
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2.2.0.97.3

// backanno -o UART_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui UART_impl_1.udb 
// Netlist created on Sat Jun 12 21:19:22 2021
// Netlist written on Sat Jun 12 21:19:26 2021
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module main ( rx, tx, clk, led_red, led_green );
  input  rx, clk;
  output tx, led_red, led_green;
  wire   \send.n4346 , \send.count[18] , \send.n2081 , \send.count[17] , 
         \send.count_31__N_745[17] , \send.count_31__N_745[18] , \send.n2083 , 
         \send.n133[22] , \send.n133[21] , \send.n4256 , \send.bits_send[22] , 
         \send.n2151 , \send.bits_send[21] , \send.n1643 , \send.n1670 , clk_c, 
         \send.n2153 , \send.n133[20] , \send.n133[19] , \send.n4247 , 
         \send.bits_send[20] , \send.n2149 , \send.bits_send[19] , 
         \send.n4325 , \send.count[4] , \send.n2067 , \send.count[3] , 
         \send.count_31__N_745[3] , \send.count_31__N_745[4] , \send.n2069 , 
         \send.n4343 , \send.count[16] , \send.n2079 , \send.count[15] , 
         \send.count_31__N_745[15] , \send.count_31__N_745[16] , 
         \send.n133[18] , \send.n133[17] , \send.n4244 , \send.bits_send[18] , 
         \send.n2147 , \send.bits_send[17] , \send.n4340 , \send.count[14] , 
         \send.n2077 , \send.count[13] , \send.count_31__N_745[13] , 
         \send.count_31__N_745[14] , \send.n4337 , \send.count[12] , 
         \send.n2075 , \send.count[11] , \send.count_31__N_745[11] , 
         \send.count_31__N_745[12] , \send.n133[16] , \send.n133[15] , 
         \send.n4241 , \send.bits_send[16] , \send.n2145 , 
         \send.bits_send[15] , \send.n133[14] , \send.n133[13] , \send.n4238 , 
         \send.bits_send[14] , \send.n2143 , \send.bits_send[13] , 
         \send.n4322 , \send.count[2] , \send.n2065 , \send.count[1] , 
         \send.count_31__N_745[1] , \send.count_31__N_745[2] , \send.n4367 , 
         \send.n2095 , \send.count[31] , \send.count_31__N_745[31] , 
         \send.n133[12] , \send.n133[11] , \send.n4235 , \send.bits_send[12] , 
         \send.n2141 , \send.bits_send[11] , \send.n133[10] , \send.n133[9] , 
         \send.n4232 , \send.bits_send[10] , \send.n2139 , \send.bits_send[9] , 
         \send.n133[8] , \send.n133[7] , \send.n4229 , \send.bits_send[8] , 
         \send.n2137 , \send.bits_send[7] , \send.n4364 , \send.count[30] , 
         \send.n2093 , \send.count[29] , \send.count_31__N_745[29] , 
         \send.count_31__N_745[30] , \send.n4334 , \send.count[10] , 
         \send.n2073 , \send.count[9] , \send.count_31__N_745[9] , 
         \send.count_31__N_745[10] , \send.n133[6] , \send.n133[5] , 
         \send.n4226 , \send.bits_send[6] , \send.n2135 , \send.bits_send[5] , 
         \send.n4361 , \send.count[28] , \send.n2091 , \send.count[27] , 
         \send.count_31__N_745[27] , \send.count_31__N_745[28] , 
         \send.n133[4] , \send.n133[3] , \send.n4223 , \send.bits_send[4] , 
         \send.n2133 , \send.bits_send[3] , \send.n4166 , VCC_net, 
         \send.count[0] , \send.count_31__N_745[0] , \send.n133[31] , 
         \send.n4271 , \send.n2161 , \send.bits_send[31] , \send.n4358 , 
         \send.count[26] , \send.n2089 , \send.count[25] , 
         \send.count_31__N_745[25] , \send.count_31__N_745[26] , 
         \send.n133[2] , \send.n133[1] , \send.n4220 , \send.bits_send[2] , 
         \send.n2131 , \send.bits_send[1] , \send.n133[0] , \send.n4172 , 
         \send.bits_send[0] , \send.n1604 , \send.n4331 , \send.count[8] , 
         \send.n2071 , \send.count[7] , \send.count_31__N_745[7] , 
         \send.count_31__N_745[8] , \send.n4355 , \send.count[24] , 
         \send.n2087 , \send.count[23] , \send.count_31__N_745[23] , 
         \send.count_31__N_745[24] , \send.n4328 , \send.count[6] , 
         \send.count[5] , \send.count_31__N_745[5] , \send.count_31__N_745[6] , 
         \send.n4352 , \send.count[22] , \send.n2085 , \send.count[21] , 
         \send.count_31__N_745[21] , \send.count_31__N_745[22] , \send.n4349 , 
         \send.count[20] , \send.count[19] , \send.count_31__N_745[19] , 
         \send.count_31__N_745[20] , \send.n133[30] , \send.n133[29] , 
         \send.n4268 , \send.bits_send[30] , \send.n2159 , 
         \send.bits_send[29] , \send.n133[28] , \send.n133[27] , \send.n4265 , 
         \send.bits_send[28] , \send.n2157 , \send.bits_send[27] , 
         \send.n133[26] , \send.n133[25] , \send.n4262 , \send.bits_send[26] , 
         \send.n2155 , \send.bits_send[25] , \send.n133[24] , \send.n133[23] , 
         \send.n4259 , \send.bits_send[24] , \send.bits_send[23] , 
         \recv.n133[26] , \recv.n133[25] , \recv.n4310 , \recv.count[26] , 
         \recv.n2056 , \recv.count[25] , \recv.n250 , \recv.n2058 , 
         \recv.n133[2] , \recv.n133[1] , \recv.n4274 , \recv.count[2] , 
         \recv.n2032 , \recv.count[1] , \recv.n2034 , \recv.n133[18] , 
         \recv.n133[17] , \recv.n4298 , \recv.count[18] , \recv.n2048 , 
         \recv.count[17] , \recv.n2050 , \recv.n133_adj_885[31] , \recv.n4253 , 
         \recv.n2128 , \recv.bitReceived[31] , \recv.n1644 , \recv.n1701 , 
         \recv.n133_adj_885[30] , \recv.n133_adj_885[29] , \recv.n4250 , 
         \recv.bitReceived[30] , \recv.n2126 , \recv.bitReceived[29] , 
         \recv.n133[10] , \recv.n133[9] , \recv.n4286 , \recv.count[10] , 
         \recv.n2040 , \recv.count[9] , \recv.n2042 , \recv.n133_adj_885[6] , 
         \recv.n133_adj_885[5] , \recv.n4184 , \recv.bitReceived[6] , 
         \recv.n2102 , \recv.bitReceived[5] , \recv.n2104 , 
         \recv.n133_adj_885[28] , \recv.n133_adj_885[27] , \recv.n4217 , 
         \recv.bitReceived[28] , \recv.n2124 , \recv.bitReceived[27] , 
         \recv.n133_adj_885[26] , \recv.n133_adj_885[25] , \recv.n4214 , 
         \recv.bitReceived[26] , \recv.n2122 , \recv.bitReceived[25] , 
         \recv.n133[24] , \recv.n133[23] , \recv.n4307 , \recv.count[24] , 
         \recv.n2054 , \recv.count[23] , \recv.n133_adj_885[4] , 
         \recv.n133_adj_885[3] , \recv.n4181 , \recv.bitReceived[4] , 
         \recv.n2100 , \recv.bitReceived[3] , \recv.n133_adj_885[2] , 
         \recv.n133_adj_885[1] , \recv.n4178 , \recv.bitReceived[2] , 
         \recv.n2098 , \recv.bitReceived[1] , \recv.n133[16] , \recv.n133[15] , 
         \recv.n4295 , \recv.count[16] , \recv.n2046 , \recv.count[15] , 
         \recv.n133_adj_885[0] , \recv.n4175 , \recv.bitReceived[0] , 
         \recv.dataReceivedFlag_N_443 , \recv.n133_adj_885[24] , 
         \recv.n133_adj_885[23] , \recv.n4211 , \recv.bitReceived[24] , 
         \recv.n2120 , \recv.bitReceived[23] , \recv.n133_adj_885[22] , 
         \recv.n133_adj_885[21] , \recv.n4208 , \recv.bitReceived[22] , 
         \recv.n2118 , \recv.bitReceived[21] , \recv.n133_adj_885[20] , 
         \recv.n133_adj_885[19] , \recv.n4205 , \recv.bitReceived[20] , 
         \recv.n2116 , \recv.bitReceived[19] , \recv.n133[14] , 
         \recv.n133[13] , \recv.n4292 , \recv.count[14] , \recv.n2044 , 
         \recv.count[13] , \recv.n133_adj_885[18] , \recv.n133_adj_885[17] , 
         \recv.n4202 , \recv.bitReceived[18] , \recv.n2114 , 
         \recv.bitReceived[17] , \recv.n133[0] , \recv.n4169 , \recv.count[0] , 
         \recv.n133[6] , \recv.n133[5] , \recv.n4280 , \recv.count[6] , 
         \recv.n2036 , \recv.count[5] , \recv.n2038 , \recv.n133[8] , 
         \recv.n133[7] , \recv.n4283 , \recv.count[8] , \recv.count[7] , 
         \recv.n133_adj_885[16] , \recv.n133_adj_885[15] , \recv.n4199 , 
         \recv.bitReceived[16] , \recv.n2112 , \recv.bitReceived[15] , 
         \recv.n133[12] , \recv.n133[11] , \recv.n4289 , \recv.count[12] , 
         \recv.count[11] , \recv.n133[31] , \recv.n4319 , \recv.n2062 , 
         \recv.count[31] , \recv.n133_adj_885[14] , \recv.n133_adj_885[13] , 
         \recv.n4196 , \recv.bitReceived[14] , \recv.n2110 , 
         \recv.bitReceived[13] , \recv.n133[30] , \recv.n133[29] , 
         \recv.n4316 , \recv.count[30] , \recv.n2060 , \recv.count[29] , 
         \recv.n133_adj_885[12] , \recv.n133_adj_885[11] , \recv.n4193 , 
         \recv.bitReceived[12] , \recv.n2108 , \recv.bitReceived[11] , 
         \recv.n133[22] , \recv.n133[21] , \recv.n4304 , \recv.count[22] , 
         \recv.n2052 , \recv.count[21] , \recv.n133[28] , \recv.n133[27] , 
         \recv.n4313 , \recv.count[28] , \recv.count[27] , \recv.n133[20] , 
         \recv.n133[19] , \recv.n4301 , \recv.count[20] , \recv.count[19] , 
         \recv.n133_adj_885[10] , \recv.n133_adj_885[9] , \recv.n4190 , 
         \recv.bitReceived[10] , \recv.n2106 , \recv.bitReceived[9] , 
         \recv.n133_adj_885[8] , \recv.n133_adj_885[7] , \recv.n4187 , 
         \recv.bitReceived[8] , \recv.bitReceived[7] , \recv.n133[4] , 
         \recv.n133[3] , \recv.n4277 , \recv.count[4] , \recv.count[3] , 
         \sentData[1].sig_007.FeedThruLUT , \sentData[0].sig_000.FeedThruLUT , 
         \sentData[1] , \sentData[0] , \send.n48 , \send.dataToSend[0] , 
         \send.dataToSend[1] , \sentData[6].sig_002.FeedThruLUT , 
         \sentData[7].sig_001.FeedThruLUT , \sentData[6] , \sentData[7] , 
         \send.dataToSend[7] , \send.dataToSend[6] , 
         \sentData[4].sig_004.FeedThruLUT , \sentData[5].sig_003.FeedThruLUT , 
         \sentData[4] , \sentData[5] , \send.dataToSend[5] , 
         \send.dataToSend[4] , \sentData[2].sig_006.FeedThruLUT , 
         \sentData[3].sig_005.FeedThruLUT , \sentData[2] , \sentData[3] , 
         \send.dataToSend[3] , \send.dataToSend[2] , \send.n1276[0] , 
         \send.n1108 , \send.n127 , \send.uart_send_state[0] , 
         \send.uart_send_state[1] , \send.n1332 , \send.n2804 , dataSendFlag, 
         \send.n2673 , \send.n2803 , \send.n2677 , \send.n2802 , \send.n2675 , 
         \send.n2801 , \send.n2681 , \send.n2800 , \send.n2679 , \send.n2799 , 
         \send.n2685 , \send.n2798 , \send.n2683 , \send.n2797 , \send.n2689 , 
         \send.n2796 , \send.n2687 , \send.n2795 , \send.n2693 , \send.n2794 , 
         \send.n2691 , \send.n2793 , \send.n2697 , \send.n2792 , \send.n2695 , 
         \send.n2790 , \send.n2699 , \send.n2789 , \send.n2705 , \send.n2788 , 
         \send.n2703 , \send.n2787 , \send.n2709 , \send.n2779 , \send.n2707 , 
         \send.n2784 , \send.n2711 , \send.n2774 , \send.n2715 , \send.n2781 , 
         \send.n2721 , \send.n2786 , \send.n2729 , \send.n2785 , \send.n2749 , 
         \send.n2782 , \send.n2747 , \recv.n1344 , \recv.n1222[1] , 
         \uart_recv_state[0] , \recv.n1030 , \recv.n63 , \recv.n3023 , 
         \recv.n1065 , \uart_recv_state[1] , \led_red_c_c.sig_008.FeedThruLUT , 
         led_red_c_c, \recv.n1622 , \led_red_c_c.sig_009.FeedThruLUT , 
         \recv.n1630 , \led_red_c_c.sig_010.FeedThruLUT , \recv.n1629 , 
         \led_red_c_c.sig_011.FeedThruLUT , \recv.n1631 , 
         \led_red_c_c.sig_012.FeedThruLUT , \recv.n1632 , 
         \led_red_c_c.sig_013.FeedThruLUT , \recv.n1623 , 
         \led_red_c_c.sig_014.FeedThruLUT , \recv.n1624 , 
         \led_red_c_c.sig_015.FeedThruLUT , \recv.n1621 , \send.signal_N_851 , 
         \send.n3715 , \send.n3236 , \send.n3237 , \send.signal_N_849 , 
         \send.n3234 , \send.n3233 , \recv.n1815 , \recv.n127 , \recv.n3025 , 
         \recv.n1625 , \send.n2701 , \send.n2648 , \send.n56 , \send.n45 , 
         \send.n51 , \send.n46 , \send.n1494 , \send.n55 , \send.n60 , 
         \send.n50_adj_888 , \send.n49_adj_887 , \send.n2791 , \send.n30 , 
         \send.n50 , \send.n49 , \send.n47 , \send.n48_adj_886 , \send.n2775 , 
         \send.n2753 , \send.n3027 , \send.n48_adj_889 , \send.n51_adj_890 , 
         \send.n52 , \send.n53 , \send.n54 , \recv.n2806 , \recv.n56 , 
         \recv.n1620 , \recv.n1027 , \recv.n989 , \recv.n62 , \recv.n3241 , 
         \recv.n55 , \recv.n53 , \recv.n54_adj_853 , \recv.n7 , \recv.n44 , 
         \recv.n54 , \recv.n43 , \recv.n49 , n1321, \recv.n48 , \recv.n46 , 
         \recv.n45 , \recv.n47 , \recv.n50 , \recv.n51 , \recv.n3243 , 
         \recv.n52 , \send.n2719 , \send.n2743 , \send.n2727 , \send.n2757 , 
         \send.n2717 , \send.n2713 , \send.n2777 , \send.n2780 , \send.n2778 , 
         n1732, \send.n2805 , \send.n2783 , \send.n2776 , led_green_c, 
         \led_green_c.dup_sig_001 ;

  send_SLICE_0 \send.SLICE_0 ( .D1(\send.n4346 ), .B1(\send.count[18] ), 
    .D0(\send.n2081 ), .B0(\send.count[17] ), .CIN0(\send.n2081 ), 
    .CIN1(\send.n4346 ), .F0(\send.count_31__N_745[17] ), 
    .F1(\send.count_31__N_745[18] ), .COUT1(\send.n2083 ), 
    .COUT0(\send.n4346 ));
  send_SLICE_1 \send.SLICE_1 ( .DI1(\send.n133[22] ), .DI0(\send.n133[21] ), 
    .D1(\send.n4256 ), .C1(\send.bits_send[22] ), .D0(\send.n2151 ), 
    .C0(\send.bits_send[21] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2151 ), .CIN1(\send.n4256 ), 
    .Q0(\send.bits_send[21] ), .Q1(\send.bits_send[22] ), .F0(\send.n133[21] ), 
    .F1(\send.n133[22] ), .COUT1(\send.n2153 ), .COUT0(\send.n4256 ));
  send_SLICE_2 \send.SLICE_2 ( .DI1(\send.n133[20] ), .DI0(\send.n133[19] ), 
    .D1(\send.n4247 ), .C1(\send.bits_send[20] ), .D0(\send.n2149 ), 
    .C0(\send.bits_send[19] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2149 ), .CIN1(\send.n4247 ), 
    .Q0(\send.bits_send[19] ), .Q1(\send.bits_send[20] ), .F0(\send.n133[19] ), 
    .F1(\send.n133[20] ), .COUT1(\send.n2151 ), .COUT0(\send.n4247 ));
  send_SLICE_3 \send.SLICE_3 ( .D1(\send.n4325 ), .B1(\send.count[4] ), 
    .D0(\send.n2067 ), .B0(\send.count[3] ), .CIN0(\send.n2067 ), 
    .CIN1(\send.n4325 ), .F0(\send.count_31__N_745[3] ), 
    .F1(\send.count_31__N_745[4] ), .COUT1(\send.n2069 ), .COUT0(\send.n4325 ));
  send_SLICE_4 \send.SLICE_4 ( .D1(\send.n4343 ), .B1(\send.count[16] ), 
    .D0(\send.n2079 ), .B0(\send.count[15] ), .CIN0(\send.n2079 ), 
    .CIN1(\send.n4343 ), .F0(\send.count_31__N_745[15] ), 
    .F1(\send.count_31__N_745[16] ), .COUT1(\send.n2081 ), 
    .COUT0(\send.n4343 ));
  send_SLICE_5 \send.SLICE_5 ( .DI1(\send.n133[18] ), .DI0(\send.n133[17] ), 
    .D1(\send.n4244 ), .C1(\send.bits_send[18] ), .D0(\send.n2147 ), 
    .C0(\send.bits_send[17] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2147 ), .CIN1(\send.n4244 ), 
    .Q0(\send.bits_send[17] ), .Q1(\send.bits_send[18] ), .F0(\send.n133[17] ), 
    .F1(\send.n133[18] ), .COUT1(\send.n2149 ), .COUT0(\send.n4244 ));
  send_SLICE_6 \send.SLICE_6 ( .D1(\send.n4340 ), .B1(\send.count[14] ), 
    .D0(\send.n2077 ), .B0(\send.count[13] ), .CIN0(\send.n2077 ), 
    .CIN1(\send.n4340 ), .F0(\send.count_31__N_745[13] ), 
    .F1(\send.count_31__N_745[14] ), .COUT1(\send.n2079 ), 
    .COUT0(\send.n4340 ));
  send_SLICE_7 \send.SLICE_7 ( .D1(\send.n4337 ), .B1(\send.count[12] ), 
    .D0(\send.n2075 ), .B0(\send.count[11] ), .CIN0(\send.n2075 ), 
    .CIN1(\send.n4337 ), .F0(\send.count_31__N_745[11] ), 
    .F1(\send.count_31__N_745[12] ), .COUT1(\send.n2077 ), 
    .COUT0(\send.n4337 ));
  send_SLICE_8 \send.SLICE_8 ( .DI1(\send.n133[16] ), .DI0(\send.n133[15] ), 
    .D1(\send.n4241 ), .C1(\send.bits_send[16] ), .D0(\send.n2145 ), 
    .C0(\send.bits_send[15] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2145 ), .CIN1(\send.n4241 ), 
    .Q0(\send.bits_send[15] ), .Q1(\send.bits_send[16] ), .F0(\send.n133[15] ), 
    .F1(\send.n133[16] ), .COUT1(\send.n2147 ), .COUT0(\send.n4241 ));
  send_SLICE_9 \send.SLICE_9 ( .DI1(\send.n133[14] ), .DI0(\send.n133[13] ), 
    .D1(\send.n4238 ), .C1(\send.bits_send[14] ), .D0(\send.n2143 ), 
    .C0(\send.bits_send[13] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2143 ), .CIN1(\send.n4238 ), 
    .Q0(\send.bits_send[13] ), .Q1(\send.bits_send[14] ), .F0(\send.n133[13] ), 
    .F1(\send.n133[14] ), .COUT1(\send.n2145 ), .COUT0(\send.n4238 ));
  send_SLICE_10 \send.SLICE_10 ( .D1(\send.n4322 ), .B1(\send.count[2] ), 
    .D0(\send.n2065 ), .B0(\send.count[1] ), .CIN0(\send.n2065 ), 
    .CIN1(\send.n4322 ), .F0(\send.count_31__N_745[1] ), 
    .F1(\send.count_31__N_745[2] ), .COUT1(\send.n2067 ), .COUT0(\send.n4322 ));
  send_SLICE_11 \send.SLICE_11 ( .D1(\send.n4367 ), .D0(\send.n2095 ), 
    .B0(\send.count[31] ), .CIN0(\send.n2095 ), .CIN1(\send.n4367 ), 
    .F0(\send.count_31__N_745[31] ), .COUT0(\send.n4367 ));
  send_SLICE_12 \send.SLICE_12 ( .DI1(\send.n133[12] ), .DI0(\send.n133[11] ), 
    .D1(\send.n4235 ), .C1(\send.bits_send[12] ), .D0(\send.n2141 ), 
    .C0(\send.bits_send[11] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2141 ), .CIN1(\send.n4235 ), 
    .Q0(\send.bits_send[11] ), .Q1(\send.bits_send[12] ), .F0(\send.n133[11] ), 
    .F1(\send.n133[12] ), .COUT1(\send.n2143 ), .COUT0(\send.n4235 ));
  send_SLICE_13 \send.SLICE_13 ( .DI1(\send.n133[10] ), .DI0(\send.n133[9] ), 
    .D1(\send.n4232 ), .C1(\send.bits_send[10] ), .D0(\send.n2139 ), 
    .C0(\send.bits_send[9] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2139 ), .CIN1(\send.n4232 ), 
    .Q0(\send.bits_send[9] ), .Q1(\send.bits_send[10] ), .F0(\send.n133[9] ), 
    .F1(\send.n133[10] ), .COUT1(\send.n2141 ), .COUT0(\send.n4232 ));
  send_SLICE_14 \send.SLICE_14 ( .DI1(\send.n133[8] ), .DI0(\send.n133[7] ), 
    .D1(\send.n4229 ), .C1(\send.bits_send[8] ), .D0(\send.n2137 ), 
    .C0(\send.bits_send[7] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2137 ), .CIN1(\send.n4229 ), 
    .Q0(\send.bits_send[7] ), .Q1(\send.bits_send[8] ), .F0(\send.n133[7] ), 
    .F1(\send.n133[8] ), .COUT1(\send.n2139 ), .COUT0(\send.n4229 ));
  send_SLICE_15 \send.SLICE_15 ( .D1(\send.n4364 ), .B1(\send.count[30] ), 
    .D0(\send.n2093 ), .B0(\send.count[29] ), .CIN0(\send.n2093 ), 
    .CIN1(\send.n4364 ), .F0(\send.count_31__N_745[29] ), 
    .F1(\send.count_31__N_745[30] ), .COUT1(\send.n2095 ), 
    .COUT0(\send.n4364 ));
  send_SLICE_16 \send.SLICE_16 ( .D1(\send.n4334 ), .B1(\send.count[10] ), 
    .D0(\send.n2073 ), .B0(\send.count[9] ), .CIN0(\send.n2073 ), 
    .CIN1(\send.n4334 ), .F0(\send.count_31__N_745[9] ), 
    .F1(\send.count_31__N_745[10] ), .COUT1(\send.n2075 ), 
    .COUT0(\send.n4334 ));
  send_SLICE_17 \send.SLICE_17 ( .DI1(\send.n133[6] ), .DI0(\send.n133[5] ), 
    .D1(\send.n4226 ), .C1(\send.bits_send[6] ), .D0(\send.n2135 ), 
    .C0(\send.bits_send[5] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2135 ), .CIN1(\send.n4226 ), 
    .Q0(\send.bits_send[5] ), .Q1(\send.bits_send[6] ), .F0(\send.n133[5] ), 
    .F1(\send.n133[6] ), .COUT1(\send.n2137 ), .COUT0(\send.n4226 ));
  send_SLICE_18 \send.SLICE_18 ( .D1(\send.n4361 ), .B1(\send.count[28] ), 
    .D0(\send.n2091 ), .B0(\send.count[27] ), .CIN0(\send.n2091 ), 
    .CIN1(\send.n4361 ), .F0(\send.count_31__N_745[27] ), 
    .F1(\send.count_31__N_745[28] ), .COUT1(\send.n2093 ), 
    .COUT0(\send.n4361 ));
  send_SLICE_19 \send.SLICE_19 ( .DI1(\send.n133[4] ), .DI0(\send.n133[3] ), 
    .D1(\send.n4223 ), .C1(\send.bits_send[4] ), .D0(\send.n2133 ), 
    .C0(\send.bits_send[3] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2133 ), .CIN1(\send.n4223 ), 
    .Q0(\send.bits_send[3] ), .Q1(\send.bits_send[4] ), .F0(\send.n133[3] ), 
    .F1(\send.n133[4] ), .COUT1(\send.n2135 ), .COUT0(\send.n4223 ));
  send_SLICE_20 \send.SLICE_20 ( .D1(\send.n4166 ), .C1(VCC_net), 
    .B1(\send.count[0] ), .CIN1(\send.n4166 ), .F1(\send.count_31__N_745[0] ), 
    .COUT1(\send.n2065 ), .COUT0(\send.n4166 ));
  send_SLICE_21 \send.SLICE_21 ( .DI0(\send.n133[31] ), .D1(\send.n4271 ), 
    .D0(\send.n2161 ), .C0(\send.bits_send[31] ), .CE(\send.n1643 ), 
    .LSR(\send.n1670 ), .CLK(clk_c), .CIN0(\send.n2161 ), .CIN1(\send.n4271 ), 
    .Q0(\send.bits_send[31] ), .F0(\send.n133[31] ), .COUT0(\send.n4271 ));
  send_SLICE_22 \send.SLICE_22 ( .D1(\send.n4358 ), .B1(\send.count[26] ), 
    .D0(\send.n2089 ), .B0(\send.count[25] ), .CIN0(\send.n2089 ), 
    .CIN1(\send.n4358 ), .F0(\send.count_31__N_745[25] ), 
    .F1(\send.count_31__N_745[26] ), .COUT1(\send.n2091 ), 
    .COUT0(\send.n4358 ));
  send_SLICE_23 \send.SLICE_23 ( .DI1(\send.n133[2] ), .DI0(\send.n133[1] ), 
    .D1(\send.n4220 ), .C1(\send.bits_send[2] ), .D0(\send.n2131 ), 
    .C0(\send.bits_send[1] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2131 ), .CIN1(\send.n4220 ), 
    .Q0(\send.bits_send[1] ), .Q1(\send.bits_send[2] ), .F0(\send.n133[1] ), 
    .F1(\send.n133[2] ), .COUT1(\send.n2133 ), .COUT0(\send.n4220 ));
  send_SLICE_24 \send.SLICE_24 ( .DI1(\send.n133[0] ), .D1(\send.n4172 ), 
    .C1(\send.bits_send[0] ), .B1(\send.n1604 ), .CE(\send.n1643 ), 
    .LSR(\send.n1670 ), .CLK(clk_c), .CIN1(\send.n4172 ), 
    .Q1(\send.bits_send[0] ), .F1(\send.n133[0] ), .COUT1(\send.n2131 ), 
    .COUT0(\send.n4172 ));
  send_SLICE_25 \send.SLICE_25 ( .D1(\send.n4331 ), .B1(\send.count[8] ), 
    .D0(\send.n2071 ), .B0(\send.count[7] ), .CIN0(\send.n2071 ), 
    .CIN1(\send.n4331 ), .F0(\send.count_31__N_745[7] ), 
    .F1(\send.count_31__N_745[8] ), .COUT1(\send.n2073 ), .COUT0(\send.n4331 ));
  send_SLICE_26 \send.SLICE_26 ( .D1(\send.n4355 ), .B1(\send.count[24] ), 
    .D0(\send.n2087 ), .B0(\send.count[23] ), .CIN0(\send.n2087 ), 
    .CIN1(\send.n4355 ), .F0(\send.count_31__N_745[23] ), 
    .F1(\send.count_31__N_745[24] ), .COUT1(\send.n2089 ), 
    .COUT0(\send.n4355 ));
  send_SLICE_27 \send.SLICE_27 ( .D1(\send.n4328 ), .B1(\send.count[6] ), 
    .D0(\send.n2069 ), .B0(\send.count[5] ), .CIN0(\send.n2069 ), 
    .CIN1(\send.n4328 ), .F0(\send.count_31__N_745[5] ), 
    .F1(\send.count_31__N_745[6] ), .COUT1(\send.n2071 ), .COUT0(\send.n4328 ));
  send_SLICE_28 \send.SLICE_28 ( .D1(\send.n4352 ), .B1(\send.count[22] ), 
    .D0(\send.n2085 ), .B0(\send.count[21] ), .CIN0(\send.n2085 ), 
    .CIN1(\send.n4352 ), .F0(\send.count_31__N_745[21] ), 
    .F1(\send.count_31__N_745[22] ), .COUT1(\send.n2087 ), 
    .COUT0(\send.n4352 ));
  send_SLICE_29 \send.SLICE_29 ( .D1(\send.n4349 ), .B1(\send.count[20] ), 
    .D0(\send.n2083 ), .B0(\send.count[19] ), .CIN0(\send.n2083 ), 
    .CIN1(\send.n4349 ), .F0(\send.count_31__N_745[19] ), 
    .F1(\send.count_31__N_745[20] ), .COUT1(\send.n2085 ), 
    .COUT0(\send.n4349 ));
  send_SLICE_30 \send.SLICE_30 ( .DI1(\send.n133[30] ), .DI0(\send.n133[29] ), 
    .D1(\send.n4268 ), .C1(\send.bits_send[30] ), .D0(\send.n2159 ), 
    .C0(\send.bits_send[29] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2159 ), .CIN1(\send.n4268 ), 
    .Q0(\send.bits_send[29] ), .Q1(\send.bits_send[30] ), .F0(\send.n133[29] ), 
    .F1(\send.n133[30] ), .COUT1(\send.n2161 ), .COUT0(\send.n4268 ));
  send_SLICE_31 \send.SLICE_31 ( .DI1(\send.n133[28] ), .DI0(\send.n133[27] ), 
    .D1(\send.n4265 ), .C1(\send.bits_send[28] ), .D0(\send.n2157 ), 
    .C0(\send.bits_send[27] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2157 ), .CIN1(\send.n4265 ), 
    .Q0(\send.bits_send[27] ), .Q1(\send.bits_send[28] ), .F0(\send.n133[27] ), 
    .F1(\send.n133[28] ), .COUT1(\send.n2159 ), .COUT0(\send.n4265 ));
  send_SLICE_32 \send.SLICE_32 ( .DI1(\send.n133[26] ), .DI0(\send.n133[25] ), 
    .D1(\send.n4262 ), .C1(\send.bits_send[26] ), .D0(\send.n2155 ), 
    .C0(\send.bits_send[25] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2155 ), .CIN1(\send.n4262 ), 
    .Q0(\send.bits_send[25] ), .Q1(\send.bits_send[26] ), .F0(\send.n133[25] ), 
    .F1(\send.n133[26] ), .COUT1(\send.n2157 ), .COUT0(\send.n4262 ));
  send_SLICE_33 \send.SLICE_33 ( .DI1(\send.n133[24] ), .DI0(\send.n133[23] ), 
    .D1(\send.n4259 ), .C1(\send.bits_send[24] ), .D0(\send.n2153 ), 
    .C0(\send.bits_send[23] ), .CE(\send.n1643 ), .LSR(\send.n1670 ), 
    .CLK(clk_c), .CIN0(\send.n2153 ), .CIN1(\send.n4259 ), 
    .Q0(\send.bits_send[23] ), .Q1(\send.bits_send[24] ), .F0(\send.n133[23] ), 
    .F1(\send.n133[24] ), .COUT1(\send.n2155 ), .COUT0(\send.n4259 ));
  recv_SLICE_34 \recv.SLICE_34 ( .DI1(\recv.n133[26] ), .DI0(\recv.n133[25] ), 
    .D1(\recv.n4310 ), .C1(\recv.count[26] ), .D0(\recv.n2056 ), 
    .C0(\recv.count[25] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2056 ), 
    .CIN1(\recv.n4310 ), .Q0(\recv.count[25] ), .Q1(\recv.count[26] ), 
    .F0(\recv.n133[25] ), .F1(\recv.n133[26] ), .COUT1(\recv.n2058 ), 
    .COUT0(\recv.n4310 ));
  recv_SLICE_35 \recv.SLICE_35 ( .DI1(\recv.n133[2] ), .DI0(\recv.n133[1] ), 
    .D1(\recv.n4274 ), .C1(\recv.count[2] ), .D0(\recv.n2032 ), 
    .C0(\recv.count[1] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2032 ), 
    .CIN1(\recv.n4274 ), .Q0(\recv.count[1] ), .Q1(\recv.count[2] ), 
    .F0(\recv.n133[1] ), .F1(\recv.n133[2] ), .COUT1(\recv.n2034 ), 
    .COUT0(\recv.n4274 ));
  recv_SLICE_36 \recv.SLICE_36 ( .DI1(\recv.n133[18] ), .DI0(\recv.n133[17] ), 
    .D1(\recv.n4298 ), .C1(\recv.count[18] ), .D0(\recv.n2048 ), 
    .C0(\recv.count[17] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2048 ), 
    .CIN1(\recv.n4298 ), .Q0(\recv.count[17] ), .Q1(\recv.count[18] ), 
    .F0(\recv.n133[17] ), .F1(\recv.n133[18] ), .COUT1(\recv.n2050 ), 
    .COUT0(\recv.n4298 ));
  recv_SLICE_37 \recv.SLICE_37 ( .DI0(\recv.n133_adj_885[31] ), 
    .D1(\recv.n4253 ), .D0(\recv.n2128 ), .C0(\recv.bitReceived[31] ), 
    .CE(\recv.n1644 ), .LSR(\recv.n1701 ), .CLK(clk_c), .CIN0(\recv.n2128 ), 
    .CIN1(\recv.n4253 ), .Q0(\recv.bitReceived[31] ), 
    .F0(\recv.n133_adj_885[31] ), .COUT0(\recv.n4253 ));
  recv_SLICE_38 \recv.SLICE_38 ( .DI1(\recv.n133_adj_885[30] ), 
    .DI0(\recv.n133_adj_885[29] ), .D1(\recv.n4250 ), 
    .C1(\recv.bitReceived[30] ), .D0(\recv.n2126 ), 
    .C0(\recv.bitReceived[29] ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN0(\recv.n2126 ), .CIN1(\recv.n4250 ), 
    .Q0(\recv.bitReceived[29] ), .Q1(\recv.bitReceived[30] ), 
    .F0(\recv.n133_adj_885[29] ), .F1(\recv.n133_adj_885[30] ), 
    .COUT1(\recv.n2128 ), .COUT0(\recv.n4250 ));
  recv_SLICE_39 \recv.SLICE_39 ( .DI1(\recv.n133[10] ), .DI0(\recv.n133[9] ), 
    .D1(\recv.n4286 ), .C1(\recv.count[10] ), .D0(\recv.n2040 ), 
    .C0(\recv.count[9] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2040 ), 
    .CIN1(\recv.n4286 ), .Q0(\recv.count[9] ), .Q1(\recv.count[10] ), 
    .F0(\recv.n133[9] ), .F1(\recv.n133[10] ), .COUT1(\recv.n2042 ), 
    .COUT0(\recv.n4286 ));
  recv_SLICE_40 \recv.SLICE_40 ( .DI1(\recv.n133_adj_885[6] ), 
    .DI0(\recv.n133_adj_885[5] ), .D1(\recv.n4184 ), 
    .C1(\recv.bitReceived[6] ), .D0(\recv.n2102 ), .C0(\recv.bitReceived[5] ), 
    .CE(\recv.n1644 ), .LSR(\recv.n1701 ), .CLK(clk_c), .CIN0(\recv.n2102 ), 
    .CIN1(\recv.n4184 ), .Q0(\recv.bitReceived[5] ), 
    .Q1(\recv.bitReceived[6] ), .F0(\recv.n133_adj_885[5] ), 
    .F1(\recv.n133_adj_885[6] ), .COUT1(\recv.n2104 ), .COUT0(\recv.n4184 ));
  recv_SLICE_41 \recv.SLICE_41 ( .DI1(\recv.n133_adj_885[28] ), 
    .DI0(\recv.n133_adj_885[27] ), .D1(\recv.n4217 ), 
    .C1(\recv.bitReceived[28] ), .D0(\recv.n2124 ), 
    .C0(\recv.bitReceived[27] ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN0(\recv.n2124 ), .CIN1(\recv.n4217 ), 
    .Q0(\recv.bitReceived[27] ), .Q1(\recv.bitReceived[28] ), 
    .F0(\recv.n133_adj_885[27] ), .F1(\recv.n133_adj_885[28] ), 
    .COUT1(\recv.n2126 ), .COUT0(\recv.n4217 ));
  recv_SLICE_42 \recv.SLICE_42 ( .DI1(\recv.n133_adj_885[26] ), 
    .DI0(\recv.n133_adj_885[25] ), .D1(\recv.n4214 ), 
    .C1(\recv.bitReceived[26] ), .D0(\recv.n2122 ), 
    .C0(\recv.bitReceived[25] ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN0(\recv.n2122 ), .CIN1(\recv.n4214 ), 
    .Q0(\recv.bitReceived[25] ), .Q1(\recv.bitReceived[26] ), 
    .F0(\recv.n133_adj_885[25] ), .F1(\recv.n133_adj_885[26] ), 
    .COUT1(\recv.n2124 ), .COUT0(\recv.n4214 ));
  recv_SLICE_43 \recv.SLICE_43 ( .DI1(\recv.n133[24] ), .DI0(\recv.n133[23] ), 
    .D1(\recv.n4307 ), .C1(\recv.count[24] ), .D0(\recv.n2054 ), 
    .C0(\recv.count[23] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2054 ), 
    .CIN1(\recv.n4307 ), .Q0(\recv.count[23] ), .Q1(\recv.count[24] ), 
    .F0(\recv.n133[23] ), .F1(\recv.n133[24] ), .COUT1(\recv.n2056 ), 
    .COUT0(\recv.n4307 ));
  recv_SLICE_44 \recv.SLICE_44 ( .DI1(\recv.n133_adj_885[4] ), 
    .DI0(\recv.n133_adj_885[3] ), .D1(\recv.n4181 ), 
    .C1(\recv.bitReceived[4] ), .D0(\recv.n2100 ), .C0(\recv.bitReceived[3] ), 
    .CE(\recv.n1644 ), .LSR(\recv.n1701 ), .CLK(clk_c), .CIN0(\recv.n2100 ), 
    .CIN1(\recv.n4181 ), .Q0(\recv.bitReceived[3] ), 
    .Q1(\recv.bitReceived[4] ), .F0(\recv.n133_adj_885[3] ), 
    .F1(\recv.n133_adj_885[4] ), .COUT1(\recv.n2102 ), .COUT0(\recv.n4181 ));
  recv_SLICE_45 \recv.SLICE_45 ( .DI1(\recv.n133_adj_885[2] ), 
    .DI0(\recv.n133_adj_885[1] ), .D1(\recv.n4178 ), 
    .C1(\recv.bitReceived[2] ), .D0(\recv.n2098 ), .C0(\recv.bitReceived[1] ), 
    .CE(\recv.n1644 ), .LSR(\recv.n1701 ), .CLK(clk_c), .CIN0(\recv.n2098 ), 
    .CIN1(\recv.n4178 ), .Q0(\recv.bitReceived[1] ), 
    .Q1(\recv.bitReceived[2] ), .F0(\recv.n133_adj_885[1] ), 
    .F1(\recv.n133_adj_885[2] ), .COUT1(\recv.n2100 ), .COUT0(\recv.n4178 ));
  recv_SLICE_46 \recv.SLICE_46 ( .DI1(\recv.n133[16] ), .DI0(\recv.n133[15] ), 
    .D1(\recv.n4295 ), .C1(\recv.count[16] ), .D0(\recv.n2046 ), 
    .C0(\recv.count[15] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2046 ), 
    .CIN1(\recv.n4295 ), .Q0(\recv.count[15] ), .Q1(\recv.count[16] ), 
    .F0(\recv.n133[15] ), .F1(\recv.n133[16] ), .COUT1(\recv.n2048 ), 
    .COUT0(\recv.n4295 ));
  recv_SLICE_47 \recv.SLICE_47 ( .DI1(\recv.n133_adj_885[0] ), 
    .D1(\recv.n4175 ), .C1(\recv.bitReceived[0] ), 
    .B1(\recv.dataReceivedFlag_N_443 ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN1(\recv.n4175 ), .Q1(\recv.bitReceived[0] ), 
    .F1(\recv.n133_adj_885[0] ), .COUT1(\recv.n2098 ), .COUT0(\recv.n4175 ));
  recv_SLICE_48 \recv.SLICE_48 ( .DI1(\recv.n133_adj_885[24] ), 
    .DI0(\recv.n133_adj_885[23] ), .D1(\recv.n4211 ), 
    .C1(\recv.bitReceived[24] ), .D0(\recv.n2120 ), 
    .C0(\recv.bitReceived[23] ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN0(\recv.n2120 ), .CIN1(\recv.n4211 ), 
    .Q0(\recv.bitReceived[23] ), .Q1(\recv.bitReceived[24] ), 
    .F0(\recv.n133_adj_885[23] ), .F1(\recv.n133_adj_885[24] ), 
    .COUT1(\recv.n2122 ), .COUT0(\recv.n4211 ));
  recv_SLICE_49 \recv.SLICE_49 ( .DI1(\recv.n133_adj_885[22] ), 
    .DI0(\recv.n133_adj_885[21] ), .D1(\recv.n4208 ), 
    .C1(\recv.bitReceived[22] ), .D0(\recv.n2118 ), 
    .C0(\recv.bitReceived[21] ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN0(\recv.n2118 ), .CIN1(\recv.n4208 ), 
    .Q0(\recv.bitReceived[21] ), .Q1(\recv.bitReceived[22] ), 
    .F0(\recv.n133_adj_885[21] ), .F1(\recv.n133_adj_885[22] ), 
    .COUT1(\recv.n2120 ), .COUT0(\recv.n4208 ));
  recv_SLICE_50 \recv.SLICE_50 ( .DI1(\recv.n133_adj_885[20] ), 
    .DI0(\recv.n133_adj_885[19] ), .D1(\recv.n4205 ), 
    .C1(\recv.bitReceived[20] ), .D0(\recv.n2116 ), 
    .C0(\recv.bitReceived[19] ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN0(\recv.n2116 ), .CIN1(\recv.n4205 ), 
    .Q0(\recv.bitReceived[19] ), .Q1(\recv.bitReceived[20] ), 
    .F0(\recv.n133_adj_885[19] ), .F1(\recv.n133_adj_885[20] ), 
    .COUT1(\recv.n2118 ), .COUT0(\recv.n4205 ));
  recv_SLICE_51 \recv.SLICE_51 ( .DI1(\recv.n133[14] ), .DI0(\recv.n133[13] ), 
    .D1(\recv.n4292 ), .C1(\recv.count[14] ), .D0(\recv.n2044 ), 
    .C0(\recv.count[13] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2044 ), 
    .CIN1(\recv.n4292 ), .Q0(\recv.count[13] ), .Q1(\recv.count[14] ), 
    .F0(\recv.n133[13] ), .F1(\recv.n133[14] ), .COUT1(\recv.n2046 ), 
    .COUT0(\recv.n4292 ));
  recv_SLICE_52 \recv.SLICE_52 ( .DI1(\recv.n133_adj_885[18] ), 
    .DI0(\recv.n133_adj_885[17] ), .D1(\recv.n4202 ), 
    .C1(\recv.bitReceived[18] ), .D0(\recv.n2114 ), 
    .C0(\recv.bitReceived[17] ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN0(\recv.n2114 ), .CIN1(\recv.n4202 ), 
    .Q0(\recv.bitReceived[17] ), .Q1(\recv.bitReceived[18] ), 
    .F0(\recv.n133_adj_885[17] ), .F1(\recv.n133_adj_885[18] ), 
    .COUT1(\recv.n2116 ), .COUT0(\recv.n4202 ));
  recv_SLICE_53 \recv.SLICE_53 ( .DI1(\recv.n133[0] ), .D1(\recv.n4169 ), 
    .C1(\recv.count[0] ), .B1(VCC_net), .LSR(\recv.n250 ), .CLK(clk_c), 
    .CIN1(\recv.n4169 ), .Q1(\recv.count[0] ), .F1(\recv.n133[0] ), 
    .COUT1(\recv.n2032 ), .COUT0(\recv.n4169 ));
  recv_SLICE_54 \recv.SLICE_54 ( .DI1(\recv.n133[6] ), .DI0(\recv.n133[5] ), 
    .D1(\recv.n4280 ), .C1(\recv.count[6] ), .D0(\recv.n2036 ), 
    .C0(\recv.count[5] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2036 ), 
    .CIN1(\recv.n4280 ), .Q0(\recv.count[5] ), .Q1(\recv.count[6] ), 
    .F0(\recv.n133[5] ), .F1(\recv.n133[6] ), .COUT1(\recv.n2038 ), 
    .COUT0(\recv.n4280 ));
  recv_SLICE_55 \recv.SLICE_55 ( .DI1(\recv.n133[8] ), .DI0(\recv.n133[7] ), 
    .D1(\recv.n4283 ), .C1(\recv.count[8] ), .D0(\recv.n2038 ), 
    .C0(\recv.count[7] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2038 ), 
    .CIN1(\recv.n4283 ), .Q0(\recv.count[7] ), .Q1(\recv.count[8] ), 
    .F0(\recv.n133[7] ), .F1(\recv.n133[8] ), .COUT1(\recv.n2040 ), 
    .COUT0(\recv.n4283 ));
  recv_SLICE_56 \recv.SLICE_56 ( .DI1(\recv.n133_adj_885[16] ), 
    .DI0(\recv.n133_adj_885[15] ), .D1(\recv.n4199 ), 
    .C1(\recv.bitReceived[16] ), .D0(\recv.n2112 ), 
    .C0(\recv.bitReceived[15] ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN0(\recv.n2112 ), .CIN1(\recv.n4199 ), 
    .Q0(\recv.bitReceived[15] ), .Q1(\recv.bitReceived[16] ), 
    .F0(\recv.n133_adj_885[15] ), .F1(\recv.n133_adj_885[16] ), 
    .COUT1(\recv.n2114 ), .COUT0(\recv.n4199 ));
  recv_SLICE_57 \recv.SLICE_57 ( .DI1(\recv.n133[12] ), .DI0(\recv.n133[11] ), 
    .D1(\recv.n4289 ), .C1(\recv.count[12] ), .D0(\recv.n2042 ), 
    .C0(\recv.count[11] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2042 ), 
    .CIN1(\recv.n4289 ), .Q0(\recv.count[11] ), .Q1(\recv.count[12] ), 
    .F0(\recv.n133[11] ), .F1(\recv.n133[12] ), .COUT1(\recv.n2044 ), 
    .COUT0(\recv.n4289 ));
  recv_SLICE_58 \recv.SLICE_58 ( .DI0(\recv.n133[31] ), .D1(\recv.n4319 ), 
    .D0(\recv.n2062 ), .C0(\recv.count[31] ), .LSR(\recv.n250 ), .CLK(clk_c), 
    .CIN0(\recv.n2062 ), .CIN1(\recv.n4319 ), .Q0(\recv.count[31] ), 
    .F0(\recv.n133[31] ), .COUT0(\recv.n4319 ));
  recv_SLICE_59 \recv.SLICE_59 ( .DI1(\recv.n133_adj_885[14] ), 
    .DI0(\recv.n133_adj_885[13] ), .D1(\recv.n4196 ), 
    .C1(\recv.bitReceived[14] ), .D0(\recv.n2110 ), 
    .C0(\recv.bitReceived[13] ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN0(\recv.n2110 ), .CIN1(\recv.n4196 ), 
    .Q0(\recv.bitReceived[13] ), .Q1(\recv.bitReceived[14] ), 
    .F0(\recv.n133_adj_885[13] ), .F1(\recv.n133_adj_885[14] ), 
    .COUT1(\recv.n2112 ), .COUT0(\recv.n4196 ));
  recv_SLICE_60 \recv.SLICE_60 ( .DI1(\recv.n133[30] ), .DI0(\recv.n133[29] ), 
    .D1(\recv.n4316 ), .C1(\recv.count[30] ), .D0(\recv.n2060 ), 
    .C0(\recv.count[29] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2060 ), 
    .CIN1(\recv.n4316 ), .Q0(\recv.count[29] ), .Q1(\recv.count[30] ), 
    .F0(\recv.n133[29] ), .F1(\recv.n133[30] ), .COUT1(\recv.n2062 ), 
    .COUT0(\recv.n4316 ));
  recv_SLICE_61 \recv.SLICE_61 ( .DI1(\recv.n133_adj_885[12] ), 
    .DI0(\recv.n133_adj_885[11] ), .D1(\recv.n4193 ), 
    .C1(\recv.bitReceived[12] ), .D0(\recv.n2108 ), 
    .C0(\recv.bitReceived[11] ), .CE(\recv.n1644 ), .LSR(\recv.n1701 ), 
    .CLK(clk_c), .CIN0(\recv.n2108 ), .CIN1(\recv.n4193 ), 
    .Q0(\recv.bitReceived[11] ), .Q1(\recv.bitReceived[12] ), 
    .F0(\recv.n133_adj_885[11] ), .F1(\recv.n133_adj_885[12] ), 
    .COUT1(\recv.n2110 ), .COUT0(\recv.n4193 ));
  recv_SLICE_62 \recv.SLICE_62 ( .DI1(\recv.n133[22] ), .DI0(\recv.n133[21] ), 
    .D1(\recv.n4304 ), .C1(\recv.count[22] ), .D0(\recv.n2052 ), 
    .C0(\recv.count[21] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2052 ), 
    .CIN1(\recv.n4304 ), .Q0(\recv.count[21] ), .Q1(\recv.count[22] ), 
    .F0(\recv.n133[21] ), .F1(\recv.n133[22] ), .COUT1(\recv.n2054 ), 
    .COUT0(\recv.n4304 ));
  recv_SLICE_63 \recv.SLICE_63 ( .DI1(\recv.n133[28] ), .DI0(\recv.n133[27] ), 
    .D1(\recv.n4313 ), .C1(\recv.count[28] ), .D0(\recv.n2058 ), 
    .C0(\recv.count[27] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2058 ), 
    .CIN1(\recv.n4313 ), .Q0(\recv.count[27] ), .Q1(\recv.count[28] ), 
    .F0(\recv.n133[27] ), .F1(\recv.n133[28] ), .COUT1(\recv.n2060 ), 
    .COUT0(\recv.n4313 ));
  recv_SLICE_64 \recv.SLICE_64 ( .DI1(\recv.n133[20] ), .DI0(\recv.n133[19] ), 
    .D1(\recv.n4301 ), .C1(\recv.count[20] ), .D0(\recv.n2050 ), 
    .C0(\recv.count[19] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2050 ), 
    .CIN1(\recv.n4301 ), .Q0(\recv.count[19] ), .Q1(\recv.count[20] ), 
    .F0(\recv.n133[19] ), .F1(\recv.n133[20] ), .COUT1(\recv.n2052 ), 
    .COUT0(\recv.n4301 ));
  recv_SLICE_65 \recv.SLICE_65 ( .DI1(\recv.n133_adj_885[10] ), 
    .DI0(\recv.n133_adj_885[9] ), .D1(\recv.n4190 ), 
    .C1(\recv.bitReceived[10] ), .D0(\recv.n2106 ), .C0(\recv.bitReceived[9] ), 
    .CE(\recv.n1644 ), .LSR(\recv.n1701 ), .CLK(clk_c), .CIN0(\recv.n2106 ), 
    .CIN1(\recv.n4190 ), .Q0(\recv.bitReceived[9] ), 
    .Q1(\recv.bitReceived[10] ), .F0(\recv.n133_adj_885[9] ), 
    .F1(\recv.n133_adj_885[10] ), .COUT1(\recv.n2108 ), .COUT0(\recv.n4190 ));
  recv_SLICE_66 \recv.SLICE_66 ( .DI1(\recv.n133_adj_885[8] ), 
    .DI0(\recv.n133_adj_885[7] ), .D1(\recv.n4187 ), 
    .C1(\recv.bitReceived[8] ), .D0(\recv.n2104 ), .C0(\recv.bitReceived[7] ), 
    .CE(\recv.n1644 ), .LSR(\recv.n1701 ), .CLK(clk_c), .CIN0(\recv.n2104 ), 
    .CIN1(\recv.n4187 ), .Q0(\recv.bitReceived[7] ), 
    .Q1(\recv.bitReceived[8] ), .F0(\recv.n133_adj_885[7] ), 
    .F1(\recv.n133_adj_885[8] ), .COUT1(\recv.n2106 ), .COUT0(\recv.n4187 ));
  recv_SLICE_67 \recv.SLICE_67 ( .DI1(\recv.n133[4] ), .DI0(\recv.n133[3] ), 
    .D1(\recv.n4277 ), .C1(\recv.count[4] ), .D0(\recv.n2034 ), 
    .C0(\recv.count[3] ), .LSR(\recv.n250 ), .CLK(clk_c), .CIN0(\recv.n2034 ), 
    .CIN1(\recv.n4277 ), .Q0(\recv.count[3] ), .Q1(\recv.count[4] ), 
    .F0(\recv.n133[3] ), .F1(\recv.n133[4] ), .COUT1(\recv.n2036 ), 
    .COUT0(\recv.n4277 ));
  SLICE_68 SLICE_68( .DI1(\sentData[1].sig_007.FeedThruLUT ), 
    .DI0(\sentData[0].sig_000.FeedThruLUT ), .B1(\sentData[1] ), 
    .A0(\sentData[0] ), .CE(\send.n48 ), .CLK(clk_c), 
    .Q0(\send.dataToSend[0] ), .Q1(\send.dataToSend[1] ), 
    .F0(\sentData[0].sig_000.FeedThruLUT ), 
    .F1(\sentData[1].sig_007.FeedThruLUT ));
  SLICE_69 SLICE_69( .DI1(\sentData[6].sig_002.FeedThruLUT ), 
    .DI0(\sentData[7].sig_001.FeedThruLUT ), .B1(\sentData[6] ), 
    .B0(\sentData[7] ), .CE(\send.n48 ), .CLK(clk_c), 
    .Q0(\send.dataToSend[7] ), .Q1(\send.dataToSend[6] ), 
    .F0(\sentData[7].sig_001.FeedThruLUT ), 
    .F1(\sentData[6].sig_002.FeedThruLUT ));
  SLICE_71 SLICE_71( .DI1(\sentData[4].sig_004.FeedThruLUT ), 
    .DI0(\sentData[5].sig_003.FeedThruLUT ), .D1(\sentData[4] ), 
    .A0(\sentData[5] ), .CE(\send.n48 ), .CLK(clk_c), 
    .Q0(\send.dataToSend[5] ), .Q1(\send.dataToSend[4] ), 
    .F0(\sentData[5].sig_003.FeedThruLUT ), 
    .F1(\sentData[4].sig_004.FeedThruLUT ));
  SLICE_73 SLICE_73( .DI1(\sentData[2].sig_006.FeedThruLUT ), 
    .DI0(\sentData[3].sig_005.FeedThruLUT ), .C1(\sentData[2] ), 
    .C0(\sentData[3] ), .CE(\send.n48 ), .CLK(clk_c), 
    .Q0(\send.dataToSend[3] ), .Q1(\send.dataToSend[2] ), 
    .F0(\sentData[3].sig_005.FeedThruLUT ), 
    .F1(\sentData[2].sig_006.FeedThruLUT ));
  send_SLICE_76 \send.SLICE_76 ( .DI1(\send.n1276[0] ), .DI0(\send.n1108 ), 
    .D1(\send.n127 ), .C1(\send.n1604 ), .B1(\send.uart_send_state[0] ), 
    .A1(\send.uart_send_state[1] ), .C0(\send.uart_send_state[0] ), 
    .B0(\send.n1604 ), .CE(\send.n1332 ), .CLK(clk_c), 
    .Q0(\send.uart_send_state[0] ), .Q1(\send.uart_send_state[1] ), 
    .F0(\send.n1108 ), .F1(\send.n1276[0] ));
  send_SLICE_78 \send.SLICE_78 ( .DI0(\send.n2804 ), 
    .D0(\send.uart_send_state[0] ), .C0(\send.uart_send_state[1] ), 
    .B0(\send.count_31__N_745[31] ), .A0(dataSendFlag), .LSR(\send.n2673 ), 
    .CLK(clk_c), .Q0(\send.count[31] ), .F0(\send.n2804 ));
  send_SLICE_79 \send.SLICE_79 ( .DI0(\send.n2803 ), .D0(dataSendFlag), 
    .C0(\send.uart_send_state[0] ), .B0(\send.uart_send_state[1] ), 
    .A0(\send.count_31__N_745[30] ), .LSR(\send.n2677 ), .CLK(clk_c), 
    .Q0(\send.count[30] ), .F0(\send.n2803 ));
  send_SLICE_80 \send.SLICE_80 ( .DI0(\send.n2802 ), 
    .D0(\send.uart_send_state[1] ), .C0(\send.uart_send_state[0] ), 
    .B0(dataSendFlag), .A0(\send.count_31__N_745[29] ), .LSR(\send.n2675 ), 
    .CLK(clk_c), .Q0(\send.count[29] ), .F0(\send.n2802 ));
  send_SLICE_81 \send.SLICE_81 ( .DI0(\send.n2801 ), 
    .D0(\send.uart_send_state[1] ), .C0(\send.count_31__N_745[28] ), 
    .B0(dataSendFlag), .A0(\send.uart_send_state[0] ), .LSR(\send.n2681 ), 
    .CLK(clk_c), .Q0(\send.count[28] ), .F0(\send.n2801 ));
  send_SLICE_82 \send.SLICE_82 ( .DI0(\send.n2800 ), 
    .D0(\send.uart_send_state[0] ), .C0(\send.uart_send_state[1] ), 
    .B0(dataSendFlag), .A0(\send.count_31__N_745[27] ), .LSR(\send.n2679 ), 
    .CLK(clk_c), .Q0(\send.count[27] ), .F0(\send.n2800 ));
  send_SLICE_83 \send.SLICE_83 ( .DI0(\send.n2799 ), .D0(dataSendFlag), 
    .C0(\send.uart_send_state[1] ), .B0(\send.count_31__N_745[26] ), 
    .A0(\send.uart_send_state[0] ), .LSR(\send.n2685 ), .CLK(clk_c), 
    .Q0(\send.count[26] ), .F0(\send.n2799 ));
  send_SLICE_84 \send.SLICE_84 ( .DI0(\send.n2798 ), 
    .D0(\send.uart_send_state[0] ), .C0(dataSendFlag), 
    .B0(\send.count_31__N_745[25] ), .A0(\send.uart_send_state[1] ), 
    .LSR(\send.n2683 ), .CLK(clk_c), .Q0(\send.count[25] ), .F0(\send.n2798 ));
  send_SLICE_85 \send.SLICE_85 ( .DI0(\send.n2797 ), 
    .D0(\send.count_31__N_745[24] ), .C0(dataSendFlag), 
    .B0(\send.uart_send_state[1] ), .A0(\send.uart_send_state[0] ), 
    .LSR(\send.n2689 ), .CLK(clk_c), .Q0(\send.count[24] ), .F0(\send.n2797 ));
  send_SLICE_86 \send.SLICE_86 ( .DI0(\send.n2796 ), .D0(dataSendFlag), 
    .C0(\send.uart_send_state[1] ), .B0(\send.count_31__N_745[23] ), 
    .A0(\send.uart_send_state[0] ), .LSR(\send.n2687 ), .CLK(clk_c), 
    .Q0(\send.count[23] ), .F0(\send.n2796 ));
  send_SLICE_87 \send.SLICE_87 ( .DI0(\send.n2795 ), 
    .D0(\send.count_31__N_745[22] ), .C0(\send.uart_send_state[0] ), 
    .B0(dataSendFlag), .A0(\send.uart_send_state[1] ), .LSR(\send.n2693 ), 
    .CLK(clk_c), .Q0(\send.count[22] ), .F0(\send.n2795 ));
  send_SLICE_88 \send.SLICE_88 ( .DI0(\send.n2794 ), 
    .D0(\send.uart_send_state[0] ), .C0(dataSendFlag), 
    .B0(\send.count_31__N_745[21] ), .A0(\send.uart_send_state[1] ), 
    .LSR(\send.n2691 ), .CLK(clk_c), .Q0(\send.count[21] ), .F0(\send.n2794 ));
  send_SLICE_89 \send.SLICE_89 ( .DI0(\send.n2793 ), 
    .D0(\send.count_31__N_745[20] ), .C0(\send.uart_send_state[1] ), 
    .B0(dataSendFlag), .A0(\send.uart_send_state[0] ), .LSR(\send.n2697 ), 
    .CLK(clk_c), .Q0(\send.count[20] ), .F0(\send.n2793 ));
  send_SLICE_90 \send.SLICE_90 ( .DI0(\send.n2792 ), 
    .D0(\send.count_31__N_745[19] ), .C0(\send.uart_send_state[1] ), 
    .B0(\send.uart_send_state[0] ), .A0(dataSendFlag), .LSR(\send.n2695 ), 
    .CLK(clk_c), .Q0(\send.count[19] ), .F0(\send.n2792 ));
  send_SLICE_92 \send.SLICE_92 ( .DI0(\send.n2790 ), 
    .D0(\send.count_31__N_745[17] ), .C0(dataSendFlag), 
    .B0(\send.uart_send_state[0] ), .A0(\send.uart_send_state[1] ), 
    .LSR(\send.n2699 ), .CLK(clk_c), .Q0(\send.count[17] ), .F0(\send.n2790 ));
  send_SLICE_93 \send.SLICE_93 ( .DI0(\send.n2789 ), 
    .D0(\send.uart_send_state[1] ), .C0(\send.count_31__N_745[16] ), 
    .B0(\send.uart_send_state[0] ), .A0(dataSendFlag), .LSR(\send.n2705 ), 
    .CLK(clk_c), .Q0(\send.count[16] ), .F0(\send.n2789 ));
  send_SLICE_94 \send.SLICE_94 ( .DI0(\send.n2788 ), 
    .D0(\send.uart_send_state[1] ), .C0(dataSendFlag), 
    .B0(\send.uart_send_state[0] ), .A0(\send.count_31__N_745[15] ), 
    .LSR(\send.n2703 ), .CLK(clk_c), .Q0(\send.count[15] ), .F0(\send.n2788 ));
  send_SLICE_95 \send.SLICE_95 ( .DI0(\send.n2787 ), 
    .D0(\send.count_31__N_745[14] ), .C0(dataSendFlag), 
    .B0(\send.uart_send_state[0] ), .A0(\send.uart_send_state[1] ), 
    .LSR(\send.n2709 ), .CLK(clk_c), .Q0(\send.count[14] ), .F0(\send.n2787 ));
  send_SLICE_96 \send.SLICE_96 ( .DI0(\send.n2779 ), 
    .D0(\send.uart_send_state[1] ), .C0(\send.uart_send_state[0] ), 
    .B0(dataSendFlag), .A0(\send.count_31__N_745[13] ), .LSR(\send.n2707 ), 
    .CLK(clk_c), .Q0(\send.count[13] ), .F0(\send.n2779 ));
  send_SLICE_98 \send.SLICE_98 ( .DI0(\send.n2784 ), 
    .D0(\send.uart_send_state[0] ), .C0(\send.count_31__N_745[11] ), 
    .B0(dataSendFlag), .A0(\send.uart_send_state[1] ), .LSR(\send.n2711 ), 
    .CLK(clk_c), .Q0(\send.count[11] ), .F0(\send.n2784 ));
  send_SLICE_100 \send.SLICE_100 ( .DI0(\send.n2774 ), 
    .D0(\send.uart_send_state[0] ), .C0(\send.count_31__N_745[9] ), 
    .B0(dataSendFlag), .A0(\send.uart_send_state[1] ), .LSR(\send.n2715 ), 
    .CLK(clk_c), .Q0(\send.count[9] ), .F0(\send.n2774 ));
  send_SLICE_101 \send.SLICE_101 ( .DI0(\send.n2781 ), .D0(dataSendFlag), 
    .C0(\send.count_31__N_745[8] ), .B0(\send.uart_send_state[1] ), 
    .A0(\send.uart_send_state[0] ), .LSR(\send.n2721 ), .CLK(clk_c), 
    .Q0(\send.count[8] ), .F0(\send.n2781 ));
  send_SLICE_104 \send.SLICE_104 ( .DI0(\send.n2786 ), .D0(dataSendFlag), 
    .C0(\send.uart_send_state[1] ), .B0(\send.uart_send_state[0] ), 
    .A0(\send.count_31__N_745[5] ), .LSR(\send.n2729 ), .CLK(clk_c), 
    .Q0(\send.count[5] ), .F0(\send.n2786 ));
  send_SLICE_107 \send.SLICE_107 ( .DI0(\send.n2785 ), 
    .D0(\send.count_31__N_745[2] ), .C0(dataSendFlag), 
    .B0(\send.uart_send_state[0] ), .A0(\send.uart_send_state[1] ), 
    .LSR(\send.n2749 ), .CLK(clk_c), .Q0(\send.count[2] ), .F0(\send.n2785 ));
  send_SLICE_108 \send.SLICE_108 ( .DI0(\send.n2782 ), 
    .D0(\send.uart_send_state[0] ), .C0(\send.count_31__N_745[1] ), 
    .B0(\send.uart_send_state[1] ), .A0(dataSendFlag), .LSR(\send.n2747 ), 
    .CLK(clk_c), .Q0(\send.count[1] ), .F0(\send.n2782 ));
  recv_SLICE_110 \recv.SLICE_110 ( .DI1(\recv.n1344 ), .DI0(\recv.n1222[1] ), 
    .D1(\recv.dataReceivedFlag_N_443 ), .C1(\uart_recv_state[0] ), 
    .B1(\recv.n1030 ), .A1(\recv.n63 ), .D0(\uart_recv_state[0] ), 
    .C0(\recv.dataReceivedFlag_N_443 ), .B0(\recv.n3023 ), .A0(\recv.n1030 ), 
    .CE(\recv.n1065 ), .CLK(clk_c), .Q0(\uart_recv_state[1] ), 
    .Q1(\uart_recv_state[0] ), .F0(\recv.n1222[1] ), .F1(\recv.n1344 ));
  SLICE_111 SLICE_111( .DI0(\led_red_c_c.sig_008.FeedThruLUT ), 
    .D0(led_red_c_c), .CE(\recv.n1622 ), .CLK(clk_c), .Q0(\sentData[0] ), 
    .F0(\led_red_c_c.sig_008.FeedThruLUT ));
  SLICE_113 SLICE_113( .DI0(\led_red_c_c.sig_009.FeedThruLUT ), 
    .A0(led_red_c_c), .CE(\recv.n1630 ), .CLK(clk_c), .Q0(\sentData[7] ), 
    .F0(\led_red_c_c.sig_009.FeedThruLUT ));
  SLICE_114 SLICE_114( .DI0(\led_red_c_c.sig_010.FeedThruLUT ), 
    .B0(led_red_c_c), .CE(\recv.n1629 ), .CLK(clk_c), .Q0(\sentData[6] ), 
    .F0(\led_red_c_c.sig_010.FeedThruLUT ));
  SLICE_115 SLICE_115( .DI0(\led_red_c_c.sig_011.FeedThruLUT ), 
    .C0(led_red_c_c), .CE(\recv.n1631 ), .CLK(clk_c), .Q0(\sentData[5] ), 
    .F0(\led_red_c_c.sig_011.FeedThruLUT ));
  SLICE_116 SLICE_116( .DI0(\led_red_c_c.sig_012.FeedThruLUT ), 
    .C0(led_red_c_c), .CE(\recv.n1632 ), .CLK(clk_c), .Q0(\sentData[4] ), 
    .F0(\led_red_c_c.sig_012.FeedThruLUT ));
  SLICE_117 SLICE_117( .DI0(\led_red_c_c.sig_013.FeedThruLUT ), 
    .C0(led_red_c_c), .CE(\recv.n1623 ), .CLK(clk_c), .Q0(\sentData[3] ), 
    .F0(\led_red_c_c.sig_013.FeedThruLUT ));
  SLICE_118 SLICE_118( .DI0(\led_red_c_c.sig_014.FeedThruLUT ), 
    .B0(led_red_c_c), .CE(\recv.n1624 ), .CLK(clk_c), .Q0(\sentData[2] ), 
    .F0(\led_red_c_c.sig_014.FeedThruLUT ));
  SLICE_119 SLICE_119( .DI0(\led_red_c_c.sig_015.FeedThruLUT ), 
    .A0(led_red_c_c), .CE(\recv.n1621 ), .CLK(clk_c), .Q0(\sentData[1] ), 
    .F0(\led_red_c_c.sig_015.FeedThruLUT ));
  send_SLICE_121 \send.SLICE_121 ( .C1(\send.signal_N_851 ), 
    .B1(\send.uart_send_state[1] ), .A1(\send.uart_send_state[0] ), 
    .D0(\send.bits_send[2] ), .C0(\send.n3715 ), .B0(\send.n3236 ), 
    .A0(\send.n3237 ), .F0(\send.signal_N_851 ), .F1(\send.signal_N_849 ));
  send_SLICE_122 \send.SLICE_122 ( .D1(\send.bits_send[2] ), .C1(\send.n3234 ), 
    .B1(\send.n3233 ), .A1(\send.bits_send[1] ), .D0(\send.bits_send[0] ), 
    .C0(\send.dataToSend[4] ), .A0(\send.dataToSend[5] ), .F0(\send.n3233 ), 
    .F1(\send.n3715 ));
  recv_SLICE_123 \recv.SLICE_123 ( .D1(\recv.n63 ), .C1(led_red_c_c), 
    .D0(led_red_c_c), .C0(\recv.n1815 ), .B0(\recv.n127 ), 
    .A0(\uart_recv_state[1] ), .F0(\recv.n250 ), .F1(\recv.n3023 ));
  recv_SLICE_124 \recv.SLICE_124 ( .C1(\recv.dataReceivedFlag_N_443 ), 
    .B1(\uart_recv_state[0] ), .A1(\uart_recv_state[1] ), .D0(\recv.count[2] ), 
    .C0(\recv.count[4] ), .B0(\recv.n3025 ), .A0(\recv.n1625 ), 
    .F0(\recv.dataReceivedFlag_N_443 ), .F1(\recv.n127 ));
  send_SLICE_125 \send.SLICE_125 ( .D1(\send.uart_send_state[1] ), 
    .C1(\send.uart_send_state[0] ), .B1(\send.n1604 ), 
    .A1(\send.count_31__N_745[18] ), .D0(\send.count_31__N_745[31] ), 
    .C0(\send.n1604 ), .B0(\send.uart_send_state[0] ), 
    .A0(\send.uart_send_state[1] ), .F0(\send.n2673 ), .F1(\send.n2701 ));
  send_SLICE_126 \send.SLICE_126 ( .D1(\send.n2648 ), .C1(\send.count[6] ), 
    .B1(\send.count[3] ), .A1(\send.count[5] ), .D0(\send.n56 ), 
    .C0(\send.n45 ), .B0(\send.n51 ), .A0(\send.n46 ), .F0(\send.n2648 ), 
    .F1(\send.n1604 ));
  send_SLICE_127 \send.SLICE_127 ( .C0(\send.n1494 ), 
    .B0(\send.uart_send_state[0] ), .A0(\send.n1604 ), .F0(\send.n1332 ));
  send_SLICE_128 \send.SLICE_128 ( .D1(\send.uart_send_state[1] ), 
    .C1(\send.n127 ), .A1(dataSendFlag), .D0(\send.n55 ), .C0(\send.n60 ), 
    .B0(\send.n50_adj_888 ), .A0(\send.n49_adj_887 ), .F0(\send.n127 ), 
    .F1(\send.n1494 ));
  send_SLICE_130 \send.SLICE_130 ( .DI1(\send.n2791 ), 
    .D1(\send.uart_send_state[1] ), .C1(dataSendFlag), 
    .B1(\send.uart_send_state[0] ), .A1(\send.count_31__N_745[18] ), 
    .D0(\send.count[28] ), .C0(\send.count[18] ), .B0(\send.count[26] ), 
    .A0(\send.count[24] ), .LSR(\send.n2701 ), .CLK(clk_c), 
    .Q1(\send.count[18] ), .F0(\send.n46 ), .F1(\send.n2791 ));
  send_SLICE_131 \send.SLICE_131 ( .D1(\send.count[14] ), .C1(\send.n30 ), 
    .B1(\send.count[15] ), .A1(\send.count[10] ), .B0(\send.count[9] ), 
    .A0(\send.count[31] ), .F0(\send.n30 ), .F1(\send.n51 ));
  send_SLICE_133 \send.SLICE_133 ( .D1(\send.n50 ), .C1(\send.n49 ), 
    .B1(\send.n47 ), .A1(\send.n48_adj_886 ), .D0(\send.count[29] ), 
    .C0(\send.count[16] ), .B0(\send.count[1] ), .A0(\send.count[8] ), 
    .F0(\send.n47 ), .F1(\send.n56 ));
  send_SLICE_134 \send.SLICE_134 ( .DI1(\send.n2775 ), 
    .D1(\send.count_31__N_745[4] ), .C1(\send.uart_send_state[0] ), 
    .B1(\send.uart_send_state[1] ), .A1(dataSendFlag), .D0(\send.count[4] ), 
    .C0(\send.count[27] ), .B0(\send.count[23] ), .A0(\send.count[30] ), 
    .LSR(\send.n2753 ), .CLK(clk_c), .Q1(\send.count[4] ), .F0(\send.n50 ), 
    .F1(\send.n2775 ));
  send_SLICE_136 \send.SLICE_136 ( .D0(\send.bits_send[20] ), 
    .C0(\send.bits_send[18] ), .B0(\send.bits_send[10] ), 
    .A0(\send.bits_send[9] ), .F0(\send.n50_adj_888 ));
  send_SLICE_137 \send.SLICE_137 ( .D1(\send.bits_send[25] ), 
    .C1(\send.n3027 ), .B1(\send.bits_send[8] ), .A1(\send.n48_adj_889 ), 
    .D0(\send.bits_send[1] ), .B0(\send.bits_send[0] ), 
    .A0(\send.bits_send[2] ), .F0(\send.n3027 ), .F1(\send.n55 ));
  send_SLICE_138 \send.SLICE_138 ( .D0(\send.bits_send[24] ), 
    .C0(\send.bits_send[12] ), .B0(\send.bits_send[4] ), 
    .A0(\send.bits_send[30] ), .F0(\send.n48_adj_889 ));
  send_SLICE_139 \send.SLICE_139 ( .D1(\send.n51_adj_890 ), .C1(\send.n52 ), 
    .B1(\send.n53 ), .A1(\send.n54 ), .D0(\send.bits_send[6] ), 
    .C0(\send.bits_send[17] ), .B0(\send.n1604 ), .A0(\send.bits_send[31] ), 
    .F0(\send.n53 ), .F1(\send.n60 ));
  send_SLICE_140 \send.SLICE_140 ( .D0(\send.bits_send[16] ), 
    .C0(\send.bits_send[7] ), .B0(\send.bits_send[23] ), 
    .A0(\send.bits_send[26] ), .F0(\send.n54 ));
  recv_SLICE_141 \recv.SLICE_141 ( .D1(\recv.bitReceived[0] ), 
    .C1(\recv.bitReceived[1] ), .B1(\recv.n2806 ), .A1(\recv.n127 ), 
    .D0(\recv.n127 ), .C0(\recv.bitReceived[0] ), .B0(\recv.bitReceived[1] ), 
    .A0(\recv.n2806 ), .F0(\recv.n1630 ), .F1(\recv.n1631 ));
  recv_SLICE_142 \recv.SLICE_142 ( .D1(\recv.bitReceived[0] ), 
    .C1(\recv.n2806 ), .B1(\recv.bitReceived[16] ), .A1(\recv.bitReceived[1] ), 
    .D0(\recv.bitReceived[2] ), .B0(\recv.bitReceived[3] ), .F0(\recv.n2806 ), 
    .F1(\recv.n56 ));
  recv_SLICE_143 \recv.SLICE_143 ( .C1(\recv.n1620 ), 
    .B1(\recv.bitReceived[0] ), .A1(\recv.bitReceived[1] ), 
    .C0(\recv.bitReceived[2] ), .B0(\recv.n127 ), .A0(\recv.bitReceived[3] ), 
    .F0(\recv.n1620 ), .F1(\recv.n1623 ));
  recv_SLICE_145 \recv.SLICE_145 ( .D1(\recv.n1027 ), .C1(\recv.n989 ), 
    .B1(\uart_recv_state[1] ), .D0(\uart_recv_state[0] ), .B0(\recv.n63 ), 
    .A0(led_red_c_c), .F0(\recv.n989 ), .F1(\recv.n1065 ));
  recv_SLICE_146 \recv.SLICE_146 ( .D1(\uart_recv_state[0] ), .C1(\recv.n62 ), 
    .B1(\recv.dataReceivedFlag_N_443 ), .A1(\recv.n3241 ), .D0(\recv.n55 ), 
    .C0(\recv.n56 ), .B0(\recv.n53 ), .A0(\recv.n54_adj_853 ), .F0(\recv.n62 ), 
    .F1(\recv.n1027 ));
  recv_SLICE_147 \recv.SLICE_147 ( .D1(\uart_recv_state[1] ), .C1(\recv.n63 ), 
    .B1(led_red_c_c), .A1(\uart_recv_state[0] ), .D0(\uart_recv_state[0] ), 
    .C0(led_red_c_c), .B0(\recv.n63 ), .A0(\uart_recv_state[1] ), 
    .F0(\recv.n1701 ), .F1(\recv.n1644 ));
  recv_SLICE_148 \recv.SLICE_148 ( .D1(\uart_recv_state[0] ), .C1(\recv.n63 ), 
    .D0(\recv.n7 ), .C0(\recv.count[6] ), .B0(\recv.count[2] ), 
    .A0(\recv.count[4] ), .F0(\recv.n63 ), .F1(\recv.n1815 ));
  recv_SLICE_149 \recv.SLICE_149 ( .C1(\recv.n1625 ), .A1(\recv.count[3] ), 
    .D0(\recv.n44 ), .C0(\recv.n54 ), .B0(\recv.n43 ), .A0(\recv.n49 ), 
    .F0(\recv.n1625 ), .F1(\recv.n7 ));
  recv_SLICE_152 \recv.SLICE_152 ( .D1(\recv.dataReceivedFlag_N_443 ), 
    .C1(\recv.bitReceived[23] ), .B1(\recv.bitReceived[7] ), 
    .A1(\recv.bitReceived[26] ), .D0(led_red_c_c), 
    .C0(\recv.dataReceivedFlag_N_443 ), .F0(n1321), .F1(\recv.n55 ));
  recv_SLICE_153 \recv.SLICE_153 ( .D1(\recv.n48 ), .C1(\recv.n46 ), 
    .B1(\recv.n45 ), .A1(\recv.n47 ), .D0(\recv.count[0] ), 
    .C0(\recv.count[12] ), .B0(\recv.count[1] ), .A0(\recv.count[16] ), 
    .F0(\recv.n45 ), .F1(\recv.n54 ));
  recv_SLICE_154 \recv.SLICE_154 ( .D1(\recv.count[20] ), 
    .C1(\recv.count[28] ), .B1(\recv.count[25] ), .A1(\recv.count[9] ), 
    .D0(\recv.count[7] ), .C0(\recv.count[24] ), .B0(\recv.count[30] ), 
    .A0(\recv.count[8] ), .F0(\recv.n48 ), .F1(\recv.n47 ));
  recv_SLICE_155 \recv.SLICE_155 ( .D1(\recv.n50 ), .C1(\recv.n51 ), 
    .B1(\recv.n3243 ), .A1(\recv.n52 ), .D0(\recv.bitReceived[12] ), 
    .C0(\recv.bitReceived[8] ), .B0(\recv.bitReceived[24] ), 
    .A0(\recv.bitReceived[25] ), .F0(\recv.n3243 ), .F1(\recv.n3241 ));
  recv_SLICE_156 \recv.SLICE_156 ( .D0(\recv.bitReceived[18] ), 
    .C0(\recv.bitReceived[20] ), .B0(\recv.bitReceived[15] ), 
    .A0(\recv.bitReceived[27] ), .F0(\recv.n52 ));
  recv_SLICE_160 \recv.SLICE_160 ( .D1(\recv.bitReceived[0] ), 
    .C1(\recv.n127 ), .B1(\recv.n2806 ), .A1(\recv.bitReceived[1] ), 
    .D0(\recv.bitReceived[1] ), .C0(\recv.n2806 ), .B0(\recv.n127 ), 
    .A0(\recv.bitReceived[0] ), .F0(\recv.n1632 ), .F1(\recv.n1629 ));
  send_SLICE_162 \send.SLICE_162 ( .D1(\send.uart_send_state[1] ), 
    .C1(\send.count_31__N_745[17] ), .B1(\send.n1604 ), 
    .A1(\send.uart_send_state[0] ), .D0(\send.uart_send_state[0] ), 
    .C0(\send.n1604 ), .B0(\send.count_31__N_745[27] ), 
    .A0(\send.uart_send_state[1] ), .F0(\send.n2679 ), .F1(\send.n2699 ));
  send_SLICE_164 \send.SLICE_164 ( .D1(\send.uart_send_state[1] ), 
    .C1(\send.uart_send_state[0] ), .B1(\send.n1604 ), 
    .A1(\send.count_31__N_745[7] ), .D0(\send.uart_send_state[0] ), 
    .C0(\send.n1604 ), .B0(\send.count_31__N_745[8] ), 
    .A0(\send.uart_send_state[1] ), .F0(\send.n2721 ), .F1(\send.n2719 ));
  send_SLICE_166 \send.SLICE_166 ( .D1(\send.uart_send_state[1] ), 
    .C1(\send.count_31__N_745[6] ), .B1(\send.uart_send_state[0] ), 
    .A1(\send.n1604 ), .D0(\send.n1604 ), .C0(\send.uart_send_state[0] ), 
    .B0(\send.count_31__N_745[0] ), .A0(\send.uart_send_state[1] ), 
    .F0(\send.n2743 ), .F1(\send.n2727 ));
  send_SLICE_168 \send.SLICE_168 ( .D1(\send.uart_send_state[0] ), 
    .C1(\send.n1604 ), .B1(\send.count_31__N_745[16] ), 
    .A1(\send.uart_send_state[1] ), .D0(\send.uart_send_state[1] ), 
    .C0(\send.uart_send_state[0] ), .B0(\send.count_31__N_745[22] ), 
    .A0(\send.n1604 ), .F0(\send.n2693 ), .F1(\send.n2705 ));
  send_SLICE_170 \send.SLICE_170 ( .D1(\send.uart_send_state[1] ), 
    .C1(\send.n1604 ), .B1(\send.count_31__N_745[5] ), 
    .A1(\send.uart_send_state[0] ), .D0(\send.count_31__N_745[28] ), 
    .C0(\send.uart_send_state[0] ), .B0(\send.n1604 ), 
    .A0(\send.uart_send_state[1] ), .F0(\send.n2681 ), .F1(\send.n2729 ));
  send_SLICE_172 \send.SLICE_172 ( .D1(\send.n1604 ), 
    .C1(\send.uart_send_state[0] ), .B1(\send.count_31__N_745[15] ), 
    .A1(\send.uart_send_state[1] ), .D0(\send.count_31__N_745[29] ), 
    .C0(\send.uart_send_state[1] ), .B0(\send.uart_send_state[0] ), 
    .A0(\send.n1604 ), .F0(\send.n2675 ), .F1(\send.n2703 ));
  send_SLICE_174 \send.SLICE_174 ( .D1(\send.count_31__N_745[4] ), 
    .C1(\send.uart_send_state[1] ), .B1(\send.n1604 ), 
    .A1(\send.uart_send_state[0] ), .D0(\send.uart_send_state[0] ), 
    .C0(\send.uart_send_state[1] ), .B0(\send.count_31__N_745[23] ), 
    .A0(\send.n1604 ), .F0(\send.n2687 ), .F1(\send.n2753 ));
  send_SLICE_176 \send.SLICE_176 ( .D1(\send.uart_send_state[0] ), 
    .C1(\send.uart_send_state[1] ), .B1(\send.n1604 ), 
    .A1(\send.count_31__N_745[3] ), .D0(\send.count_31__N_745[24] ), 
    .C0(\send.uart_send_state[0] ), .B0(\send.uart_send_state[1] ), 
    .A0(\send.n1604 ), .F0(\send.n2689 ), .F1(\send.n2757 ));
  send_SLICE_178 \send.SLICE_178 ( .D1(\send.uart_send_state[1] ), 
    .C1(\send.n1604 ), .B1(\send.count_31__N_745[2] ), 
    .A1(\send.uart_send_state[0] ), .D0(\send.count_31__N_745[9] ), 
    .C0(\send.n1604 ), .B0(\send.uart_send_state[0] ), 
    .A0(\send.uart_send_state[1] ), .F0(\send.n2715 ), .F1(\send.n2749 ));
  send_SLICE_180 \send.SLICE_180 ( .D1(\send.count_31__N_745[1] ), 
    .C1(\send.uart_send_state[1] ), .B1(\send.n1604 ), 
    .A1(\send.uart_send_state[0] ), .D0(\send.count_31__N_745[19] ), 
    .C0(\send.uart_send_state[0] ), .B0(\send.uart_send_state[1] ), 
    .A0(\send.n1604 ), .F0(\send.n2695 ), .F1(\send.n2747 ));
  send_SLICE_182 \send.SLICE_182 ( .D1(\send.uart_send_state[0] ), 
    .C1(\send.n1604 ), .B1(\send.uart_send_state[1] ), .D0(\send.n1604 ), 
    .C0(\send.uart_send_state[0] ), .B0(\send.count_31__N_745[20] ), 
    .A0(\send.uart_send_state[1] ), .F0(\send.n2697 ), .F1(\send.n1670 ));
  send_SLICE_184 \send.SLICE_184 ( .D1(\send.n1604 ), 
    .C1(\send.uart_send_state[1] ), .B1(\send.count_31__N_745[14] ), 
    .A1(\send.uart_send_state[0] ), .D0(\send.uart_send_state[1] ), 
    .C0(\send.count_31__N_745[10] ), .B0(\send.uart_send_state[0] ), 
    .A0(\send.n1604 ), .F0(\send.n2717 ), .F1(\send.n2709 ));
  send_SLICE_186 \send.SLICE_186 ( .D1(\send.n1604 ), 
    .C1(\send.uart_send_state[1] ), .B1(\send.count_31__N_745[13] ), 
    .A1(\send.uart_send_state[0] ), .D0(\send.uart_send_state[1] ), 
    .C0(\send.n1604 ), .B0(\send.uart_send_state[0] ), 
    .A0(\send.count_31__N_745[21] ), .F0(\send.n2691 ), .F1(\send.n2707 ));
  send_SLICE_188 \send.SLICE_188 ( .D1(\send.uart_send_state[0] ), 
    .C1(\send.count_31__N_745[12] ), .B1(\send.uart_send_state[1] ), 
    .A1(\send.n1604 ), .D0(\send.n1604 ), .C0(\send.uart_send_state[0] ), 
    .B0(\send.count_31__N_745[11] ), .A0(\send.uart_send_state[1] ), 
    .F0(\send.n2711 ), .F1(\send.n2713 ));
  send_SLICE_190 \send.SLICE_190 ( .D1(\send.n1604 ), 
    .C1(\send.count_31__N_745[26] ), .B1(\send.uart_send_state[0] ), 
    .A1(\send.uart_send_state[1] ), .D0(\send.uart_send_state[1] ), 
    .C0(\send.n1604 ), .B0(\send.uart_send_state[0] ), 
    .A0(\send.count_31__N_745[30] ), .F0(\send.n2677 ), .F1(\send.n2685 ));
  send_SLICE_192 \send.SLICE_192 ( .D1(\send.uart_send_state[0] ), 
    .C1(\send.count_31__N_745[25] ), .B1(\send.uart_send_state[1] ), 
    .A1(\send.n1604 ), .D0(\send.n1604 ), .C0(\send.uart_send_state[0] ), 
    .A0(\send.uart_send_state[1] ), .F0(\send.n1643 ), .F1(\send.n2683 ));
  recv_SLICE_193 \recv.SLICE_193 ( .C0(\recv.bitReceived[0] ), 
    .B0(\recv.bitReceived[1] ), .A0(\recv.n1620 ), .F0(\recv.n1624 ));
  recv_SLICE_194 \recv.SLICE_194 ( .D1(\recv.bitReceived[0] ), 
    .C1(\recv.bitReceived[1] ), .B1(\recv.n1620 ), .C0(\recv.bitReceived[0] ), 
    .B0(\recv.bitReceived[1] ), .A0(\recv.n1620 ), .F0(\recv.n1622 ), 
    .F1(\recv.n1621 ));
  recv_SLICE_197 \recv.SLICE_197 ( .D1(\recv.bitReceived[19] ), 
    .C1(\recv.bitReceived[11] ), .B1(\recv.bitReceived[13] ), 
    .A1(\recv.bitReceived[29] ), .D0(\recv.bitReceived[31] ), 
    .C0(\recv.bitReceived[6] ), .B0(\recv.bitReceived[28] ), 
    .A0(\recv.bitReceived[17] ), .F0(\recv.n54_adj_853 ), .F1(\recv.n53 ));
  recv_SLICE_199 \recv.SLICE_199 ( .D0(\recv.bitReceived[21] ), 
    .C0(\recv.bitReceived[30] ), .B0(\recv.bitReceived[14] ), 
    .A0(\recv.bitReceived[4] ), .F0(\recv.n50 ));
  recv_SLICE_200 \recv.SLICE_200 ( .D0(\recv.bitReceived[9] ), 
    .C0(\recv.bitReceived[22] ), .B0(\recv.bitReceived[5] ), 
    .A0(\recv.bitReceived[10] ), .F0(\recv.n51 ));
  recv_SLICE_201 \recv.SLICE_201 ( .D1(\recv.count[5] ), .C1(\recv.count[21] ), 
    .B1(\recv.count[23] ), .A1(\recv.count[10] ), .D0(\recv.count[19] ), 
    .C0(\recv.count[14] ), .B0(\recv.count[11] ), .A0(\recv.count[31] ), 
    .F0(\recv.n46 ), .F1(\recv.n44 ));
  recv_SLICE_204 \recv.SLICE_204 ( .D0(\recv.count[15] ), 
    .C0(\recv.count[17] ), .B0(\recv.count[27] ), .A0(\recv.count[26] ), 
    .F0(\recv.n43 ));
  send_SLICE_205 \send.SLICE_205 ( .DI1(\send.n2777 ), .D1(dataSendFlag), 
    .C1(\send.uart_send_state[0] ), .B1(\send.count_31__N_745[6] ), 
    .A1(\send.uart_send_state[1] ), .D0(\send.bits_send[13] ), 
    .C0(\send.bits_send[19] ), .B0(\send.bits_send[28] ), 
    .A0(\send.bits_send[3] ), .LSR(\send.n2727 ), .CLK(clk_c), 
    .Q1(\send.count[6] ), .F0(\send.n52 ), .F1(\send.n2777 ));
  send_SLICE_207 \send.SLICE_207 ( .DI1(\send.n2780 ), 
    .D1(\send.uart_send_state[1] ), .C1(dataSendFlag), 
    .B1(\send.uart_send_state[0] ), .A1(\send.count_31__N_745[7] ), 
    .D0(\send.count[7] ), .C0(\send.count[21] ), .B0(\send.count[19] ), 
    .A0(\send.count[11] ), .LSR(\send.n2719 ), .CLK(clk_c), 
    .Q1(\send.count[7] ), .F0(\send.n48_adj_886 ), .F1(\send.n2780 ));
  send_SLICE_208 \send.SLICE_208 ( .DI1(\send.n2778 ), .D1(dataSendFlag), 
    .C1(\send.uart_send_state[0] ), .B1(\send.count_31__N_745[12] ), 
    .A1(\send.uart_send_state[1] ), .D0(\send.count[12] ), 
    .C0(\send.count[17] ), .B0(\send.count[20] ), .A0(\send.count[25] ), 
    .LSR(\send.n2713 ), .CLK(clk_c), .Q1(\send.count[12] ), .F0(\send.n49 ), 
    .F1(\send.n2778 ));
  recv_SLICE_209 \recv.SLICE_209 ( .C0(\recv.n1027 ), 
    .A0(\uart_recv_state[1] ), .F0(\recv.n1030 ));
  send_SLICE_213 \send.SLICE_213 ( .C0(\send.dataToSend[6] ), 
    .B0(\send.dataToSend[7] ), .A0(\send.bits_send[0] ), .F0(\send.n3234 ));
  send_SLICE_215 \send.SLICE_215 ( .D1(\send.dataToSend[1] ), 
    .C1(\send.dataToSend[0] ), .B1(\send.bits_send[0] ), 
    .C0(\send.bits_send[0] ), .B0(\send.dataToSend[2] ), 
    .A0(\send.dataToSend[3] ), .F0(\send.n3237 ), .F1(\send.n3236 ));
  SLICE_219 SLICE_219( .F0(VCC_net));
  send_SLICE_220 \send.SLICE_220 ( .DI1(n1732), .D1(\uart_recv_state[0] ), 
    .C1(n1321), .B1(\uart_recv_state[1] ), .A1(dataSendFlag), 
    .D0(\send.uart_send_state[0] ), .B0(\send.uart_send_state[1] ), 
    .A0(dataSendFlag), .CLK(clk_c), .Q1(dataSendFlag), .F0(\send.n48 ), 
    .F1(n1732));
  send_SLICE_222 \send.SLICE_222 ( .DI1(\send.n2805 ), 
    .D1(\send.uart_send_state[1] ), .C1(\send.count_31__N_745[0] ), 
    .B1(dataSendFlag), .A1(\send.uart_send_state[0] ), .D0(\send.count[2] ), 
    .C0(\send.count[13] ), .B0(\send.count[0] ), .A0(\send.count[22] ), 
    .LSR(\send.n2743 ), .CLK(clk_c), .Q1(\send.count[0] ), .F0(\send.n45 ), 
    .F1(\send.n2805 ));
  send_SLICE_224 \send.SLICE_224 ( .DI1(\send.n2783 ), 
    .D1(\send.uart_send_state[0] ), .C1(dataSendFlag), 
    .B1(\send.count_31__N_745[10] ), .A1(\send.uart_send_state[1] ), 
    .D0(\send.bits_send[22] ), .C0(\send.bits_send[5] ), 
    .B0(\send.bits_send[21] ), .A0(\send.bits_send[14] ), .LSR(\send.n2717 ), 
    .CLK(clk_c), .Q1(\send.count[10] ), .F0(\send.n49_adj_887 ), 
    .F1(\send.n2783 ));
  send_SLICE_225 \send.SLICE_225 ( .D0(\send.bits_send[29] ), 
    .C0(\send.bits_send[27] ), .B0(\send.bits_send[15] ), 
    .A0(\send.bits_send[11] ), .F0(\send.n51_adj_890 ));
  recv_SLICE_226 \recv.SLICE_226 ( .DI1(\send.n2776 ), .D1(dataSendFlag), 
    .C1(\send.uart_send_state[1] ), .B1(\send.count_31__N_745[3] ), 
    .A1(\send.uart_send_state[0] ), .C0(\recv.count[3] ), .A0(\recv.count[6] ), 
    .LSR(\send.n2757 ), .CLK(clk_c), .Q1(\send.count[3] ), .F0(\recv.n3025 ), 
    .F1(\send.n2776 ));
  recv_SLICE_227 \recv.SLICE_227 ( .D0(\recv.count[13] ), 
    .C0(\recv.count[22] ), .B0(\recv.count[18] ), .A0(\recv.count[29] ), 
    .F0(\recv.n49 ));
  send_signal \send.signal ( .DO0(\send.signal_N_849 ), .OUTCLK(clk_c), 
    .PADDO(led_green_c));
  rx rx_I( .PADDI(led_red_c_c), .rx(rx));
  tx tx_I( .PADDO(\led_green_c.dup_sig_001 ), .tx(tx));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  led_red led_red_I( .PADDO(led_red_c_c), .led_red(led_red));
  led_green led_green_I( .PADDO(led_green_c), .led_green(led_green));
  send_signal_dup_cmp_001 \send.signal.dup_cmp_001 ( .DO0(\send.signal_N_849 ), 
    .OUTCLK(clk_c), .PADDO(\led_green_c.dup_sig_001 ));
endmodule

module send_SLICE_0 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module send_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module send_SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_3 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_4 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_6 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_7 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_10 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_11 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_33 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_15 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_31 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_16 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_18 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_29 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_20 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \send/add_4_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module send_SLICE_21 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i31 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_22 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_27 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_24 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \send/bits_send_297__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_26 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_25 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_27 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_28 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_23 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_29 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \send/add_4_add_5_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i29 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i30 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_31 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i27 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i28 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i26 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \send/bits_send_297_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/bits_send_297__i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \send/bits_send_297__i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_34 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i26 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_35 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_36 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_37 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i31 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_38 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i29 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i30 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_39 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_40 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_41 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i27 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i28 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_42 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i25 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i26 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_43 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i23 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_44 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_45 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_46 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_47 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/bitReceived_296__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_48 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i23 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i24 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_49 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i21 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i22 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_50 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i19 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i20 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_51 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_52 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_53 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \recv/count_295_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_54 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_55 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_56 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_57 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_58 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \recv/count_295_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i31 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_59 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_60 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i29 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i30 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_61 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_62 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i22 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_63 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i27 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i28 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_64 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_65 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_66 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \recv/bitReceived_296_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/bitReceived_296__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \recv/bitReceived_296__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module recv_SLICE_67 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \recv/count_295_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/count_295__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \recv/count_295__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_68 ( input DI1, DI0, B1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_68_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_68_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \send/dataToSend_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \send/dataToSend_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_69 ( input DI1, DI0, B1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 SLICE_69_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_69_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \send/dataToSend_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \send/dataToSend_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_71 ( input DI1, DI0, D1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40003 SLICE_71_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 SLICE_71_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \send/dataToSend_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \send/dataToSend_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_73 ( input DI1, DI0, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40004 SLICE_73_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 SLICE_73_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \send/dataToSend_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \send/dataToSend_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_76 ( input DI1, DI0, D1, C1, B1, A1, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40006 \send/i365_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 \send/i1996_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \send/uart_send_state__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \send/uart_send_state__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x4062") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_78 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40008 \send/i1_2_lut_4_lut_adj_22 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i31 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20009 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module send_SLICE_79 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40010 \send/i1_2_lut_4_lut_adj_23 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i30 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_80 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40011 \send/i1_2_lut_4_lut_adj_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i29 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_81 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40012 \send/i1_2_lut_4_lut_adj_25 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i28 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_82 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40013 \send/i1_2_lut_4_lut_adj_26 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i27 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_83 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40014 \send/i1_2_lut_4_lut_adj_27 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i26 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_84 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40015 \send/i1_2_lut_4_lut_adj_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_85 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40016 \send/i1_2_lut_4_lut_adj_29 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i24 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_86 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40014 \send/i1_2_lut_4_lut_adj_30 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i23 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_87 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40017 \send/i1_2_lut_4_lut_adj_31 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i22 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_88 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40015 \send/i1_2_lut_4_lut_adj_32 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_89 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40018 \send/i1_2_lut_4_lut_adj_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_90 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40019 \send/i1_2_lut_4_lut_adj_35 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_92 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40020 \send/i1_2_lut_4_lut_adj_37 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_93 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40021 \send/i1_2_lut_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_94 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40022 \send/i1_2_lut_4_lut_adj_39 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_95 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40020 \send/i1_2_lut_4_lut_adj_40 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_96 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40011 \send/i1_2_lut_4_lut_adj_41 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_98 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40023 \send/i1_2_lut_4_lut_adj_43 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_100 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40023 \send/i1_2_lut_4_lut_adj_45 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_101 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40024 \send/i1_2_lut_4_lut_adj_46 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_104 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40025 \send/i1_2_lut_4_lut_adj_49 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_107 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40020 \send/i1_2_lut_4_lut_adj_54 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module send_SLICE_108 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40026 \send/i1_2_lut_4_lut_adj_57 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20009 \send/count_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_110 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40027 \recv/i1998_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \recv/mux_308_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \recv/uart_recv_state__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/uart_recv_state__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x2FEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x1BAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_111 ( input DI0, D0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40029 SLICE_111_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/data_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_113 ( input DI0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40001 SLICE_113_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/data_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_114 ( input DI0, B0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40002 SLICE_114_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/data_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_115 ( input DI0, C0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40005 SLICE_115_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/data_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_116 ( input DI0, C0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40005 SLICE_116_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/data_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_117 ( input DI0, C0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40005 SLICE_117_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/data_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_118 ( input DI0, B0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40002 SLICE_118_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/data_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_119 ( input DI0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40001 SLICE_119_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/data_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module send_SLICE_121 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \send/mux_184_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \send/n3715_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xD9D9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_122 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \send/bits_send[1]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \send/i1830_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_123 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40034 \recv/i1688_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \recv/i2032_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x3337") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_124 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 \recv/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \recv/i2020_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xDFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 \send/i1_2_lut_4_lut_adj_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \send/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x2220") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40040 \send/i2010_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \send/i28_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_127 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40042 \send/i2001_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_128 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \send/i364_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \send/i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_130 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40045 \send/i1_2_lut_4_lut_adj_36 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \send/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \send/count_i18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_131 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \send/i22_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \send/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40049 \send/i27_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40050 \send/i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_134 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40051 \send/i1_2_lut_4_lut_adj_51 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \send/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \send/count_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_136 ( input D0, C0, B0, A0, output F0 );

  lut40053 \send/i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_137 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \send/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \send/i1692_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_138 ( input D0, C0, B0, A0, output F0 );

  lut40056 \send/i17_4_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \send/i29_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40058 \send/i22_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_140 ( input D0, C0, B0, A0, output F0 );

  lut40059 \send/i23_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40060 \recv/i2004_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \recv/i2026_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_142 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \recv/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \recv/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_143 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \recv/i1987_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \recv/i2_3_lut_adj_9 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_145 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \recv/i363_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \recv/i361_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_146 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 \recv/i362_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \recv/i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x33FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 \recv/i2022_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40071 \recv/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x5502") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_148 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \recv/i820_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \recv/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_149 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \recv/i2_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \recv/i27_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_152 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40075 \recv/i23_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \recv/i368_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \recv/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \recv/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \recv/i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \recv/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40080 \recv/i1843_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 \recv/i1846_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_156 ( input D0, C0, B0, A0, output F0 );

  lut40082 \recv/i20_4_lut_adj_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 \recv/i2013_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \recv/i1990_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40085 \send/i1_2_lut_4_lut_adj_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40086 \send/i1_2_lut_4_lut_adj_78 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x3020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x0C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 \send/i1_2_lut_4_lut_adj_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40086 \send/i1_2_lut_4_lut_adj_77 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \send/i1_2_lut_4_lut_adj_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40088 \send/i1_2_lut_4_lut_adj_76 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x00C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 \send/i1_2_lut_4_lut_adj_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40090 \send/i1_2_lut_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x4440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \send/i1_2_lut_4_lut_adj_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \send/i1_2_lut_4_lut_adj_74 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40093 \send/i1_2_lut_4_lut_adj_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40094 \send/i1_2_lut_4_lut_adj_73 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x00C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x5400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \send/i1_2_lut_4_lut_adj_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40096 \send/i1_2_lut_4_lut_adj_70 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x4440") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40097 \send/i1_2_lut_4_lut_adj_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40098 \send/i1_2_lut_4_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x2220") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x5400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \send/i1_2_lut_4_lut_adj_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \send/i1_2_lut_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \send/i1_2_lut_4_lut_adj_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40098 \send/i1_2_lut_4_lut_adj_63 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_182 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \send/i2_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \send/i1_2_lut_4_lut_adj_62 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \send/i1_2_lut_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40101 \send/i1_2_lut_4_lut_adj_61 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x00C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \send/i1_2_lut_4_lut_adj_50 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \send/i1_2_lut_4_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x0A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40103 \send/i1_2_lut_4_lut_adj_52 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40088 \send/i1_2_lut_4_lut_adj_59 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \send/i1_2_lut_4_lut_adj_55 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \send/i1_2_lut_4_lut_adj_58 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x00E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_192 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \send/i1_2_lut_4_lut_adj_56 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40105 \send/i2024_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x5A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_193 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40106 \recv/i2035_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x0404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_194 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \recv/i2029_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \recv/i2038_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x0101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \recv/i21_4_lut_adj_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \recv/i22_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_199 ( input D0, C0, B0, A0, output F0 );

  lut40110 \recv/i18_4_lut_adj_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_200 ( input D0, C0, B0, A0, output F0 );

  lut40111 \recv/i19_4_lut_adj_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_201 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 \recv/i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \recv/i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_204 ( input D0, C0, B0, A0, output F0 );

  lut40059 \recv/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_SLICE_205 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40113 \send/i1_2_lut_4_lut_adj_48 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40082 \send/i21_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \send/count_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_207 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40045 \send/i1_2_lut_4_lut_adj_47 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40114 \send/i19_4_lut_adj_65 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \send/count_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_208 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40113 \send/i1_2_lut_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \send/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \send/count_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_209 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40116 \recv/i246_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_213 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40117 \send/i1831_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_215 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 \send/i1833_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \send/i1834_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_219 ( output F0 );
  wire   GNDI;

  lut40120 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_220 ( input DI1, D1, C1, B1, A1, D0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40121 i737_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \send/i42_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \recv/dataReceivedFlag ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xEA88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_222 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40123 \send/i1_2_lut_4_lut_adj_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \send/i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \send/count_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_224 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40124 \send/i1_2_lut_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \send/i18_4_lut_adj_64 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \send/count_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module send_SLICE_225 ( input D0, C0, B0, A0, output F0 );

  lut40041 \send/i20_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module recv_SLICE_226 ( input DI1, D1, C1, B1, A1, C0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40126 \send/i1_2_lut_4_lut_adj_53 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \recv/i1690_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 \send/count_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module recv_SLICE_227 ( input D0, C0, B0, A0, output F0 );

  lut40082 \recv/i21_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_signal ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \send.signal_IOL_B ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module rx ( output PADDI, input rx );
  wire   GNDI;

  BB_B_B rx_BB_B( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(rx));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (rx => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module tx ( input PADDO, output tx );
  wire   VCCI;

  BB_B_B tx_BB_B( .T_N(VCCI), .I(PADDO), .O(), .B(tx));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => tx) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B clk_BB_B( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_red ( input PADDO, output led_red );
  wire   VCCI;

  BB_OD_B \led_red_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led_red));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led_red) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_OD_B ( input T_N, I, output O, inout B );

  BB_OD INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module led_green ( input PADDO, output led_green );
  wire   VCCI;

  BB_OD_B \led_green_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led_green));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led_green) = (0:0:0,0:0:0);
  endspecify

endmodule

module send_signal_dup_cmp_001 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly;

  IOL_B0128 \send.signal.dup_cmp_001_IOL_B ( .PADDI(GNDI), .DO1(GNDI), 
    .DO0(DO0_dly), .CE(GNDI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), 
    .OUTCLK(OUTCLK_dly), .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B0128 ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule
