0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ALU.v,1555074199,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BranchDecisionMaking.v,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/Parameters.v,ALU,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BRAMModule/DataRam.v,1554908616,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/EXSegReg.v,,DataRam,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BRAMModule/InstructionRam.v,1552871881,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/MEMSegReg.v,,InstructionRam,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BranchDecisionMaking.v,1555082565,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ControlUnit.v,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/Parameters.v,BranchDecisionMaking,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ControlUnit.v,1555084979,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/DataExt.v,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/Parameters.v,ControlUnit,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/DataExt.v,1555086160,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BRAMModule/DataRam.v,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/Parameters.v,DataExt,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/EXSegReg.v,1552871881,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/HarzardUnit.v,,EXSegReg,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/HarzardUnit.v,1555070102,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/IDSegReg.v,,HarzardUnit,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/IDSegReg.v,1554813499,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/IFSegReg.v,,IDSegReg,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/IFSegReg.v,1552871881,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ImmOperandUnit.v,,IFSegReg,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/ImmOperandUnit.v,1555083486,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/BRAMModule/InstructionRam.v,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/Parameters.v,ImmOperandUnit,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/MEMSegReg.v,1552871881,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/NPC_Generator.v,,MEMSegReg,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/NPC_Generator.v,1554812719,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v,,NPC_Generator,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/Parameters.v,1552871881,verilog,,,,,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RV32Core.v,1552871881,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RegisterFile.v,,RV32Core,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/RegisterFile.v,1552871881,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/WBSegReg.v,,RegisterFile,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/1_CPUCore_src/WBSegReg.v,1555086849,verilog,,C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v,,WBSegReg,,,,,,,,
C:/Users/workspace/RISC_V_32I/1_VerilogSourceCode/2_Simulation/testBench.v,1555153177,verilog,,,,testBench,,,,,,,,
C:/Users/workspace/RISC_V_32I/RISC_V_32I/RISC_V_32I.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
