--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab_0.twx Lab_0.ncd -o Lab_0.twr Lab_0.pcf -ucf
Lab_0_ucf.ucf

Design file:              Lab_0.ncd
Physical constraint file: Lab_0.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    0.012(R)|      FAST  |    2.951(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ciclos<0>   |        11.780(R)|      SLOW  |         4.212(R)|      FAST  |clk_BUFGP         |   0.000|
ciclos<1>   |        11.914(R)|      SLOW  |         4.264(R)|      FAST  |clk_BUFGP         |   0.000|
ciclos<2>   |        11.976(R)|      SLOW  |         4.278(R)|      FAST  |clk_BUFGP         |   0.000|
ciclos<3>   |        11.930(R)|      SLOW  |         4.280(R)|      FAST  |clk_BUFGP         |   0.000|
ciclos<4>   |        11.749(R)|      SLOW  |         4.210(R)|      FAST  |clk_BUFGP         |   0.000|
ciclos<5>   |        11.746(R)|      SLOW  |         4.184(R)|      FAST  |clk_BUFGP         |   0.000|
ciclos<6>   |        11.967(R)|      SLOW  |         4.270(R)|      FAST  |clk_BUFGP         |   0.000|
ciclos<7>   |        12.902(R)|      SLOW  |         4.609(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.619|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 10 11:55:41 2026 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5015 MB



