

================================================================
== Vivado HLS Report for 'Loop_batch_loop_proc'
================================================================
* Date:           Sat Mar 13 01:16:03 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------------+-----+----------------+---------+
    |        Latency       |       Interval       | Pipeline|
    | min |       max      | min |       max      |   Type  |
    +-----+----------------+-----+----------------+---------+
    |   77|  10666534502420|   77|  10666534502420|   none  |
    +-----+----------------+-----+----------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+-----+----------------+------------+-----------+-----------+---------------+----------+
        |                                                                        |        Latency       |  Iteration |  Initiation Interval  |      Trip     |          |
        |                                Loop Name                               | min |       max      |   Latency  |  achieved |   target  |     Count     | Pipelined|
        +------------------------------------------------------------------------+-----+----------------+------------+-----------+-----------+---------------+----------+
        |- batch_loop_output_y_dimension_loop_output_x_dimension_loop            |   63|  10666534502406| 57 ~ 41520 |          -|          -| 1 ~ 256901120 |    no    |
        | + input_dimensions_loop_input_y_dimension_loop_input_x_dimension_loop  |   31|           41494|          32|          9|          1|    1 ~ 4608   |    yes   |
        +------------------------------------------------------------------------+-----+----------------+------------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|     5586|    4678|
|FIFO             |        -|      -|        -|       -|
|Instance         |        -|    169|     6678|    2624|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     662|
|Register         |        -|      -|     5114|      32|
+-----------------+---------+-------+---------+--------+
|Total            |        0|    169|    17378|    7996|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |        0|     22|        1|       1|
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |conv_layer_fadd_3cud_U24    |conv_layer_fadd_3cud  |        0|      2|  324|  239|
    |conv_layer_fcmp_3eOg_U26    |conv_layer_fcmp_3eOg  |        0|      0|   66|   72|
    |conv_layer_fmul_3dEe_U25    |conv_layer_fmul_3dEe  |        0|      3|  151|  145|
    |conv_layer_mul_31ibs_U33    |conv_layer_mul_31ibs  |        0|      4|  166|   49|
    |conv_layer_mul_31ibs_U34    |conv_layer_mul_31ibs  |        0|      4|  166|   49|
    |conv_layer_mul_31ibs_U37    |conv_layer_mul_31ibs  |        0|      4|  166|   49|
    |conv_layer_mul_31ibs_U38    |conv_layer_mul_31ibs  |        0|      4|  166|   49|
    |conv_layer_mul_31ibs_U53    |conv_layer_mul_31ibs  |        0|      4|  166|   49|
    |conv_layer_mul_31ibs_U54    |conv_layer_mul_31ibs  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U30  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U31  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U32  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U35  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U36  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U46  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U47  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U48  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U49  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U52  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U55  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U56  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U57  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32bkb_x_U58  |conv_layer_mul_32bkb  |        0|      4|  166|   49|
    |conv_layer_mul_32fYi_U27    |conv_layer_mul_32fYi  |        0|      4|  166|   49|
    |conv_layer_mul_32fYi_U45    |conv_layer_mul_32fYi  |        0|      4|  166|   49|
    |conv_layer_mul_32jbC_U39    |conv_layer_mul_32jbC  |        0|      4|  166|   49|
    |conv_layer_mul_32jbC_U40    |conv_layer_mul_32jbC  |        0|      4|  166|   49|
    |conv_layer_mul_32jbC_U41    |conv_layer_mul_32jbC  |        0|      4|  166|   49|
    |conv_layer_mul_32jbC_U42    |conv_layer_mul_32jbC  |        0|      4|  166|   49|
    |conv_layer_mul_32jbC_U43    |conv_layer_mul_32jbC  |        0|      4|  166|   49|
    |conv_layer_mul_32jbC_U44    |conv_layer_mul_32jbC  |        0|      4|  166|   49|
    |conv_layer_mul_32jbC_U51    |conv_layer_mul_32jbC  |        0|      4|  166|   49|
    |conv_layer_mul_64g8j_U28    |conv_layer_mul_64g8j  |        0|     16|  441|  249|
    |conv_layer_mul_64g8j_U50    |conv_layer_mul_64g8j  |        0|     16|  441|  249|
    |conv_layer_mul_96hbi_U29    |conv_layer_mul_96hbi  |        0|     16|  441|  249|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|    169| 6678| 2624|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+-----+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+-----+-----+------------+------------+
    |b_s_fu_641_p2                      |     +    |      0|   98|   37|          31|           1|
    |i_d_fu_1139_p2                     |     +    |      0|   98|   37|          31|           1|
    |i_x_1_fu_1284_p2                   |     +    |      0|  101|   38|          32|           1|
    |i_y_1_fu_1216_p2                   |     +    |      0|  101|   38|          32|           1|
    |iix_fu_1350_p2                     |     +    |      0|  101|   38|          32|           1|
    |iiy_fu_1253_p2                     |     +    |      0|  101|   38|          32|           1|
    |indvar_flatten124_op_fu_1444_p2    |     +    |      0|  293|  102|           1|          96|
    |indvar_flatten71_op_fu_1431_p2     |     +    |      0|  197|   70|           1|          64|
    |indvar_flatten_next3_fu_565_p2     |     +    |      0|  389|  134|         128|           1|
    |indvar_flatten_next4_fu_1128_p2    |     +    |      0|  293|  102|          96|           1|
    |indvar_flatten_op_fu_1153_p2       |     +    |      0|  197|   70|          64|           1|
    |indvars_iv_next1_fu_837_p2         |     +    |      0|  101|   38|          32|          32|
    |indvars_iv_next3_fu_1419_p2        |     +    |      0|  101|   38|          32|          32|
    |indvars_iv_next4_fu_1423_p2        |     +    |      0|  101|   38|          32|          32|
    |indvars_iv_next_fu_832_p2          |     +    |      0|  101|   38|          32|          32|
    |o_d_fu_674_p2                      |     +    |      0|   98|   37|          31|           1|
    |o_x_fu_1414_p2                     |     +    |      0|   98|   37|           1|          31|
    |o_y_fu_709_p2                      |     +    |      0|   98|   37|          31|           1|
    |p_mid4_fu_864_p2                   |     +    |      0|  101|   38|          32|          32|
    |tmp10_fu_1385_p2                   |     +    |      0|  104|   39|          33|          33|
    |tmp10_mid2_fu_1072_p2              |     +    |      0|  197|   70|          64|          64|
    |tmp11_fu_1394_p2                   |     +    |      0|  107|   40|          34|          34|
    |tmp12_fu_1278_p2                   |     +    |      0|  104|   39|          33|          33|
    |tmp13_fu_1304_p2                   |     +    |      0|  107|   40|          34|          34|
    |tmp14_fu_1344_p2                   |     +    |      0|  104|   39|          33|          33|
    |tmp15_fu_1361_p2                   |     +    |      0|  107|   40|          34|          34|
    |tmp18_mid1_fu_1085_p2              |     +    |      0|  197|   70|          64|          64|
    |tmp19_cast_mid2_v_fu_1292_p2       |     +    |      0|  104|   39|          33|          33|
    |tmp2_fu_514_p2                     |     +    |      0|  197|   70|          64|          64|
    |tmp3_fu_520_p2                     |     +    |      0|  197|   70|          64|          64|
    |tmp4_fu_614_p2                     |     +    |      0|  197|   70|          64|          64|
    |tmp7_fu_601_p2                     |     +    |      0|    0|   64|          64|          64|
    |tmp7_mid1_fu_799_p2                |     +    |      0|    0|   64|          64|          64|
    |tmp_19_i_i_fu_606_p2               |     +    |      0|    0|   64|          64|          64|
    |tmp_19_i_i_mid1_fu_804_p2          |     +    |      0|    0|   64|          64|          64|
    |tmp_1_fu_761_p2                    |     +    |      0|  101|   38|          32|          32|
    |tmp_32_i_i_fu_1114_p2              |     +    |      0|  101|   38|          32|          32|
    |tmp_47_i_i_fu_1403_p2              |     +    |      0|  197|   70|          64|          64|
    |tmp_5_fu_974_p2                    |     +    |      0|  101|   38|          32|          32|
    |tmp_62_i_i_fu_1314_p2              |     +    |      0|  197|   70|          64|          64|
    |tmp_67_i_i_fu_1371_p2              |     +    |      0|  197|   70|          64|          64|
    |indvars_iv_next2_fu_842_p2         |     -    |      0|  101|   38|          32|          32|
    |indvars_iv_next5_fu_1427_p2        |     -    |      0|  101|   38|          32|          32|
    |ap_block_pp0_stage0_flag00011001   |    and   |      0|    0|    2|           1|           1|
    |ap_block_pp0_stage1_flag00011001   |    and   |      0|    0|    2|           1|           1|
    |ap_block_pp0_stage7_flag00011001   |    and   |      0|    0|    2|           1|           1|
    |ap_block_state41_io                |    and   |      0|    0|    2|           1|           1|
    |ap_block_state42_io                |    and   |      0|    0|    2|           1|           1|
    |ap_block_state48_pp0_stage7_iter1  |    and   |      0|    0|    2|           1|           1|
    |ap_condition_900                   |    and   |      0|    0|    2|           1|           1|
    |ap_condition_910                   |    and   |      0|    0|    2|           1|           1|
    |tmp_8_fu_1493_p2                   |    and   |      0|    0|    2|           1|           1|
    |exitcond_flatten1_fu_662_p2        |   icmp   |      0|    0|   32|          64|          64|
    |exitcond_flatten2_fu_1134_p2       |   icmp   |      0|    0|   32|          64|          64|
    |exitcond_flatten3_fu_560_p2        |   icmp   |      0|    0|   64|         128|         128|
    |exitcond_flatten4_fu_1123_p2       |   icmp   |      0|    0|   61|          96|          96|
    |exitcond_flatten73_m_fu_543_p2     |   icmp   |      0|    0|   32|          64|           1|
    |exitcond_flatten_fu_628_p2         |   icmp   |      0|    0|   61|          96|          96|
    |notlhs_fu_1475_p2                  |   icmp   |      0|    0|    4|           8|           2|
    |notrhs_fu_1481_p2                  |   icmp   |      0|    0|   13|          23|           1|
    |p_mid3_fu_850_p2                   |   icmp   |      0|    0|   16|          32|          32|
    |p_mid_fu_526_p2                    |   icmp   |      0|    0|   16|          32|           1|
    |tmp_31_i_i_fu_623_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_31_i_i_mid_fu_538_p2           |   icmp   |      0|    0|   16|          32|           1|
    |tmp_3_fu_960_p2                    |   icmp   |      0|    0|   16|          32|          32|
    |tmp_55_i_i_fu_1205_p2              |   icmp   |      0|    0|   16|          32|          32|
    |tmp_s_fu_747_p2                    |   icmp   |      0|    0|   16|          32|          32|
    |ap_block_state1                    |    or    |      0|    0|    2|           1|           1|
    |tmp_2_fu_680_p2                    |    or    |      0|    0|    2|           1|           1|
    |tmp_6_fu_1487_p2                   |    or    |      0|    0|    2|           1|           1|
    |exitcond_flatten73_m_1_fu_667_p3   |  select  |      0|    0|    2|           1|           1|
    |i_x1_i_i_mid2_fu_1222_p3           |  select  |      0|    0|   32|           1|          32|
    |i_x1_i_i_mid_fu_1188_p3            |  select  |      0|    0|   32|           1|          32|
    |i_y1_i_i_mid_fu_1175_p3            |  select  |      0|    0|   32|           1|          32|
    |i_y_mid2_fu_1006_p3                |  select  |      0|    0|   32|           1|          32|
    |i_y_mid_fu_987_p3                  |  select  |      0|    0|   32|           1|           1|
    |iix_i_i_mid2_fu_1229_p3            |  select  |      0|    0|   32|           1|          32|
    |iix_i_i_mid_fu_1194_p3             |  select  |      0|    0|   32|           1|           1|
    |iiy_i_i_mid2_fu_1258_p3            |  select  |      0|    0|   32|           1|          32|
    |iiy_i_i_mid_fu_1181_p3             |  select  |      0|    0|   32|           1|           1|
    |indvar_flatten_next1_fu_1437_p3    |  select  |      0|    0|   64|           1|           1|
    |indvar_flatten_next2_fu_1450_p3    |  select  |      0|    0|   96|           1|           1|
    |indvar_flatten_next_fu_1159_p3     |  select  |      0|    0|   64|           1|           1|
    |indvars_iv12_mid1_fu_790_p3        |  select  |      0|    0|   32|           1|          32|
    |indvars_iv12_mid2_fu_901_p3        |  select  |      0|    0|   32|           1|          32|
    |indvars_iv12_mid_fu_723_p3         |  select  |      0|    0|   32|           1|          32|
    |indvars_iv14_mid2_fu_894_p3        |  select  |      0|    0|   32|           1|          32|
    |indvars_iv14_mid_fu_783_p3         |  select  |      0|    0|   32|           1|           1|
    |indvars_iv17_mid2_fu_887_p3        |  select  |      0|    0|   32|           1|          32|
    |indvars_iv17_mid_fu_776_p3         |  select  |      0|    0|   32|           1|           1|
    |indvars_iv19_mid1_fu_934_p3        |  select  |      0|    0|   32|           1|          32|
    |indvars_iv19_mid2_fu_954_p3        |  select  |      0|    0|   32|           1|          32|
    |indvars_iv19_mid_fu_914_p3         |  select  |      0|    0|   32|           1|          32|
    |indvars_iv21_mid2_fu_947_p3        |  select  |      0|    0|   32|           1|          32|
    |indvars_iv21_mid_fu_927_p3         |  select  |      0|    0|   32|           1|           1|
    |indvars_iv24_mid2_fu_940_p3        |  select  |      0|    0|   32|           1|          32|
    |indvars_iv24_mid_fu_920_p3         |  select  |      0|    0|   32|           1|           1|
    |o_d_i_i_mid2_fu_701_p3             |  select  |      0|    0|   31|           1|          31|
    |o_d_i_i_mid_fu_633_p3              |  select  |      0|    0|   31|           1|           1|
    |o_x_i_i_mid2_fu_999_p3             |  select  |      0|    0|   31|           1|          31|
    |o_x_i_i_mid_fu_980_p3              |  select  |      0|    0|   31|           1|           1|
    |o_y_i_i_mid2_fu_715_p3             |  select  |      0|    0|   31|           1|          31|
    |o_y_i_i_mid_fu_686_p3              |  select  |      0|    0|   31|           1|           1|
    |p_mid1_fu_767_p3                   |  select  |      0|    0|   32|           1|          32|
    |p_mid2_fu_826_p3                   |  select  |      0|    0|   32|           1|          32|
    |p_mid5_fu_870_p3                   |  select  |      0|    0|   32|           1|          32|
    |smax16_mid1_fu_856_p3              |  select  |      0|    0|   32|           1|          32|
    |smax16_mid_fu_531_p3               |  select  |      0|    0|   32|           1|          32|
    |smax1_fu_966_p3                    |  select  |      0|    0|   32|           1|          32|
    |smax_fu_753_p3                     |  select  |      0|    0|   32|           1|          32|
    |tmp18_mid2_fu_1090_p3              |  select  |      0|    0|   64|           1|          64|
    |tmp18_mid_fu_1077_p3               |  select  |      0|    0|   64|           1|          64|
    |tmp_11_i_i_cast_mid2_1_fu_647_p3   |  select  |      0|    0|   31|           1|          31|
    |tmp_19_i_i_mid2_fu_809_p3          |  select  |      0|    0|   64|           1|          64|
    |tmp_19_i_i_mid_fu_742_p3           |  select  |      0|    0|   64|           1|          64|
    |tmp_26_i_i_cast_mid2_fu_1054_p3    |  select  |      0|    0|   32|           1|          32|
    |tmp_26_i_i_cast_mid_fu_1048_p3     |  select  |      0|    0|   32|           1|           1|
    |tmp_30_i_i_cast_mid2_fu_1013_p3    |  select  |      0|    0|   32|           1|          32|
    |tmp_30_i_i_cast_mid_fu_993_p3      |  select  |      0|    0|   32|           1|           1|
    |tmp_31_i_i_mid1_fu_655_p3          |  select  |      0|    0|    2|           1|           1|
    |tmp_31_i_i_mid2_fu_694_p3          |  select  |      0|    0|    2|           1|           1|
    |tmp_40_i_i_cast_mid2_1_fu_1145_p3  |  select  |      0|    0|   31|           1|          31|
    |tmp_42_i_i_fu_1499_p3              |  select  |      0|    0|   32|           1|          32|
    |tmp_51_i_i_cast_mid2_1_fu_1237_p3  |  select  |      0|    0|   32|           1|          32|
    |tmp_53_i_i_cast_mid2_fu_1331_p3    |  select  |      0|    0|   32|           1|          32|
    |tmp_53_i_i_cast_mid_fu_1325_p3     |  select  |      0|    0|   32|           1|           1|
    |tmp_55_i_i_mid_fu_1210_p3          |  select  |      0|    0|    2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|    0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|    0|    2|           1|           2|
    +-----------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                              |          |      0| 5586| 4678|        2703|        3481|
    +-----------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  213|         49|    1|         49|
    |ap_done                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_mem_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_mem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_mem_WREADY   |    9|          2|    1|          2|
    |b_blk_n                           |    9|          2|    1|          2|
    |b_i_i_reg_252                     |    9|          2|   31|         62|
    |i_d_i_i_phi_fu_382_p4             |    9|          2|   31|         62|
    |i_d_i_i_reg_378                   |    9|          2|   31|         62|
    |i_x1_i_i_phi_fu_434_p4            |    9|          2|   32|         64|
    |i_x1_i_i_reg_431                  |    9|          2|   32|         64|
    |i_y1_i_i_phi_fu_415_p4            |    9|          2|   32|         64|
    |i_y1_i_i_reg_412                  |    9|          2|   32|         64|
    |id_blk_n                          |    9|          2|    1|          2|
    |iix_i_i_phi_fu_444_p4             |    9|          2|   32|         64|
    |iix_i_i_reg_440                   |    9|          2|   32|         64|
    |iiy_i_i_phi_fu_404_p4             |    9|          2|   32|         64|
    |iiy_i_i_reg_400                   |    9|          2|   32|         64|
    |indvar_flatten1_reg_217           |    9|          2|  128|        256|
    |indvar_flatten2_reg_263           |    9|          2|   96|        192|
    |indvar_flatten3_reg_275           |    9|          2|   64|        128|
    |indvar_flatten4_phi_fu_371_p4     |    9|          2|   96|        192|
    |indvar_flatten4_reg_367           |    9|          2|   96|        192|
    |indvar_flatten_phi_fu_393_p4      |    9|          2|   64|        128|
    |indvar_flatten_reg_389            |    9|          2|   64|        128|
    |indvars_iv1_reg_299               |    9|          2|   32|         64|
    |indvars_iv2_reg_311               |    9|          2|   32|         64|
    |indvars_iv3_reg_321               |    9|          2|   32|         64|
    |indvars_iv4_reg_333               |    9|          2|   32|         64|
    |indvars_iv5_reg_345               |    9|          2|   32|         64|
    |indvars_iv_reg_287                |    9|          2|   32|         64|
    |ix_blk_n                          |    9|          2|    1|          2|
    |iy_blk_n                          |    9|          2|    1|          2|
    |k_blk_n                           |    9|          2|    1|          2|
    |m_axi_mem_ARADDR                  |   17|          4|   64|        256|
    |mem_blk_n_AR                      |    9|          2|    1|          2|
    |mem_blk_n_AW                      |    9|          2|    1|          2|
    |mem_blk_n_B                       |    9|          2|    1|          2|
    |mem_blk_n_R                       |    9|          2|    1|          2|
    |mem_blk_n_W                       |    9|          2|    1|          2|
    |o_d_i_i_reg_228                   |    9|          2|   31|         62|
    |o_x_i_i_reg_355                   |    9|          2|   31|         62|
    |o_y_i_i_reg_240                   |    9|          2|   31|         62|
    |od_blk_n                          |    9|          2|    1|          2|
    |ox_blk_n                          |    9|          2|    1|          2|
    |oy_blk_n                          |    9|          2|    1|          2|
    |s_blk_n                           |    9|          2|    1|          2|
    |tmp_54_i_i_reg_421                |    9|          2|   32|         64|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  662|        149| 1359|       2893|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |   48|   0|   48|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_mem_ARREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_mem_AWREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_mem_WREADY   |    1|   0|    1|          0|
    |b_i_i_reg_252                     |   31|   0|   31|          0|
    |b_read_reg_1507                   |   32|   0|   32|          0|
    |bound1_reg_1602                   |   64|   0|   64|          0|
    |bound2_reg_1619                   |   96|   0|   96|          0|
    |bound3_reg_1681                   |  128|   0|  128|          0|
    |bound4_reg_2039                   |   96|   0|   96|          0|
    |bound_reg_1960                    |   64|   0|   64|          0|
    |cast7_reg_1708                    |   32|   0|   96|         64|
    |exitcond_flatten2_reg_2053        |    1|   0|    1|          0|
    |exitcond_flatten3_reg_1719        |    1|   0|    1|          0|
    |exitcond_flatten4_reg_2044        |    1|   0|    1|          0|
    |exitcond_flatten73_m_1_reg_1791   |    1|   0|    1|          0|
    |exitcond_flatten73_m_reg_1703     |    1|   0|    1|          0|
    |exitcond_flatten_reg_1774         |    1|   0|    1|          0|
    |i_d_i_i_reg_378                   |   31|   0|   31|          0|
    |i_x1_i_i_mid2_reg_2097            |   32|   0|   32|          0|
    |i_x1_i_i_reg_431                  |   32|   0|   32|          0|
    |i_x_1_reg_2150                    |   32|   0|   32|          0|
    |i_x_reg_2011                      |   32|   0|   32|          0|
    |i_y1_i_i_reg_412                  |   32|   0|   32|          0|
    |i_y_mid2_reg_1939                 |   32|   0|   32|          0|
    |i_y_reg_1764                      |   32|   0|   32|          0|
    |id_read_reg_1518                  |   32|   0|   32|          0|
    |iix_i_i_mid2_reg_2103             |   32|   0|   32|          0|
    |iix_i_i_reg_440                   |   32|   0|   32|          0|
    |iix_reg_2176                      |   32|   0|   32|          0|
    |iiy_i_i_mid2_reg_2130             |   32|   0|   32|          0|
    |iiy_i_i_mid_reg_2085              |   32|   0|   32|          0|
    |iiy_i_i_reg_400                   |   32|   0|   32|          0|
    |iiy_reg_2125                      |   32|   0|   32|          0|
    |indvar_flatten1_reg_217           |  128|   0|  128|          0|
    |indvar_flatten2_reg_263           |   96|   0|   96|          0|
    |indvar_flatten3_reg_275           |   64|   0|   64|          0|
    |indvar_flatten4_reg_367           |   96|   0|   96|          0|
    |indvar_flatten_next1_reg_2232     |   64|   0|   64|          0|
    |indvar_flatten_next2_reg_2237     |   96|   0|   96|          0|
    |indvar_flatten_next3_reg_1723     |  128|   0|  128|          0|
    |indvar_flatten_next4_reg_2048     |   96|   0|   96|          0|
    |indvar_flatten_next_reg_2069      |   64|   0|   64|          0|
    |indvar_flatten_reg_389            |   64|   0|   64|          0|
    |indvars_iv12_mid2_reg_1881        |   32|   0|   32|          0|
    |indvars_iv14_mid2_reg_1876        |   32|   0|   32|          0|
    |indvars_iv17_mid2_reg_1871        |   32|   0|   32|          0|
    |indvars_iv19_mid2_reg_1902        |   32|   0|   32|          0|
    |indvars_iv1_reg_299               |   32|   0|   32|          0|
    |indvars_iv21_mid2_reg_1897        |   32|   0|   32|          0|
    |indvars_iv24_mid2_reg_1892        |   32|   0|   32|          0|
    |indvars_iv2_reg_311               |   32|   0|   32|          0|
    |indvars_iv3_reg_321               |   32|   0|   32|          0|
    |indvars_iv4_reg_333               |   32|   0|   32|          0|
    |indvars_iv5_reg_345               |   32|   0|   32|          0|
    |indvars_iv_next3_reg_2217         |   32|   0|   32|          0|
    |indvars_iv_next4_reg_2222         |   32|   0|   32|          0|
    |indvars_iv_next5_reg_2227         |   32|   0|   32|          0|
    |indvars_iv_reg_287                |   32|   0|   32|          0|
    |ix_read_reg_1525                  |   32|   0|   32|          0|
    |iy_read_reg_1532                  |   32|   0|   32|          0|
    |k_read_reg_1558                   |   32|   0|   32|          0|
    |mem_addr_1_reg_2207               |   64|   0|   64|          0|
    |mem_addr_2_read_reg_2187          |   32|   0|   32|          0|
    |mem_addr_2_reg_2160               |   64|   0|   64|          0|
    |mem_addr_3_read_reg_2192          |   32|   0|   32|          0|
    |mem_addr_3_reg_2181               |   64|   0|   64|          0|
    |mem_addr_reg_1886                 |   64|   0|   64|          0|
    |o_d_cast_i_i_mid1_reg_1713        |   31|   0|   32|          1|
    |o_d_i_i_mid2_reg_1833             |   31|   0|   31|          0|
    |o_d_i_i_reg_228                   |   31|   0|   31|          0|
    |o_d_reg_1801                      |   31|   0|   31|          0|
    |o_x_i_i_mid2_reg_1932             |   31|   0|   31|          0|
    |o_x_i_i_reg_355                   |   31|   0|   31|          0|
    |o_x_reg_2212                      |   31|   0|   31|          0|
    |o_y_i_i_mid2_reg_1843             |   31|   0|   31|          0|
    |o_y_i_i_reg_240                   |   31|   0|   31|          0|
    |o_y_reg_1838                      |   31|   0|   31|          0|
    |od_read_reg_1512                  |   32|   0|   32|          0|
    |output_element_reg_2006           |   32|   0|   32|          0|
    |ox_read_reg_1538                  |   32|   0|   32|          0|
    |oy_read_reg_1550                  |   32|   0|   32|          0|
    |p_mid5_reg_1866                   |   32|   0|   32|          0|
    |p_mid_reg_1686                    |    1|   0|    1|          0|
    |s_read_reg_1579                   |   32|   0|   32|          0|
    |smax16_mid_reg_1691               |   32|   0|   32|          0|
    |tmp10_mid2_reg_1991               |   64|   0|   64|          0|
    |tmp10_mid2_v_v_reg_1971           |   32|   0|   32|          0|
    |tmp10_mid2_v_v_v_reg_1917         |   32|   0|   32|          0|
    |tmp12_reg_2145                    |   33|   0|   33|          0|
    |tmp14_reg_2171                    |   33|   0|   33|          0|
    |tmp18_mid2_reg_1996               |   64|   0|   64|          0|
    |tmp19_cast_mid2_v_v_1_reg_2140    |   32|   0|   32|          0|
    |tmp19_cast_mid2_v_v_s_reg_2115    |   32|   0|   32|          0|
    |tmp1_mid1_reg_1927                |   32|   0|   32|          0|
    |tmp1_reg_1733                     |   32|   0|   32|          0|
    |tmp2_reg_1671                     |   64|   0|   64|          0|
    |tmp3_reg_1676                     |   64|   0|   64|          0|
    |tmp4_reg_1759                     |   64|   0|   64|          0|
    |tmp5_reg_1660                     |   32|   0|   32|          0|
    |tmp8_reg_1665                     |   32|   0|   32|          0|
    |tmp9_mid1_reg_1922                |   32|   0|   32|          0|
    |tmp9_reg_1728                     |   32|   0|   32|          0|
    |tmp_11_i_i_cast_mid2_1_reg_1785   |   31|   0|   31|          0|
    |tmp_11_i_i_cast_mid2_3_reg_1912   |   32|   0|   32|          0|
    |tmp_11_i_i_cast_mid2_4_reg_1966   |   32|   0|   32|          0|
    |tmp_11_i_i_cast_mid2_reg_2019     |   33|   0|   33|          0|
    |tmp_19_i_i_reg_1749               |   64|   0|   64|          0|
    |tmp_22_i_i_mid1_reg_1976          |   32|   0|   32|          0|
    |tmp_22_i_i_reg_1744               |   32|   0|   32|          0|
    |tmp_25_i_i_reg_1754               |   32|   0|   32|          0|
    |tmp_26_i_i_cast_mid2_1_reg_2024   |   34|   0|   34|          0|
    |tmp_26_i_i_cast_mid2_reg_1981     |   32|   0|   32|          0|
    |tmp_29_i_i_reg_1769               |   32|   0|   32|          0|
    |tmp_2_reg_1807                    |    1|   0|    1|          0|
    |tmp_30_i_i_cast_mid2_1_reg_2029   |   33|   0|   33|          0|
    |tmp_30_i_i_cast_mid2_reg_1945     |   32|   0|   32|          0|
    |tmp_31_i_i_mid2_reg_1819          |    1|   0|    1|          0|
    |tmp_31_i_i_mid_reg_1697           |    1|   0|    1|          0|
    |tmp_32_i_i_reg_2034               |   32|   0|   32|          0|
    |tmp_40_i_i_cast_mid2_1_reg_2063   |   31|   0|   31|          0|
    |tmp_40_i_i_cast_mid2_2_reg_2074   |   31|   0|   32|          1|
    |tmp_40_i_i_cast_mid2_3_reg_2120   |   32|   0|   32|          0|
    |tmp_40_i_i_cast_mid2_4_reg_2166   |   32|   0|   32|          0|
    |tmp_42_i_i_reg_2242               |   32|   0|   32|          0|
    |tmp_51_i_i_cast_mid2_1_reg_2109   |   32|   0|   32|          0|
    |tmp_51_i_i_cast_mid2_2_reg_2135   |   32|   0|   32|          0|
    |tmp_52_i_i_mid1_reg_2155          |   32|   0|   32|          0|
    |tmp_52_i_i_reg_2080               |   32|   0|   32|          0|
    |tmp_54_i_i_reg_421                |   32|   0|   32|          0|
    |tmp_55_i_i_mid_reg_2091           |    1|   0|    1|          0|
    |tmp_5_reg_1907                    |   32|   0|   32|          0|
    |tmp_68_i_i_reg_2197               |   32|   0|   32|          0|
    |tmp_reg_1655                      |   32|   0|   32|          0|
    |exitcond_flatten4_reg_2044        |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 5114|  32| 5117|         66|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Loop_batch_loop_proc | return value |
|b_dout              |  in |   32|   ap_fifo  |           b          |    pointer   |
|b_empty_n           |  in |    1|   ap_fifo  |           b          |    pointer   |
|b_read              | out |    1|   ap_fifo  |           b          |    pointer   |
|od_dout             |  in |   32|   ap_fifo  |          od          |    pointer   |
|od_empty_n          |  in |    1|   ap_fifo  |          od          |    pointer   |
|od_read             | out |    1|   ap_fifo  |          od          |    pointer   |
|id_dout             |  in |   32|   ap_fifo  |          id          |    pointer   |
|id_empty_n          |  in |    1|   ap_fifo  |          id          |    pointer   |
|id_read             | out |    1|   ap_fifo  |          id          |    pointer   |
|ix_dout             |  in |   32|   ap_fifo  |          ix          |    pointer   |
|ix_empty_n          |  in |    1|   ap_fifo  |          ix          |    pointer   |
|ix_read             | out |    1|   ap_fifo  |          ix          |    pointer   |
|iy_dout             |  in |   32|   ap_fifo  |          iy          |    pointer   |
|iy_empty_n          |  in |    1|   ap_fifo  |          iy          |    pointer   |
|iy_read             | out |    1|   ap_fifo  |          iy          |    pointer   |
|ox_dout             |  in |   32|   ap_fifo  |          ox          |    pointer   |
|ox_empty_n          |  in |    1|   ap_fifo  |          ox          |    pointer   |
|ox_read             | out |    1|   ap_fifo  |          ox          |    pointer   |
|oy_dout             |  in |   32|   ap_fifo  |          oy          |    pointer   |
|oy_empty_n          |  in |    1|   ap_fifo  |          oy          |    pointer   |
|oy_read             | out |    1|   ap_fifo  |          oy          |    pointer   |
|p_read              |  in |   64|   ap_none  |        p_read        |    scalar    |
|p_read1             |  in |   64|   ap_none  |        p_read1       |    scalar    |
|m_axi_mem_AWVALID   | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWREADY   |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWADDR    | out |   64|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWID      | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWLEN     | out |   32|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWSIZE    | out |    3|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWBURST   | out |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWLOCK    | out |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWCACHE   | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWPROT    | out |    3|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWQOS     | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWREGION  | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_AWUSER    | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WVALID    | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WREADY    |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WDATA     | out |   32|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WSTRB     | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WLAST     | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WID       | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_WUSER     | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARVALID   | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARREADY   |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARADDR    | out |   64|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARID      | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARLEN     | out |   32|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARSIZE    | out |    3|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARBURST   | out |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARLOCK    | out |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARCACHE   | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARPROT    | out |    3|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARQOS     | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARREGION  | out |    4|    m_axi   |          mem         |    pointer   |
|m_axi_mem_ARUSER    | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RVALID    |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RREADY    | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RDATA     |  in |   32|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RLAST     |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RID       |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RUSER     |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_RRESP     |  in |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_BVALID    |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_BREADY    | out |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_BRESP     |  in |    2|    m_axi   |          mem         |    pointer   |
|m_axi_mem_BID       |  in |    1|    m_axi   |          mem         |    pointer   |
|m_axi_mem_BUSER     |  in |    1|    m_axi   |          mem         |    pointer   |
|k_dout              |  in |   32|   ap_fifo  |           k          |    pointer   |
|k_empty_n           |  in |    1|   ap_fifo  |           k          |    pointer   |
|k_read              | out |    1|   ap_fifo  |           k          |    pointer   |
|s_dout              |  in |   32|   ap_fifo  |           s          |    pointer   |
|s_empty_n           |  in |    1|   ap_fifo  |           s          |    pointer   |
|s_read              | out |    1|   ap_fifo  |           s          |    pointer   |
|p_read2             |  in |   64|   ap_none  |        p_read2       |    scalar    |
|p_read3             |  in |   64|   ap_none  |        p_read3       |    scalar    |
+--------------------+-----+-----+------------+----------------------+--------------+

