(S (NP (PRP We)) (VP (VBP report) (NP (NP (NNP FPGA) (NN implementation) (NNS results)) (PP (IN of) (NP (NP (JJ low) (NN precision) (NNP CNN) (NN convolution) (NNS layers)) (VP (VBD optimized) (PP (IN for) (NP (ADJP (NN sparse) (CC and) (JJ constant)) (NNS parameters)))))))) (. .))
(S (NP (PRP We)) (VP (VBP describe) (NP (NP (NNS techniques)) (SBAR (WHNP (WDT that)) (S (VP (VP (VBZ amortizes) (NP (NP (DT the) (NN cost)) (PP (IN of) (NP (JJ common) (NN factor) (NN multiplication))))) (CC and) (VP (ADVP (RB automatically)) (JJ leverage) (NP (JJ dense) (ADJP (NN hand) (VBD tuned)) (NNP LUT) (NNS structures)))))))) (. .))
(S (NP (PRP We)) (VP (VBP apply) (NP (DT this) (NN method)) (PP (TO to) (NP (NP (VB corner) (NN case) (JJ residual) (NNS blocks)) (PP (IN of) (NP (NNP Resnet))))) (PP (IN on) (NP (DT a) (JJ sparse) (NNP Resnet50) (NN model))) (S (VP (TO to) (VP (VP (VB assess) (NP (JJ achievable) (NN utilization) (CC and) (NN frequency))) (CC and) (VP (VB demonstrate) (NP (NP (DT an) (JJ effective) (NN performance)) (PP (IN of) (NP (QP (CD 131) (CC and) (CD 23)) (NN TOP/chip))) (PP (IN for) (NP (DT the) (NN corner) (NN case) (NNS blocks))))))))) (. .))
(S (NP (NP (DT The) (JJ projected) (NN performance)) (PP (IN on) (NP (NP (DT a) (NN multichip) (JJ persistent) (NN implementation)) (PP (IN of) (NP (DT all) (NNP Resnet50) (NN convolution) (NNS layers)))))) (VP (VBZ is) (NP (CD 10k) (NN im/s/chip)) (PP (IN at) (NP (NN batch) (NN size) (CD 2)))) (. .))
(S (NP (DT This)) (VP (VBZ is) (ADJP (ADJP (NP (CD 1.37x)) (JJR higher)) (PP (IN than) (NP (NP (NNP V100) (NNP GPU) (JJ upper) (NN bound)) (PP (IN at) (NP (DT the) (JJ same) (NN batch) (NN size)))))) (PP (IN after) (S (VP (VBG normalizing) (PP (IN for) (NP (NN sparsity))))))) (. .))
