<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='35' type='unsigned int llvm::SITargetLowering::getVectorTypeBreakdownForCallingConv(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT, llvm::EVT &amp; IntermediateVT, unsigned int &amp; NumIntermediates, llvm::MVT &amp; RegisterVT) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='797' c='_ZNK4llvm18TargetLoweringBase36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='800' ll='835' type='unsigned int llvm::SITargetLowering::getVectorTypeBreakdownForCallingConv(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT, llvm::EVT &amp; IntermediateVT, unsigned int &amp; NumIntermediates, llvm::MVT &amp; RegisterVT) const'/>
