INFO-FLOW: Workspace /home/cristi/Documents/ACES/RC-Project/HLS/work/hls opened at Thu May 30 21:27:54 EEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg 
INFO: [HLS 200-1510] Running: apply_ini /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg 
Execute     send_msg_by_id INFO @200-1909@%s /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=LinearImageFiltering.cpp' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=LinearImageFiltering.cpp' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(6)
Execute     add_files /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp 
INFO: [HLS 200-10] Adding design file '/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-std=c++14 -fno-builtin' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-std=c++14 -fno-builtin' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(8)
Execute     add_files * -appendflags -cflags -std=c++14 -fno-builtin 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-std=c++14 -fno-builtin' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-std=c++14 -fno-builtin' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(9)
Execute     add_files * -appendflags -csimflags -std=c++14 -fno-builtin 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=LinearImageFilteringTestbench.cpp' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=LinearImageFilteringTestbench.cpp' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(10)
Execute     add_files -tb /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFilteringTestbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFilteringTestbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=Matrix.cpp' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=Matrix.cpp' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(11)
Execute     add_files -tb /home/cristi/Documents/ACES/RC-Project/HLS/Matrix.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/cristi/Documents/ACES/RC-Project/HLS/Matrix.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-std=c++17 -fno-builtin -I/usr/local/include/opencv4' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-std=c++17 -fno-builtin -I/usr/local/include/opencv4' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(14)
Execute     add_files -tb * -appendflags -cflags -std=c++17 -fno-builtin -I/usr/local/include/opencv4 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=LinearImageFilter' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=LinearImageFilter' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(7)
Execute     set_top LinearImageFilter 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/cristi/AMD/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/cristi/AMD/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.31 sec.
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.4 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=100MHz' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=100MHz' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(4)
Execute     create_clock -period 100MHz 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.O=true' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'cosim.O=true' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(20)
Execute     config_cosim -O=true 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.disable_binary_tv=true' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(22) 
INFO: [HLS 200-1465] Applying ini 'cosim.disable_binary_tv=true' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(22)
Execute     config_cosim -disable_binary_tv=true 
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.ldflags=-L /usr/local/lib -lopencv_core -lopencv_imgcodecs -lopencv_highgui' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'cosim.ldflags=-L /usr/local/lib -lopencv_core -lopencv_imgcodecs -lopencv_highgui' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(13)
Execute     config_cosim -ldflags -L /usr/local/lib -lopencv_core -lopencv_imgcodecs -lopencv_highgui 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.ldflags=-L /usr/local/lib -lopencv_core -lopencv_imgcodecs -lopencv_highgui' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'csim.ldflags=-L /usr/local/lib -lopencv_core -lopencv_imgcodecs -lopencv_highgui' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(12)
Execute     config_csim -ldflags -L /usr/local/lib -lopencv_core -lopencv_imgcodecs -lopencv_highgui 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.description=Linear Image Filtering using HSL' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(26) 
INFO: [HLS 200-1465] Applying ini 'package.ip.description=Linear Image Filtering using HSL' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(26)
Execute     config_export -description Linear Image Filtering using HSL 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=Linear Image Filtering' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(27) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=Linear Image Filtering' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(27)
Execute     config_export -display_name Linear Image Filtering 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.library=Image' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(28) 
INFO: [HLS 200-1465] Applying ini 'package.ip.library=Image' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(28)
Execute     config_export -library=Image 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.name=LinearImageFiltering' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(29) 
INFO: [HLS 200-1465] Applying ini 'package.ip.name=LinearImageFiltering' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(29)
Execute     config_export -ipname=LinearImageFiltering 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.taxonomy=ImageProcessing' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(30) 
INFO: [HLS 200-1465] Applying ini 'package.ip.taxonomy=ImageProcessing' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(30)
Execute     config_export -taxonomy=ImageProcessing 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.vendor=Cristi' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(31) 
INFO: [HLS 200-1465] Applying ini 'package.ip.vendor=Cristi' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(31)
Execute     config_export -vendor=Cristi 
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.version=0.3.0' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(32) 
INFO: [HLS 200-1465] Applying ini 'package.ip.version=0.3.0' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(32)
Execute     config_export -version=0.3.0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.file=LinearImageFiltering' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(25) 
INFO: [HLS 200-1465] Applying ini 'package.output.file=LinearImageFiltering' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(25)
Execute     config_export -output=/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(23) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(23)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.compile.pragma_strict_mode=1' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.compile.pragma_strict_mode=1' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(16)
Execute     config_compile -pragma_strict_mode=1 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.compile.unsafe_math_optimizations=1' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.compile.unsafe_math_optimizations=1' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(17)
Execute     config_compile -unsafe_math_optimizations=1 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute     send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_addr64=0' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_addr64=0' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(18)
Execute     config_interface -m_axi_addr64=0 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_cache_impl=bram' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_cache_impl=bram' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(15)
Execute     config_interface -m_axi_cache_impl=bram 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.interface.s_axilite_data64=0' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.interface.s_axilite_data64=0' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(19)
Execute     config_interface -s_axilite_data64=0 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' at /home/cristi/Documents/ACES/RC-Project/HLS/config.cfg(21)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 0.44 sec.
Execute   apply_ini /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/config.cmdline 
INFO: [HLS 200-1510] Running: apply_ini /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1909@%s /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/config.cmdline
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     AP::get_vpp_package_output_file
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 211.207 MB.
Execute       set_directive_top LinearImageFilter -name=LinearImageFilter 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp -foptimization-record-file=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/cristi/AMD/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/all.directive.json -E -std=c++14 -fno-builtin -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Werror=invalid-hls-pragmas -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/autopilot -I /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -hls-platform-db-name=/home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.cpp.clang.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -hls-platform-db-name=/home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/clang.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp std=c++14 -target fpga  -directive=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/.systemc_flag -fix-errors /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp std=c++14 -target fpga  -directive=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/all.directive.json -fix-errors /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp -std=c++14 -fno-builtin -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Werror=invalid-hls-pragmas -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/autopilot -I /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.bc -hls-platform-db-name=/home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.74 seconds; current allocated memory: 213.406 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.g.bc"  
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFiltering.g.bc -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.37 sec.
Execute       run_link_or_opt -opt -out /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LinearImageFilter -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LinearImageFilter -reflow-float-conversion -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.58 sec.
Execute       run_link_or_opt -out /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LinearImageFilter 
INFO-FLOW: run_clang exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LinearImageFilter -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/cristi/AMD/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=LinearImageFilter -mllvm -hls-db-dir -mllvm /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=1 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-strict-mode-pragma-check-in-llvm-setting=true -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -mllvm -default-clock-period=10 -x ir /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 174 Compile/Link /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 174 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 149 Unroll/Inline (step 1) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 110 Unroll/Inline (step 2) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 116 Unroll/Inline (step 3) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 116 Unroll/Inline (step 4) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 116 Array/Struct (step 1) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 116 Array/Struct (step 2) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 116 Array/Struct (step 3) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 116 Array/Struct (step 4) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,379 Array/Struct (step 5) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,379 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,302 Performance (step 1) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,286 Performance (step 2) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,286 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,286 Performance (step 3) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,286 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,286 Performance (step 4) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,286 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,445 HW Transforms (step 1) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,445 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,528 HW Transforms (step 2) /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,528 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth_design_size.rpt
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-131] Inlining function 'Pad(int&, int&, unsigned int, unsigned int, Padding)' into 'LinearImageFilter(float*, float const*, unsigned int, unsigned int, float const*, unsigned int, unsigned int, unsigned int, Padding)' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50:26)
INFO: [HLS 214-188] Unrolling loop 'img_cols' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33:19) in function 'LinearImageFilter' partially with a factor of 16 (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:8:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< ker_cols> at /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.54 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.32 seconds; current allocated memory: 216.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 216.422 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LinearImageFilter -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.0.bc -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 221.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.1.bc -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.2.prechk.bc -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 221.738 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.g.1.bc to /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.1.bc -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.41 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.1.tmp.bc -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:92:21) to (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:108:17) in function 'LinearImageFilter'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'LinearImageFilter' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7:17)...48 expression(s) balanced.
Command         transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 254.531 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.2.bc -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'ker_rows'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) and 'ker_cols'(/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43:12) in function 'LinearImageFilter' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
INFO: [XFORM 203-541] Flattening a loop nest 'ker_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39:23) in function 'LinearImageFilter'.
WARNING: [HLS 200-960] Cannot flatten loop 'img_rows' (/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:31:15) in function 'LinearImageFilter' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Execute           auto_get_db
Command         transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.56 seconds; current allocated memory: 403.938 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.34 sec.
Command     elaborate done; 9.4 sec.
Execute     ap_eval exec zip -j /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'LinearImageFilter' ...
Execute       ap_set_top_model LinearImageFilter 
Execute       get_model_list LinearImageFilter -filter all-wo-channel -topdown 
Execute       preproc_iomode -model LinearImageFilter 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols15 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols14 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols13 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols12 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols11 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols10 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols9 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols8 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols7 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols6 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols5 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols4 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols3 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols2 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols1 
Execute       preproc_iomode -model LinearImageFilter_Pipeline_ker_rows_ker_cols 
Execute       get_model_list LinearImageFilter -filter all-wo-channel 
INFO-FLOW: Model list for configure: LinearImageFilter_Pipeline_ker_rows_ker_cols LinearImageFilter_Pipeline_ker_rows_ker_cols1 LinearImageFilter_Pipeline_ker_rows_ker_cols2 LinearImageFilter_Pipeline_ker_rows_ker_cols3 LinearImageFilter_Pipeline_ker_rows_ker_cols4 LinearImageFilter_Pipeline_ker_rows_ker_cols5 LinearImageFilter_Pipeline_ker_rows_ker_cols6 LinearImageFilter_Pipeline_ker_rows_ker_cols7 LinearImageFilter_Pipeline_ker_rows_ker_cols8 LinearImageFilter_Pipeline_ker_rows_ker_cols9 LinearImageFilter_Pipeline_ker_rows_ker_cols10 LinearImageFilter_Pipeline_ker_rows_ker_cols11 LinearImageFilter_Pipeline_ker_rows_ker_cols12 LinearImageFilter_Pipeline_ker_rows_ker_cols13 LinearImageFilter_Pipeline_ker_rows_ker_cols14 LinearImageFilter_Pipeline_ker_rows_ker_cols15 LinearImageFilter
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols1 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols1 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols1 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols2 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols2 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols2 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols3 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols3 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols3 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols4 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols4 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols4 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols5 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols5 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols5 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols6 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols6 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols6 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols7 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols7 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols7 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols8 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols8 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols8 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols9 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols9 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols9 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols10 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols10 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols10 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols11 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols11 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols11 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols12 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols12 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols12 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols13 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols13 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols13 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols14 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols14 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols14 
INFO-FLOW: Configuring Module : LinearImageFilter_Pipeline_ker_rows_ker_cols15 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols15 
Execute       apply_spec_resource_limit LinearImageFilter_Pipeline_ker_rows_ker_cols15 
INFO-FLOW: Configuring Module : LinearImageFilter ...
Execute       set_default_model LinearImageFilter 
Execute       apply_spec_resource_limit LinearImageFilter 
INFO-FLOW: Model list for preprocess: LinearImageFilter_Pipeline_ker_rows_ker_cols LinearImageFilter_Pipeline_ker_rows_ker_cols1 LinearImageFilter_Pipeline_ker_rows_ker_cols2 LinearImageFilter_Pipeline_ker_rows_ker_cols3 LinearImageFilter_Pipeline_ker_rows_ker_cols4 LinearImageFilter_Pipeline_ker_rows_ker_cols5 LinearImageFilter_Pipeline_ker_rows_ker_cols6 LinearImageFilter_Pipeline_ker_rows_ker_cols7 LinearImageFilter_Pipeline_ker_rows_ker_cols8 LinearImageFilter_Pipeline_ker_rows_ker_cols9 LinearImageFilter_Pipeline_ker_rows_ker_cols10 LinearImageFilter_Pipeline_ker_rows_ker_cols11 LinearImageFilter_Pipeline_ker_rows_ker_cols12 LinearImageFilter_Pipeline_ker_rows_ker_cols13 LinearImageFilter_Pipeline_ker_rows_ker_cols14 LinearImageFilter_Pipeline_ker_rows_ker_cols15 LinearImageFilter
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols1 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols1 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols1 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols1 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols2 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols2 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols2 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols2 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols3 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols3 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols3 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols3 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols4 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols4 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols4 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols4 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols5 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols5 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols5 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols5 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols6 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols6 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols6 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols6 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols7 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols7 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols7 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols7 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols8 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols8 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols8 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols8 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols9 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols9 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols9 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols9 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols10 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols10 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols10 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols10 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols11 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols11 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols11 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols11 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols12 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols12 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols12 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols12 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols13 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols13 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols13 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols13 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols14 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols14 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols14 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols14 
INFO-FLOW: Preprocessing Module: LinearImageFilter_Pipeline_ker_rows_ker_cols15 ...
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols15 
Execute       cdfg_preprocess -model LinearImageFilter_Pipeline_ker_rows_ker_cols15 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols15 
INFO-FLOW: Preprocessing Module: LinearImageFilter ...
Execute       set_default_model LinearImageFilter 
Execute       cdfg_preprocess -model LinearImageFilter 
Execute       rtl_gen_preprocess LinearImageFilter 
INFO-FLOW: Model list for synthesis: LinearImageFilter_Pipeline_ker_rows_ker_cols LinearImageFilter_Pipeline_ker_rows_ker_cols1 LinearImageFilter_Pipeline_ker_rows_ker_cols2 LinearImageFilter_Pipeline_ker_rows_ker_cols3 LinearImageFilter_Pipeline_ker_rows_ker_cols4 LinearImageFilter_Pipeline_ker_rows_ker_cols5 LinearImageFilter_Pipeline_ker_rows_ker_cols6 LinearImageFilter_Pipeline_ker_rows_ker_cols7 LinearImageFilter_Pipeline_ker_rows_ker_cols8 LinearImageFilter_Pipeline_ker_rows_ker_cols9 LinearImageFilter_Pipeline_ker_rows_ker_cols10 LinearImageFilter_Pipeline_ker_rows_ker_cols11 LinearImageFilter_Pipeline_ker_rows_ker_cols12 LinearImageFilter_Pipeline_ker_rows_ker_cols13 LinearImageFilter_Pipeline_ker_rows_ker_cols14 LinearImageFilter_Pipeline_ker_rows_ker_cols15 LinearImageFilter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_1_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_1_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_1_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_1_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_1_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 407.566 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 407.566 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols1 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols1' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_3_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_3_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols1' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_3_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_3_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols1' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_3_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_3_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols1' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_3_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_3_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 408.926 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols1.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols1 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 408.926 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols2 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols2' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_6_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_6_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols2' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_6_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_6_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols2' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_6_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_6_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols2' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_6_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_6_load', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 410.258 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols2.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols2 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 410.258 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols3 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols3' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_7', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols3' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_7', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols3' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_7', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols3' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_7', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 411.648 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols3.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols3 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 411.648 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols4 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols4' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_6', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols4' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_6', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols4' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_6', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols4' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_6', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 412.988 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols4.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols4 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 412.988 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols5 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols5' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_5', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols5' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_5', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols5' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_5', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols5' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_5', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 414.266 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols5.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols5 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 414.266 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols6 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols6' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_4', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols6' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_4', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols6' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_4', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols6' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_4', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 415.641 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols6.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols6 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.641 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols7 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols7' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_3', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols7' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_3', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols7' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_3', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols7' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_3', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 416.934 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols7.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols7 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 416.934 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols8 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols8' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_2', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols8' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_2', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols8' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_2', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols8' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_2', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 418.309 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols8.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols8 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 418.309 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols9 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols9' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_1', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols9' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_1', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols9' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_1', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols9' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_1', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 419.645 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols9.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols9 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 419.645 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols10 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols10' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_13', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols10' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_13', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols10' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_13', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols10' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_13', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 421.055 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols10.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols10 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 421.055 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols11 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols11' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_12', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols11' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_12', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols11' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_12', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols11' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_12', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 422.332 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols11.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols11 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.332 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols12 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols12' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_11', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols12' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_11', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols12' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_11', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols12' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_11', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 423.801 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols12.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols12 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 423.801 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols13 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols13' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_10', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols13' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_10', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols13' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_10', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols13' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_10', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 425.074 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols13.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols13 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 425.074 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols14 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols14' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_9', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols14' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_9', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols14' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_9', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols14' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_9', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 426.625 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols14.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols14 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 426.625 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter_Pipeline_ker_rows_ker_cols15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols15 
Execute       schedule -model LinearImageFilter_Pipeline_ker_rows_ker_cols15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ker_rows_ker_cols'.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols15' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_8', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols15' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_8', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols15' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_8', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
WARNING: [HLS 200-880] The II Violation in module 'LinearImageFilter_Pipeline_ker_rows_ker_cols15' (loop 'ker_rows_ker_cols'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln24', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24) of variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24 and 'load' operation 32 bit ('sum_load_8', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55) on local variable 'sum', /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:24.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 27, loop 'ker_rows_ker_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 427.797 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter_Pipeline_ker_rows_ker_cols15.
Execute       set_default_model LinearImageFilter_Pipeline_ker_rows_ker_cols15 
Execute       bind -model LinearImageFilter_Pipeline_ker_rows_ker_cols15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 427.797 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter_Pipeline_ker_rows_ker_cols15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LinearImageFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LinearImageFilter 
Execute       schedule -model LinearImageFilter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 435.508 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.sched.adb -f 
INFO-FLOW: Finish scheduling LinearImageFilter.
Execute       set_default_model LinearImageFilter 
Execute       bind -model LinearImageFilter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 435.508 MB.
Execute       syn_report -verbosereport -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.bind.adb -f 
INFO-FLOW: Finish binding LinearImageFilter.
Execute       get_model_list LinearImageFilter -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols1 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols2 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols3 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols4 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols5 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols6 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols7 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols8 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols9 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols10 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols11 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols12 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols13 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols14 
Execute       rtl_gen_preprocess LinearImageFilter_Pipeline_ker_rows_ker_cols15 
Execute       rtl_gen_preprocess LinearImageFilter 
INFO-FLOW: Model list for RTL generation: LinearImageFilter_Pipeline_ker_rows_ker_cols LinearImageFilter_Pipeline_ker_rows_ker_cols1 LinearImageFilter_Pipeline_ker_rows_ker_cols2 LinearImageFilter_Pipeline_ker_rows_ker_cols3 LinearImageFilter_Pipeline_ker_rows_ker_cols4 LinearImageFilter_Pipeline_ker_rows_ker_cols5 LinearImageFilter_Pipeline_ker_rows_ker_cols6 LinearImageFilter_Pipeline_ker_rows_ker_cols7 LinearImageFilter_Pipeline_ker_rows_ker_cols8 LinearImageFilter_Pipeline_ker_rows_ker_cols9 LinearImageFilter_Pipeline_ker_rows_ker_cols10 LinearImageFilter_Pipeline_ker_rows_ker_cols11 LinearImageFilter_Pipeline_ker_rows_ker_cols12 LinearImageFilter_Pipeline_ker_rows_ker_cols13 LinearImageFilter_Pipeline_ker_rows_ker_cols14 LinearImageFilter_Pipeline_ker_rows_ker_cols15 LinearImageFilter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 437.016 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols1 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols1' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 441.223 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols1 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols1 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols1 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols1 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols1 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols1 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols1 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols1 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols2 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols2' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 445.418 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols2 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols2 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols2 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols2 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols2 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols2 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols2 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols2 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols3 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols3' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 449.562 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols3 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols3 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols3 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols3 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols3 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols3 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols3 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols3 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols4 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols4' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 453.742 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols4 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols4 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols4 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols4 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols4 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols4 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols4 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols4 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols5 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols5' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 457.930 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols5 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols5 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols5 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols5 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols5 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols5 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols5 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols5 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols6 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols6' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 462.109 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols6 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols6 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols6 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols6 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols6 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols6 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols6 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols6 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols7 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols7' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 466.285 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols7 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols7 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols7 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols7 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols7 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols7 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols7 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols7 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols8 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols8' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 470.477 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols8 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols8 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols8 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols8 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols8 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols8_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols8 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols8_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols8 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols8 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols8 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols8 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols9 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols9' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 474.641 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols9 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols9 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols9 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols9 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols9 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols9 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols9 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols9 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols9 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols9 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols10 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols10' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 478.801 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols10 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols10 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols10 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols10 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols10 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols10_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols10 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols10_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols10 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols10 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols10 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols10 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols11 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols11' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 482.992 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols11 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols11 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols11 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols11 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols11 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols11 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols11_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols11 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols11 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols11 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols11 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols12 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols12' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 487.156 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols12 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols12 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols12 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols12 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols12 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols12 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols12 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols12 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols12 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols12 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols13 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols13' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 491.363 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols13 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols13 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols13 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols13 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols13 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols13_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols13 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols13_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols13 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols13 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols13 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols13 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols14 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols14' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 495.508 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols14 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols14 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols14 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols14 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols14 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols14_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols14 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols14_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols14 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols14 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols14 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols14 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter_Pipeline_ker_rows_ker_cols15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter_Pipeline_ker_rows_ker_cols15 -top_prefix LinearImageFilter_ -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LinearImageFilter_Pipeline_ker_rows_ker_cols15' pipeline 'ker_rows_ker_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter_Pipeline_ker_rows_ker_cols15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 499.688 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols15 -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols15 
Execute       gen_rtl LinearImageFilter_Pipeline_ker_rows_ker_cols15 -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols15 
Execute       syn_report -csynth -model LinearImageFilter_Pipeline_ker_rows_ker_cols15 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter_Pipeline_ker_rows_ker_cols15 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_Pipeline_ker_rows_ker_cols15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter_Pipeline_ker_rows_ker_cols15 -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols15 -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.adb 
Execute       db_write -model LinearImageFilter_Pipeline_ker_rows_ker_cols15 -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter_Pipeline_ker_rows_ker_cols15 -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LinearImageFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LinearImageFilter -top_prefix  -sub_prefix LinearImageFilter_ -mg_file /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/image_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/image_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/kernel' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/image_out_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/image_in_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/kernel_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/kernel_dim' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/stride_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/stride_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LinearImageFilter/padding' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LinearImageFilter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_out_offset', 'image_in_offset', 'rows', 'cols', 'kernel_offset', 'kernel_dim', 'stride_row', 'stride_col', 'padding' and 'return' to AXI-Lite port control.
WARNING: [HLS 200-2088] Using the default maximum M_AXI bus width 1024 as the M_AXI adapter bus width on the port image_in.
WARNING: [HLS 200-2088] Using the default maximum M_AXI bus width 1024 as the M_AXI adapter bus width on the port kernel.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_30s_30_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_30_36_seq_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_32ns_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LinearImageFilter'.
Command       create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 522.672 MB.
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       gen_rtl LinearImageFilter -istop -style xilinx -f -lang vhdl -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/vhdl/LinearImageFilter 
Execute       gen_rtl LinearImageFilter -istop -style xilinx -f -lang vlog -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/verilog/LinearImageFilter 
Execute       syn_report -csynth -model LinearImageFilter -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model LinearImageFilter -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/LinearImageFilter_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model LinearImageFilter -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model LinearImageFilter -f -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.adb 
Execute       db_write -model LinearImageFilter -bindview -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LinearImageFilter -p /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter 
Execute       export_constraint_db -f -tool general -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.constraint.tcl 
Execute       syn_report -designview -model LinearImageFilter -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.design.xml 
Execute       syn_report -csynthDesign -model LinearImageFilter -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth.rpt -MHOut /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model LinearImageFilter -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model LinearImageFilter -o /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.protoinst 
Execute       sc_get_clocks LinearImageFilter 
Execute       sc_get_portdomain LinearImageFilter 
INFO-FLOW: Model list for RTL component generation: LinearImageFilter_Pipeline_ker_rows_ker_cols LinearImageFilter_Pipeline_ker_rows_ker_cols1 LinearImageFilter_Pipeline_ker_rows_ker_cols2 LinearImageFilter_Pipeline_ker_rows_ker_cols3 LinearImageFilter_Pipeline_ker_rows_ker_cols4 LinearImageFilter_Pipeline_ker_rows_ker_cols5 LinearImageFilter_Pipeline_ker_rows_ker_cols6 LinearImageFilter_Pipeline_ker_rows_ker_cols7 LinearImageFilter_Pipeline_ker_rows_ker_cols8 LinearImageFilter_Pipeline_ker_rows_ker_cols9 LinearImageFilter_Pipeline_ker_rows_ker_cols10 LinearImageFilter_Pipeline_ker_rows_ker_cols11 LinearImageFilter_Pipeline_ker_rows_ker_cols12 LinearImageFilter_Pipeline_ker_rows_ker_cols13 LinearImageFilter_Pipeline_ker_rows_ker_cols14 LinearImageFilter_Pipeline_ker_rows_ker_cols15 LinearImageFilter
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols1] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols2] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols3] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols4] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols5] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols6] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols7] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols8] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols9] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols10] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols11] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols12] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols13] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols14] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter_Pipeline_ker_rows_ker_cols15] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LinearImageFilter] ... 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.tcl 
INFO-FLOW: Found component LinearImageFilter_mul_32ns_32ns_64_2_1.
INFO-FLOW: Append model LinearImageFilter_mul_32ns_32ns_64_2_1
INFO-FLOW: Found component LinearImageFilter_mul_32s_32s_32_2_1.
INFO-FLOW: Append model LinearImageFilter_mul_32s_32s_32_2_1
INFO-FLOW: Found component LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.
INFO-FLOW: Append model LinearImageFilter_udiv_32ns_32ns_32_36_seq_1
INFO-FLOW: Found component LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.
INFO-FLOW: Append model LinearImageFilter_udiv_32ns_32ns_30_36_seq_1
INFO-FLOW: Found component LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component LinearImageFilter_mul_30s_30s_30_2_1.
INFO-FLOW: Append model LinearImageFilter_mul_30s_30s_30_2_1
INFO-FLOW: Found component LinearImageFilter_image_out_m_axi.
INFO-FLOW: Append model LinearImageFilter_image_out_m_axi
INFO-FLOW: Found component LinearImageFilter_image_in_m_axi.
INFO-FLOW: Append model LinearImageFilter_image_in_m_axi
INFO-FLOW: Found component LinearImageFilter_kernel_m_axi.
INFO-FLOW: Append model LinearImageFilter_kernel_m_axi
INFO-FLOW: Found component LinearImageFilter_control_s_axi.
INFO-FLOW: Append model LinearImageFilter_control_s_axi
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols1
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols2
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols3
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols4
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols5
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols6
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols7
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols8
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols9
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols10
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols11
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols12
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols13
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols14
INFO-FLOW: Append model LinearImageFilter_Pipeline_ker_rows_ker_cols15
INFO-FLOW: Append model LinearImageFilter
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_flow_control_loop_pipe_sequential_init LinearImageFilter_mul_32ns_32ns_64_2_1 LinearImageFilter_mul_32s_32s_32_2_1 LinearImageFilter_udiv_32ns_32ns_32_36_seq_1 LinearImageFilter_udiv_32ns_32ns_30_36_seq_1 LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1 LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1 LinearImageFilter_mul_30s_30s_30_2_1 LinearImageFilter_image_out_m_axi LinearImageFilter_image_in_m_axi LinearImageFilter_kernel_m_axi LinearImageFilter_control_s_axi LinearImageFilter_Pipeline_ker_rows_ker_cols LinearImageFilter_Pipeline_ker_rows_ker_cols1 LinearImageFilter_Pipeline_ker_rows_ker_cols2 LinearImageFilter_Pipeline_ker_rows_ker_cols3 LinearImageFilter_Pipeline_ker_rows_ker_cols4 LinearImageFilter_Pipeline_ker_rows_ker_cols5 LinearImageFilter_Pipeline_ker_rows_ker_cols6 LinearImageFilter_Pipeline_ker_rows_ker_cols7 LinearImageFilter_Pipeline_ker_rows_ker_cols8 LinearImageFilter_Pipeline_ker_rows_ker_cols9 LinearImageFilter_Pipeline_ker_rows_ker_cols10 LinearImageFilter_Pipeline_ker_rows_ker_cols11 LinearImageFilter_Pipeline_ker_rows_ker_cols12 LinearImageFilter_Pipeline_ker_rows_ker_cols13 LinearImageFilter_Pipeline_ker_rows_ker_cols14 LinearImageFilter_Pipeline_ker_rows_ker_cols15 LinearImageFilter
INFO-FLOW: Generating /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LinearImageFilter_mul_32ns_32ns_64_2_1
INFO-FLOW: To file: write model LinearImageFilter_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model LinearImageFilter_udiv_32ns_32ns_32_36_seq_1
INFO-FLOW: To file: write model LinearImageFilter_udiv_32ns_32ns_30_36_seq_1
INFO-FLOW: To file: write model LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model LinearImageFilter_mul_30s_30s_30_2_1
INFO-FLOW: To file: write model LinearImageFilter_image_out_m_axi
INFO-FLOW: To file: write model LinearImageFilter_image_in_m_axi
INFO-FLOW: To file: write model LinearImageFilter_kernel_m_axi
INFO-FLOW: To file: write model LinearImageFilter_control_s_axi
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols1
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols2
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols3
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols4
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols5
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols6
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols7
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols8
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols9
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols10
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols11
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols12
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols13
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols14
INFO-FLOW: To file: write model LinearImageFilter_Pipeline_ker_rows_ker_cols15
INFO-FLOW: To file: write model LinearImageFilter
INFO-FLOW: Generating /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/vhdl' dstVlogDir='/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/vlog' tclDir='/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db' modelList='LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_mul_32ns_32ns_64_2_1
LinearImageFilter_mul_32s_32s_32_2_1
LinearImageFilter_udiv_32ns_32ns_32_36_seq_1
LinearImageFilter_udiv_32ns_32ns_30_36_seq_1
LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1
LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1
LinearImageFilter_mul_30s_30s_30_2_1
LinearImageFilter_image_out_m_axi
LinearImageFilter_image_in_m_axi
LinearImageFilter_kernel_m_axi
LinearImageFilter_control_s_axi
LinearImageFilter_Pipeline_ker_rows_ker_cols
LinearImageFilter_Pipeline_ker_rows_ker_cols1
LinearImageFilter_Pipeline_ker_rows_ker_cols2
LinearImageFilter_Pipeline_ker_rows_ker_cols3
LinearImageFilter_Pipeline_ker_rows_ker_cols4
LinearImageFilter_Pipeline_ker_rows_ker_cols5
LinearImageFilter_Pipeline_ker_rows_ker_cols6
LinearImageFilter_Pipeline_ker_rows_ker_cols7
LinearImageFilter_Pipeline_ker_rows_ker_cols8
LinearImageFilter_Pipeline_ker_rows_ker_cols9
LinearImageFilter_Pipeline_ker_rows_ker_cols10
LinearImageFilter_Pipeline_ker_rows_ker_cols11
LinearImageFilter_Pipeline_ker_rows_ker_cols12
LinearImageFilter_Pipeline_ker_rows_ker_cols13
LinearImageFilter_Pipeline_ker_rows_ker_cols14
LinearImageFilter_Pipeline_ker_rows_ker_cols15
LinearImageFilter
' expOnly='0'
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.compgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.63 seconds; current allocated memory: 532.656 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='LinearImageFilter_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/cristi/Documents/ACES/RC-Project/HLS/work/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_mul_32ns_32ns_64_2_1
LinearImageFilter_mul_32s_32s_32_2_1
LinearImageFilter_udiv_32ns_32ns_32_36_seq_1
LinearImageFilter_udiv_32ns_32ns_30_36_seq_1
LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1
LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1
LinearImageFilter_mul_30s_30s_30_2_1
LinearImageFilter_image_out_m_axi
LinearImageFilter_image_in_m_axi
LinearImageFilter_kernel_m_axi
LinearImageFilter_control_s_axi
LinearImageFilter_Pipeline_ker_rows_ker_cols
LinearImageFilter_Pipeline_ker_rows_ker_cols1
LinearImageFilter_Pipeline_ker_rows_ker_cols2
LinearImageFilter_Pipeline_ker_rows_ker_cols3
LinearImageFilter_Pipeline_ker_rows_ker_cols4
LinearImageFilter_Pipeline_ker_rows_ker_cols5
LinearImageFilter_Pipeline_ker_rows_ker_cols6
LinearImageFilter_Pipeline_ker_rows_ker_cols7
LinearImageFilter_Pipeline_ker_rows_ker_cols8
LinearImageFilter_Pipeline_ker_rows_ker_cols9
LinearImageFilter_Pipeline_ker_rows_ker_cols10
LinearImageFilter_Pipeline_ker_rows_ker_cols11
LinearImageFilter_Pipeline_ker_rows_ker_cols12
LinearImageFilter_Pipeline_ker_rows_ker_cols13
LinearImageFilter_Pipeline_ker_rows_ker_cols14
LinearImageFilter_Pipeline_ker_rows_ker_cols15
LinearImageFilter
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.constraint.tcl 
Execute       sc_get_clocks LinearImageFilter 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/impl/misc/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/impl/misc/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME image_in_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME image_in DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME image_out_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME image_out DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME kernel_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME kernel DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST LinearImageFilter MODULE2INSTS {LinearImageFilter LinearImageFilter LinearImageFilter_Pipeline_ker_rows_ker_cols grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_550 LinearImageFilter_Pipeline_ker_rows_ker_cols1 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575 LinearImageFilter_Pipeline_ker_rows_ker_cols2 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599 LinearImageFilter_Pipeline_ker_rows_ker_cols3 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols3_fu_623 LinearImageFilter_Pipeline_ker_rows_ker_cols4 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols4_fu_647 LinearImageFilter_Pipeline_ker_rows_ker_cols5 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671 LinearImageFilter_Pipeline_ker_rows_ker_cols6 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols6_fu_695 LinearImageFilter_Pipeline_ker_rows_ker_cols7 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719 LinearImageFilter_Pipeline_ker_rows_ker_cols8 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols8_fu_743 LinearImageFilter_Pipeline_ker_rows_ker_cols9 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols9_fu_767 LinearImageFilter_Pipeline_ker_rows_ker_cols10 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791 LinearImageFilter_Pipeline_ker_rows_ker_cols11 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols11_fu_815 LinearImageFilter_Pipeline_ker_rows_ker_cols12 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839 LinearImageFilter_Pipeline_ker_rows_ker_cols13 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols13_fu_863 LinearImageFilter_Pipeline_ker_rows_ker_cols14 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols14_fu_887 LinearImageFilter_Pipeline_ker_rows_ker_cols15 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols15_fu_911} INST2MODULE {LinearImageFilter LinearImageFilter grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_550 LinearImageFilter_Pipeline_ker_rows_ker_cols grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575 LinearImageFilter_Pipeline_ker_rows_ker_cols1 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599 LinearImageFilter_Pipeline_ker_rows_ker_cols2 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols3_fu_623 LinearImageFilter_Pipeline_ker_rows_ker_cols3 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols4_fu_647 LinearImageFilter_Pipeline_ker_rows_ker_cols4 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671 LinearImageFilter_Pipeline_ker_rows_ker_cols5 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols6_fu_695 LinearImageFilter_Pipeline_ker_rows_ker_cols6 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719 LinearImageFilter_Pipeline_ker_rows_ker_cols7 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols8_fu_743 LinearImageFilter_Pipeline_ker_rows_ker_cols8 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols9_fu_767 LinearImageFilter_Pipeline_ker_rows_ker_cols9 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791 LinearImageFilter_Pipeline_ker_rows_ker_cols10 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols11_fu_815 LinearImageFilter_Pipeline_ker_rows_ker_cols11 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839 LinearImageFilter_Pipeline_ker_rows_ker_cols12 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols13_fu_863 LinearImageFilter_Pipeline_ker_rows_ker_cols13 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols14_fu_887 LinearImageFilter_Pipeline_ker_rows_ker_cols14 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols15_fu_911 LinearImageFilter_Pipeline_ker_rows_ker_cols15} INSTDATA {LinearImageFilter {DEPTH 1 CHILDREN {grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_550 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols3_fu_623 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols4_fu_647 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols6_fu_695 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols8_fu_743 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols9_fu_767 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols11_fu_815 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols13_fu_863 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols14_fu_887 grp_LinearImageFilter_Pipeline_ker_rows_ker_cols15_fu_911}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_550 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols3_fu_623 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols4_fu_647 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols6_fu_695 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_719 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols8_fu_743 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols9_fu_767 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols11_fu_815 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols13_fu_863 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols14_fu_887 {DEPTH 2 CHILDREN {}} grp_LinearImageFilter_Pipeline_ker_rows_ker_cols15_fu_911 {DEPTH 2 CHILDREN {}}} MODULEDATA {LinearImageFilter_Pipeline_ker_rows_ker_cols {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_13_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_13 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_76_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_76 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg1_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg1 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_98_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_98 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_1 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_2 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_3_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_3 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_2 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_4_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow_4 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg4_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg4 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg7_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg7 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_92_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_92 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_4_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_4 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_5_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_5 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_6_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_6 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_7_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_7 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_4_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_4 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_11_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow_11 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg10_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg10 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg13_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg13 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_50_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_50 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_8_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_8 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_9_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_9 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_10_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_10 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_11_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_11 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_6_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_6 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_18_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow_18 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg16_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg16 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg19_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg19 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_44_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_44 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_12_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_12 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_13_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_13 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_14_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_14 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_15_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_15 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_6_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_6 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_25_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow_25 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg22_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg22 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg25_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg25 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_38_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_38 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_16_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_16 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_17_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_17 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_18_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_18 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_5_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_5 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg28_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg28 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_28_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_28 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg31_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg31 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_28_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_28 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_13_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_13 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_14_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_14 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_15_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_15 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_4_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_4 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg34_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg34 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_22_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_22 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg37_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg37 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_22_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_22 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_10_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_10 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_11_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_11 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_12_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_12 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_3_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_3 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg40_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg40 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_16_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_16 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg43_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_16_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_16 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_7_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_7 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_8_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_8 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_9_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_9 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_2 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg46_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg46 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_10_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_10 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg49_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg49 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_10_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_10 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_4_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_4 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_5_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_5 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_6_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_6 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_1 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg52_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg52 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_4_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_4 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg55_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_4_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_4 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_1 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_2 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_3_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_3 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_12_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_12 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_67_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow_67 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg58_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg58 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_70_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_70 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg61_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg61 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_86_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_86 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_34_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_34 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_35_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_35 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_36_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_36 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_11_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_11 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg64_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg64 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_65_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_65 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg67_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg67 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_80_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_80 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_31_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_31 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_32_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_32 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_33_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_33 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_10_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_10 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg70_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg70 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_59_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_59 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg73_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg73 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_74_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_74 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_28_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_28 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_29_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_29 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_30_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_30 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_9_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_9 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg76_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg76 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_53_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_53 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg79_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg79 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_68_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_68 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_25_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_25 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_26_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_26 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_27_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_27 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_8_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_8 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg82_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg82 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_47_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_47 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg85_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg85 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_62_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_62 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_22_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_22 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_23_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_23 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_24_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_24 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter_Pipeline_ker_rows_ker_cols15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_336_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_7_fu_353_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE add_ln39_7 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_fu_373_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE newRow LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg88_fu_493_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:39 VARIABLE neg88 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_41_fu_510_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:94 VARIABLE newRow_41 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg91_fu_526_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:48 VARIABLE neg91 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_56_fu_543_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:102 VARIABLE newCol_56 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_704_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_19_fu_717_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_19 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_20_fu_648_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_20 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_21_fu_661_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:55 VARIABLE add_ln55_21 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_686_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:43 VARIABLE add_ln43 LOOP ker_rows_ker_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LinearImageFilter {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newRow_2_fu_961_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7 VARIABLE newRow_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newCol_2_fu_995_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7 VARIABLE newCol_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_2_1_U353 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7 VARIABLE mul_ln7 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME add_0_fu_1015_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:31 VARIABLE add_0 LOOP img_rows BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U354 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:59 VARIABLE mul_ln59 LOOP img_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_fu_1050_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_1063_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_1_fu_1038_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_1 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_1_fu_1107_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_1 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_1120_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_1 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_2_fu_1153_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_2 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_2_fu_1171_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_2 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_2_fu_1184_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_2 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_3_fu_1217_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_3 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_3_fu_1235_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_3 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_3_fu_1248_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_3 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_4_fu_1281_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_4 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_4_fu_1298_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_4 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_4_fu_1311_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_4 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_5_fu_1344_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_5 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_5_fu_1362_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_5 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_5_fu_1375_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_5 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_6_fu_1408_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_6 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_6_fu_1426_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_6 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_6_fu_1439_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_6 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_7_fu_1472_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_7 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_7_fu_1490_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_7 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_7_fu_1503_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_7 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_8_fu_1536_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_8 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_8_fu_1554_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_8 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_8_fu_1567_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_8 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_9_fu_1600_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_9 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_9_fu_1618_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_9 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_9_fu_1631_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_9 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_10_fu_1664_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_10 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_10_fu_1681_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_10 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_10_fu_1694_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_10 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_11_fu_1727_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_11 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_11_fu_1745_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_11 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_11_fu_1758_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_11 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_12_fu_1791_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_12 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_12_fu_1809_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_12 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_12_fu_1822_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_12 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_13_fu_1855_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_13 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_13_fu_1873_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_13 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_13_fu_1886_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_13 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_14_fu_1919_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_14 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_14_fu_1936_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_14 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_14_fu_1949_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_14 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_15_fu_1982_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_15 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_idx_15_fu_2006_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE out_idx_15 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_15_fu_2018_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:60 VARIABLE add_ln60_15 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_16_fu_1997_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:33 VARIABLE col_16 LOOP img_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME row_3_fu_2051_p2 SOURCE /home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:31 VARIABLE row_3 LOOP img_rows BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 15 BRAM 12 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.86 seconds; current allocated memory: 551.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LinearImageFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for LinearImageFilter.
Execute       syn_report -model LinearImageFilter -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 8.7 sec.
Command   csynth_design done; 18.2 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.51 seconds. CPU system time: 1.16 seconds. Elapsed time: 18.2 seconds; current allocated memory: 341.074 MB.
Execute   export_design -flow none -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -flow none -format ip_catalog 
Execute     config_export -flow=none -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor Cristi -library Image -version 0.3.0 -ipname LinearImageFiltering -description {Linear Image Filtering using HSL} -display_name {Linear Image Filtering} -taxonomy ImageProcessing
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl
Execute     source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=LinearImageFilter xml_exists=0
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to LinearImageFilter
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=44 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_flow_control_loop_pipe_sequential_init
LinearImageFilter_mul_32ns_32ns_64_2_1
LinearImageFilter_mul_32s_32s_32_2_1
LinearImageFilter_udiv_32ns_32ns_32_36_seq_1
LinearImageFilter_udiv_32ns_32ns_30_36_seq_1
LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1
LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1
LinearImageFilter_mul_30s_30s_30_2_1
LinearImageFilter_image_out_m_axi
LinearImageFilter_image_in_m_axi
LinearImageFilter_kernel_m_axi
LinearImageFilter_control_s_axi
LinearImageFilter_Pipeline_ker_rows_ker_cols
LinearImageFilter_Pipeline_ker_rows_ker_cols1
LinearImageFilter_Pipeline_ker_rows_ker_cols2
LinearImageFilter_Pipeline_ker_rows_ker_cols3
LinearImageFilter_Pipeline_ker_rows_ker_cols4
LinearImageFilter_Pipeline_ker_rows_ker_cols5
LinearImageFilter_Pipeline_ker_rows_ker_cols6
LinearImageFilter_Pipeline_ker_rows_ker_cols7
LinearImageFilter_Pipeline_ker_rows_ker_cols8
LinearImageFilter_Pipeline_ker_rows_ker_cols9
LinearImageFilter_Pipeline_ker_rows_ker_cols10
LinearImageFilter_Pipeline_ker_rows_ker_cols11
LinearImageFilter_Pipeline_ker_rows_ker_cols12
LinearImageFilter_Pipeline_ker_rows_ker_cols13
LinearImageFilter_Pipeline_ker_rows_ker_cols14
LinearImageFilter_Pipeline_ker_rows_ker_cols15
LinearImageFilter
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols1.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols2.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols3.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols4.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols5.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols6.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols7.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols8.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols9.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols10.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols11.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols12.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols13.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols14.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter_Pipeline_ker_rows_ker_cols15.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.constraint.tcl 
Execute     sc_get_clocks LinearImageFilter 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/impl/misc/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/impl/misc/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to LinearImageFilter
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 0_3 /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.compgen.dataonly.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=LinearImageFilter
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.rtl_wrap.cfg.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.constraint.tcl 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/LinearImageFilter.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl
Execute     source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/cristi/AMD/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/cristi/Documents/ACES/RC-Project/HLS/work/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s LinearImageFiltering.zip 
INFO: [HLS 200-802] Generated output file LinearImageFiltering.zip
Command   export_design done; 29.78 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 20.16 seconds. CPU system time: 0.55 seconds. Elapsed time: 29.78 seconds; current allocated memory: 6.359 MB.
Execute   close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
