State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100010000100000000000001000
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100011000110000000000001100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000001000
EX.Rs:	00010
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	10001100100001000000000000010000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000001100
EX.Rs:	00011
EX.Rt:	00011
EX.Wrt_reg_addr:	00011
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	X
MEM.Rs:	00010
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	X
EX.Imm:	0000000000010000
EX.Rs:	00100
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000001100
MEM.Store_data:	X
MEM.Rs:	00011
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00011
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000101000
WB.Rs:	00010
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010000
MEM.Store_data:	X
MEM.Rs:	00100
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000100
WB.Rs:	00011
WB.Rt:	00011
WB.Wrt_reg_addr:	00011
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000010100
WB.Rs:	00100
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	00000000101001000011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000010100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00100
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	40
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	44
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000010100
WB.Rs:	00101
WB.Rt:	00100
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	11
IF.PC:	48
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	12
IF.PC:	52
IF.nop:	0
ID.Instr:	10001100110001110000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	13
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000010100
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	14
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	15
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000101110
WB.Rs:	00110
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	16
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	17
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001000001110100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	18
IF.PC:	76
IF.nop:	0
ID.Instr:	00000000101000110010100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000101110
EX.Imm:	X
EX.Rs:	01000
EX.Rt:	00111
EX.Wrt_reg_addr:	01000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	19
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00011
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000101110
MEM.Store_data:	X
MEM.Rs:	01000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	20
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000101110
WB.Rs:	01000
WB.Rt:	00111
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	21
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000100
WB.Rs:	00101
WB.Rt:	00011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	22
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	23
IF.PC:	96
IF.nop:	0
ID.Instr:	00010000010001011111111111101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	24
IF.PC:	28
IF.nop:	0
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	X
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	25
IF.PC:	32
IF.nop:	0
ID.Instr:	00000000101001000011000000100001
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	26
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000100
EX.Read_data2:	00000000000000000000000000010100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00100
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	27
IF.PC:	40
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000011000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	28
IF.PC:	44
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000011000
WB.Rs:	00101
WB.Rt:	00100
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	29
IF.PC:	48
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	30
IF.PC:	52
IF.nop:	0
ID.Instr:	10001100110001110000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	31
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000011000
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	32
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000011000
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	33
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000001100
WB.Rs:	00110
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	34
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	35
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001000001110100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	36
IF.PC:	76
IF.nop:	0
ID.Instr:	00000000101000110010100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000101110
EX.Read_data2:	00000000000000000000000000001100
EX.Imm:	X
EX.Rs:	01000
EX.Rt:	00111
EX.Wrt_reg_addr:	01000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	37
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000100
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00011
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111010
MEM.Store_data:	X
MEM.Rs:	01000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	38
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000111010
WB.Rs:	01000
WB.Rt:	00111
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	39
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00101
WB.Rt:	00011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	40
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	41
IF.PC:	96
IF.nop:	0
ID.Instr:	00010000010001011111111111101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	42
IF.PC:	28
IF.nop:	0
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	X
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	43
IF.PC:	32
IF.nop:	0
ID.Instr:	00000000101001000011000000100001
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	44
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000001000
EX.Read_data2:	00000000000000000000000000010100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00100
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	45
IF.PC:	40
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000011100
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	46
IF.PC:	44
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000011100
WB.Rs:	00101
WB.Rt:	00100
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	47
IF.PC:	48
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	48
IF.PC:	52
IF.nop:	0
ID.Instr:	10001100110001110000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	49
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000011100
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	50
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000011100
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	51
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	52
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	53
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001000001110100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	54
IF.PC:	76
IF.nop:	0
ID.Instr:	00000000101000110010100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000111010
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	01000
EX.Rt:	00111
EX.Wrt_reg_addr:	01000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	55
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000001000
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00011
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111010
MEM.Store_data:	X
MEM.Rs:	01000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	56
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000001100
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000111010
WB.Rs:	01000
WB.Rt:	00111
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	57
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000001100
WB.Rs:	00101
WB.Rt:	00011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	58
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	59
IF.PC:	96
IF.nop:	0
ID.Instr:	00010000010001011111111111101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	60
IF.PC:	28
IF.nop:	0
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	X
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	61
IF.PC:	32
IF.nop:	0
ID.Instr:	00000000101001000011000000100001
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	62
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000001100
EX.Read_data2:	00000000000000000000000000010100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00100
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	63
IF.PC:	40
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000100000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	64
IF.PC:	44
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000100000
WB.Rs:	00101
WB.Rt:	00100
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	65
IF.PC:	48
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	66
IF.PC:	52
IF.nop:	0
ID.Instr:	10001100110001110000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	67
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000100000
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	68
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000100000
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	69
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	70
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	71
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001000001110100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	72
IF.PC:	76
IF.nop:	0
ID.Instr:	00000000101000110010100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000111010
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	01000
EX.Rt:	00111
EX.Wrt_reg_addr:	01000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	73
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000001100
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00011
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111010
MEM.Store_data:	X
MEM.Rs:	01000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	74
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000111010
WB.Rs:	01000
WB.Rt:	00111
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	75
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000010000
WB.Rs:	00101
WB.Rt:	00011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	76
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	77
IF.PC:	96
IF.nop:	0
ID.Instr:	00010000010001011111111111101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	78
IF.PC:	28
IF.nop:	0
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	X
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	79
IF.PC:	32
IF.nop:	0
ID.Instr:	00000000101001000011000000100001
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	80
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000010000
EX.Read_data2:	00000000000000000000000000010100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00100
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	81
IF.PC:	40
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000100100
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	82
IF.PC:	44
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000100100
WB.Rs:	00101
WB.Rt:	00100
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	83
IF.PC:	48
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	84
IF.PC:	52
IF.nop:	0
ID.Instr:	10001100110001110000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	85
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000100100
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	86
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000100100
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	87
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	88
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	89
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001000001110100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	90
IF.PC:	76
IF.nop:	0
ID.Instr:	00000000101000110010100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000111010
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	01000
EX.Rt:	00111
EX.Wrt_reg_addr:	01000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	91
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000010000
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00011
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111010
MEM.Store_data:	X
MEM.Rs:	01000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	92
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000010100
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000111010
WB.Rs:	01000
WB.Rt:	00111
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	93
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000010100
WB.Rs:	00101
WB.Rt:	00011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	94
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	95
IF.PC:	96
IF.nop:	0
ID.Instr:	00010000010001011111111111101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	96
IF.PC:	28
IF.nop:	0
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	X
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	97
IF.PC:	32
IF.nop:	0
ID.Instr:	00000000101001000011000000100001
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	98
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000010100
EX.Read_data2:	00000000000000000000000000010100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00100
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	99
IF.PC:	40
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000101000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	100
IF.PC:	44
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000101000
WB.Rs:	00101
WB.Rt:	00100
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	101
IF.PC:	48
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	102
IF.PC:	52
IF.nop:	0
ID.Instr:	10001100110001110000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	103
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000101000
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	104
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000101000
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	105
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	106
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	107
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001000001110100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	108
IF.PC:	76
IF.nop:	0
ID.Instr:	00000000101000110010100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000111010
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	01000
EX.Rt:	00111
EX.Wrt_reg_addr:	01000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	109
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000010100
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00011
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111010
MEM.Store_data:	X
MEM.Rs:	01000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	110
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000011000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000111010
WB.Rs:	01000
WB.Rt:	00111
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	111
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000011000
WB.Rs:	00101
WB.Rt:	00011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	112
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	113
IF.PC:	96
IF.nop:	0
ID.Instr:	00010000010001011111111111101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	114
IF.PC:	28
IF.nop:	0
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	X
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	115
IF.PC:	32
IF.nop:	0
ID.Instr:	00000000101001000011000000100001
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	116
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000011000
EX.Read_data2:	00000000000000000000000000010100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00100
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	117
IF.PC:	40
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000101100
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	118
IF.PC:	44
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000101100
WB.Rs:	00101
WB.Rt:	00100
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	119
IF.PC:	48
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	120
IF.PC:	52
IF.nop:	0
ID.Instr:	10001100110001110000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	121
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000101100
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	122
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000101100
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	123
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	124
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	125
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001000001110100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	126
IF.PC:	76
IF.nop:	0
ID.Instr:	00000000101000110010100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000111010
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	01000
EX.Rt:	00111
EX.Wrt_reg_addr:	01000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	127
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000011000
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00011
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111010
MEM.Store_data:	X
MEM.Rs:	01000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	128
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000011100
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000111010
WB.Rs:	01000
WB.Rt:	00111
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	129
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000011100
WB.Rs:	00101
WB.Rt:	00011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	130
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	131
IF.PC:	96
IF.nop:	0
ID.Instr:	00010000010001011111111111101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	132
IF.PC:	28
IF.nop:	0
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	X
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	133
IF.PC:	32
IF.nop:	0
ID.Instr:	00000000101001000011000000100001
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	134
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000011100
EX.Read_data2:	00000000000000000000000000010100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00100
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	135
IF.PC:	40
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000110000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	136
IF.PC:	44
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000110000
WB.Rs:	00101
WB.Rt:	00100
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	137
IF.PC:	48
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	138
IF.PC:	52
IF.nop:	0
ID.Instr:	10001100110001110000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	139
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000110000
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	140
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000110000
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	141
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	142
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	143
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001000001110100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	144
IF.PC:	76
IF.nop:	0
ID.Instr:	00000000101000110010100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000111010
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	01000
EX.Rt:	00111
EX.Wrt_reg_addr:	01000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	145
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000011100
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00011
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111010
MEM.Store_data:	X
MEM.Rs:	01000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	146
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000100000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000111010
WB.Rs:	01000
WB.Rt:	00111
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	147
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000100000
WB.Rs:	00101
WB.Rt:	00011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	148
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	149
IF.PC:	96
IF.nop:	0
ID.Instr:	00010000010001011111111111101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	150
IF.PC:	28
IF.nop:	0
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	X
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	151
IF.PC:	32
IF.nop:	0
ID.Instr:	00000000101001000011000000100001
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	152
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000100000
EX.Read_data2:	00000000000000000000000000010100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00100
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	153
IF.PC:	40
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000110100
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	154
IF.PC:	44
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000110100
WB.Rs:	00101
WB.Rt:	00100
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	155
IF.PC:	48
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	156
IF.PC:	52
IF.nop:	0
ID.Instr:	10001100110001110000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	157
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000110100
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	158
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000110100
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	159
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	160
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	161
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001000001110100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	162
IF.PC:	76
IF.nop:	0
ID.Instr:	00000000101000110010100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000111010
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	01000
EX.Rt:	00111
EX.Wrt_reg_addr:	01000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	163
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000100000
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00011
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111010
MEM.Store_data:	X
MEM.Rs:	01000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	164
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000100100
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000111010
WB.Rs:	01000
WB.Rt:	00111
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	165
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000100100
WB.Rs:	00101
WB.Rt:	00011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	166
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	167
IF.PC:	96
IF.nop:	0
ID.Instr:	00010000010001011111111111101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	168
IF.PC:	28
IF.nop:	0
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	X
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	169
IF.PC:	32
IF.nop:	0
ID.Instr:	00000000101001000011000000100001
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	170
IF.PC:	36
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000100100
EX.Read_data2:	00000000000000000000000000010100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00100
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	171
IF.PC:	40
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
State after executing cycle:	172
IF.PC:	44
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000111000
WB.Rs:	00101
WB.Rt:	00100
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	173
IF.PC:	48
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	174
IF.PC:	52
IF.nop:	0
ID.Instr:	10001100110001110000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	175
IF.PC:	56
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000111000
EX.Read_data2:	X
EX.Imm:	0000000000000000
EX.Rs:	00110
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	176
IF.PC:	60
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111000
MEM.Store_data:	X
MEM.Rs:	00110
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	177
IF.PC:	64
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	178
IF.PC:	68
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	179
IF.PC:	72
IF.nop:	0
ID.Instr:	00000001000001110100000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	180
IF.PC:	76
IF.nop:	0
ID.Instr:	00000000101000110010100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000111010
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	01000
EX.Rt:	00111
EX.Wrt_reg_addr:	01000
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	181
IF.PC:	80
IF.nop:	0
ID.Instr:	00000011111111111111100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000100100
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	X
EX.Rs:	00101
EX.Rt:	00011
EX.Wrt_reg_addr:	00101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000111010
MEM.Store_data:	X
MEM.Rs:	01000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	01000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	182
IF.PC:	84
IF.nop:	0
ID.Instr:	00000011110111101111000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11111
EX.Rt:	11111
EX.Wrt_reg_addr:	11111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000101000
MEM.Store_data:	X
MEM.Rs:	00101
MEM.Rt:	00011
MEM.Wrt_reg_addr:	00101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000111010
WB.Rs:	01000
WB.Rt:	00111
WB.Wrt_reg_addr:	01000
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	183
IF.PC:	88
IF.nop:	0
ID.Instr:	00000011101111011110100000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11110
EX.Rt:	11110
EX.Wrt_reg_addr:	11110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11111
MEM.Rt:	11111
MEM.Wrt_reg_addr:	11111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000101000
WB.Rs:	00101
WB.Rt:	00011
WB.Wrt_reg_addr:	00101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	184
IF.PC:	92
IF.nop:	0
ID.Instr:	00000011100111001110000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11101
EX.Rt:	11101
EX.Wrt_reg_addr:	11101
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11110
MEM.Rt:	11110
MEM.Wrt_reg_addr:	11110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11111
WB.Rt:	11111
WB.Wrt_reg_addr:	11111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	185
IF.PC:	96
IF.nop:	0
ID.Instr:	00010000010001011111111111101111
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	X
EX.Rs:	11100
EX.Rt:	11100
EX.Wrt_reg_addr:	11100
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11101
MEM.Rt:	11101
MEM.Wrt_reg_addr:	11101
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11110
WB.Rt:	11110
WB.Wrt_reg_addr:	11110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	186
IF.PC:	100
IF.nop:	0
ID.Instr:	10101100000010000000000000111100
ID.nop:	0
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	X
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	X
MEM.Rs:	11100
MEM.Rt:	11100
MEM.Wrt_reg_addr:	11100
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11101
WB.Rt:	11101
WB.Wrt_reg_addr:	11101
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	187
IF.PC:	X
IF.nop:	1
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000111010
EX.Imm:	0000000000111100
EX.Rs:	00000
EX.Rt:	01000
EX.Wrt_reg_addr:	X
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	11100
WB.Rt:	11100
WB.Wrt_reg_addr:	11100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	188
IF.PC:	X
IF.nop:	1
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000111100
MEM.Store_data:	00000000000000000000000000111010
MEM.Rs:	00000
MEM.Rt:	01000
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	189
IF.PC:	X
IF.nop:	1
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	00000
WB.Rt:	01000
WB.Wrt_reg_addr:	X
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	190
IF.PC:	X
IF.nop:	1
ID.Instr:	X
ID.nop:	1
EX.Read_data1:	X
EX.Read_data2:	X
EX.Imm:	X
EX.Rs:	X
EX.Rt:	X
EX.Wrt_reg_addr:	X
EX.is_I_type:	X
EX.rd_mem:	X
EX.wrt_mem:	X
EX.alu_op:	X
EX.wrt_enable:	X
EX.nop:	1
MEM.ALUresult:	X
MEM.Store_data:	X
MEM.Rs:	X
MEM.Rt:	X
MEM.Wrt_reg_addr:	X
MEM.rd_mem:	X
MEM.wrt_mem:	X
MEM.wrt_enable:	X
MEM.nop:	1
WB.Wrt_data:	X
WB.Rs:	X
WB.Rt:	X
WB.Wrt_reg_addr:	X
WB.wrt_enable:	X
WB.nop:	1
