# This is a Makefile

# Define variables
CC = g++
CFLAGS = -Wall -g
EXEC = program

# Define dependencies
SRC = main.cpp functions.cpp
OBJ = main.o functions.o

# Default target
all: $(EXEC)

# Compile executable
$(EXEC): $(OBJ)
    $(CC) $(CFLAGS) $(OBJ) -o $(EXEC)

# Compile object files
%.o: %.cpp
    $(CC) $(CFLAGS) -c $< -o $@

# Clean up object files and executable
clean:
    rm -rf *.o $(EXEC)