
bare-metal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad1c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000914  0800aeb0  0800aeb0  0001aeb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7c4  0800b7c4  00020534  2**0
                  CONTENTS
  4 .ARM          00000000  0800b7c4  0800b7c4  00020534  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b7c4  0800b7c4  00020534  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7c4  0800b7c4  0001b7c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b7c8  0800b7c8  0001b7c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000534  20000000  0800b7cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000398  20000534  0800bd00  00020534  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008cc  0800bd00  000208cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020534  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020564  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016d06  00000000  00000000  000205a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003081  00000000  00000000  000372ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012e8  00000000  00000000  0003a330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ee4  00000000  00000000  0003b618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e8ce  00000000  00000000  0003c4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000195dd  00000000  00000000  0005adca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b045e  00000000  00000000  000743a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006114  00000000  00000000  00124808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0012a91c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000534 	.word	0x20000534
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ae94 	.word	0x0800ae94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000538 	.word	0x20000538
 80001cc:	0800ae94 	.word	0x0800ae94

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <LED>:
  int paramValues[COMMAND_PARAMS];
  void (*cmdFunction)(char*, int*); // the command support function...
};
///////////////////////////////////////////////////
// Define cmd-line Command support functions below.
void LED(char* paramStr, int* paramValues) {
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
	if (strncmp(paramStr, "ON", 2) == 0) {
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	4939      	ldr	r1, [pc, #228]	; (8000cbc <LED+0xf4>)
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f008 fb42 	bl	8009260 <strncmp>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d111      	bne.n	8000c06 <LED+0x3e>
		printf("\r\nLED ON");
 8000be2:	4837      	ldr	r0, [pc, #220]	; (8000cc0 <LED+0xf8>)
 8000be4:	f008 f940 	bl	8008e68 <iprintf>
		paramValues[0] = 1;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	2201      	movs	r2, #1
 8000bec:	601a      	str	r2, [r3, #0]
		paramValues[1] = 0;
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	3304      	adds	r3, #4
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
		paramValues[2] = 0;
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	3308      	adds	r3, #8
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
      led2 = ON;
 8000bfe:	4b31      	ldr	r3, [pc, #196]	; (8000cc4 <LED+0xfc>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	701a      	strb	r2, [r3, #0]
		printf("\r\nLED BLINK %d", msValue);
   }
	else {
		printf("\r\nUNKNOWN LED COMMAND");
	}
}
 8000c04:	e055      	b.n	8000cb2 <LED+0xea>
	else if (strncmp(paramStr, "OFF", 3) == 0) {
 8000c06:	2203      	movs	r2, #3
 8000c08:	492f      	ldr	r1, [pc, #188]	; (8000cc8 <LED+0x100>)
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	f008 fb28 	bl	8009260 <strncmp>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d111      	bne.n	8000c3a <LED+0x72>
		printf("\r\nLED OFF");
 8000c16:	482d      	ldr	r0, [pc, #180]	; (8000ccc <LED+0x104>)
 8000c18:	f008 f926 	bl	8008e68 <iprintf>
		paramValues[0] = 0;
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
		paramValues[1] = 1;
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	3304      	adds	r3, #4
 8000c26:	2201      	movs	r2, #1
 8000c28:	601a      	str	r2, [r3, #0]
		paramValues[2] = 0;
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	3308      	adds	r3, #8
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
      led2 = OFF;
 8000c32:	4b24      	ldr	r3, [pc, #144]	; (8000cc4 <LED+0xfc>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
}
 8000c38:	e03b      	b.n	8000cb2 <LED+0xea>
	else if (strncmp(paramStr, "BLINK", 5) == 0) {
 8000c3a:	2205      	movs	r2, #5
 8000c3c:	4924      	ldr	r1, [pc, #144]	; (8000cd0 <LED+0x108>)
 8000c3e:	6878      	ldr	r0, [r7, #4]
 8000c40:	f008 fb0e 	bl	8009260 <strncmp>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d130      	bne.n	8000cac <LED+0xe4>
		if (strncmp(&paramStr[6], "0", 3) != 0) {
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	3306      	adds	r3, #6
 8000c4e:	4921      	ldr	r1, [pc, #132]	; (8000cd4 <LED+0x10c>)
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff fabd 	bl	80001d0 <strcmp>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d01c      	beq.n	8000c96 <LED+0xce>
		   paramValues[2] = atoi(&paramStr[6]);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	1d9a      	adds	r2, r3, #6
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	f103 0408 	add.w	r4, r3, #8
 8000c66:	4610      	mov	r0, r2
 8000c68:	f007 fa84 	bl	8008174 <atoi>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	6023      	str	r3, [r4, #0]
		   msValue = atoi(&paramStr[6]);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3306      	adds	r3, #6
 8000c74:	4618      	mov	r0, r3
 8000c76:	f007 fa7d 	bl	8008174 <atoi>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4a16      	ldr	r2, [pc, #88]	; (8000cd8 <LED+0x110>)
 8000c7e:	6013      	str	r3, [r2, #0]
         paramValues[0] = 0;
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
         paramValues[1] = 0;
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	3304      	adds	r3, #4
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
         led2 = BLINKING;
 8000c8e:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <LED+0xfc>)
 8000c90:	2202      	movs	r2, #2
 8000c92:	701a      	strb	r2, [r3, #0]
 8000c94:	e003      	b.n	8000c9e <LED+0xd6>
			paramValues[2] = 0;
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	3308      	adds	r3, #8
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
		printf("\r\nLED BLINK %d", msValue);
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <LED+0x110>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	480d      	ldr	r0, [pc, #52]	; (8000cdc <LED+0x114>)
 8000ca6:	f008 f8df 	bl	8008e68 <iprintf>
}
 8000caa:	e002      	b.n	8000cb2 <LED+0xea>
		printf("\r\nUNKNOWN LED COMMAND");
 8000cac:	480c      	ldr	r0, [pc, #48]	; (8000ce0 <LED+0x118>)
 8000cae:	f008 f8db 	bl	8008e68 <iprintf>
}
 8000cb2:	bf00      	nop
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd90      	pop	{r4, r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	0800aeb0 	.word	0x0800aeb0
 8000cc0:	0800aeb4 	.word	0x0800aeb4
 8000cc4:	20000774 	.word	0x20000774
 8000cc8:	0800aec0 	.word	0x0800aec0
 8000ccc:	0800aec4 	.word	0x0800aec4
 8000cd0:	0800aed0 	.word	0x0800aed0
 8000cd4:	0800aed8 	.word	0x0800aed8
 8000cd8:	20000554 	.word	0x20000554
 8000cdc:	0800aedc 	.word	0x0800aedc
 8000ce0:	0800aeec 	.word	0x0800aeec

08000ce4 <ADC>:

void ADC(char* paramStr, int* paramValues){
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "RO", 2) == 0) {
 8000cee:	2202      	movs	r2, #2
 8000cf0:	491c      	ldr	r1, [pc, #112]	; (8000d64 <ADC+0x80>)
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f008 fab4 	bl	8009260 <strncmp>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d11b      	bne.n	8000d36 <ADC+0x52>
      printf("\r\nADC READ ONCE");
 8000cfe:	481a      	ldr	r0, [pc, #104]	; (8000d68 <ADC+0x84>)
 8000d00:	f008 f8b2 	bl	8008e68 <iprintf>
      // Start ADC Conversion
      HAL_ADC_Start(&hadc1);
 8000d04:	4819      	ldr	r0, [pc, #100]	; (8000d6c <ADC+0x88>)
 8000d06:	f001 fc03 	bl	8002510 <HAL_ADC_Start>
      HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	4817      	ldr	r0, [pc, #92]	; (8000d6c <ADC+0x88>)
 8000d0e:	f001 fd38 	bl	8002782 <HAL_ADCEx_Calibration_Start>

      // Poll ADC1 Peripheral & TimeOut = 1mSec
      HAL_ADC_PollForConversion(&hadc1, 1);
 8000d12:	2101      	movs	r1, #1
 8000d14:	4815      	ldr	r0, [pc, #84]	; (8000d6c <ADC+0x88>)
 8000d16:	f001 fc69 	bl	80025ec <HAL_ADC_PollForConversion>
      // Read The ADC Conversion Result - using 3300 + 400 offset to
      // calculate the analog value
      printf("\r\nAA Battery voltage: %ld mV", 3700*HAL_ADC_GetValue(&hadc1)/4096);
 8000d1a:	4814      	ldr	r0, [pc, #80]	; (8000d6c <ADC+0x88>)
 8000d1c:	f001 fd24 	bl	8002768 <HAL_ADC_GetValue>
 8000d20:	4603      	mov	r3, r0
 8000d22:	f640 6274 	movw	r2, #3700	; 0xe74
 8000d26:	fb02 f303 	mul.w	r3, r2, r3
 8000d2a:	0b1b      	lsrs	r3, r3, #12
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4810      	ldr	r0, [pc, #64]	; (8000d70 <ADC+0x8c>)
 8000d30:	f008 f89a 	bl	8008e68 <iprintf>
            "AVRAGE (not implemented)\r\nPOLL (not implemented)\r\nHELP = this printout.");
   }
   else {
      printf("\r\nUNKNOWN ADC COMMAND");
   }
}
 8000d34:	e011      	b.n	8000d5a <ADC+0x76>
   else if (strncmp(paramStr, "HELP", 2) == 0){
 8000d36:	2202      	movs	r2, #2
 8000d38:	490e      	ldr	r1, [pc, #56]	; (8000d74 <ADC+0x90>)
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f008 fa90 	bl	8009260 <strncmp>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d106      	bne.n	8000d54 <ADC+0x70>
      printf("\r\nThe ADC command takes the following parameters\r\n");
 8000d46:	480c      	ldr	r0, [pc, #48]	; (8000d78 <ADC+0x94>)
 8000d48:	f008 f8f4 	bl	8008f34 <puts>
      printf("RO = Read Once\r\n" \
 8000d4c:	480b      	ldr	r0, [pc, #44]	; (8000d7c <ADC+0x98>)
 8000d4e:	f008 f88b 	bl	8008e68 <iprintf>
}
 8000d52:	e002      	b.n	8000d5a <ADC+0x76>
      printf("\r\nUNKNOWN ADC COMMAND");
 8000d54:	480a      	ldr	r0, [pc, #40]	; (8000d80 <ADC+0x9c>)
 8000d56:	f008 f887 	bl	8008e68 <iprintf>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	0800af04 	.word	0x0800af04
 8000d68:	0800af08 	.word	0x0800af08
 8000d6c:	20000558 	.word	0x20000558
 8000d70:	0800af18 	.word	0x0800af18
 8000d74:	0800af38 	.word	0x0800af38
 8000d78:	0800af40 	.word	0x0800af40
 8000d7c:	0800af74 	.word	0x0800af74
 8000d80:	0800afcc 	.word	0x0800afcc

08000d84 <TIM>:

void TIM(char* paramStr, int* paramValues) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "OS", 2) == 0) {      
 8000d8e:	2202      	movs	r2, #2
 8000d90:	493b      	ldr	r1, [pc, #236]	; (8000e80 <TIM+0xfc>)
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f008 fa64 	bl	8009260 <strncmp>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d11b      	bne.n	8000dd6 <TIM+0x52>
      __HAL_TIM_SET_AUTORELOAD(&htim2, atoi(&paramStr[3]));
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	3303      	adds	r3, #3
 8000da2:	4618      	mov	r0, r3
 8000da4:	f007 f9e6 	bl	8008174 <atoi>
 8000da8:	4602      	mov	r2, r0
 8000daa:	4b36      	ldr	r3, [pc, #216]	; (8000e84 <TIM+0x100>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	62da      	str	r2, [r3, #44]	; 0x2c
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	3303      	adds	r3, #3
 8000db4:	4618      	mov	r0, r3
 8000db6:	f007 f9dd 	bl	8008174 <atoi>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b31      	ldr	r3, [pc, #196]	; (8000e84 <TIM+0x100>)
 8000dc0:	60da      	str	r2, [r3, #12]
      printf("\r\nOne Shot timer with period: %d", (int)htim2.Init.Period);
 8000dc2:	4b30      	ldr	r3, [pc, #192]	; (8000e84 <TIM+0x100>)
 8000dc4:	68db      	ldr	r3, [r3, #12]
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	482f      	ldr	r0, [pc, #188]	; (8000e88 <TIM+0x104>)
 8000dca:	f008 f84d 	bl	8008e68 <iprintf>
      // The timer2 struct is updated accordingly to the __HAL_TIM_SET_AUTORELOAD() function.
      
      HAL_TIM_Base_Start_IT(&htim2);
 8000dce:	482d      	ldr	r0, [pc, #180]	; (8000e84 <TIM+0x100>)
 8000dd0:	f004 fdea 	bl	80059a8 <HAL_TIM_Base_Start_IT>
      printf("\r\nSome help text for the Timer CountDown (TCD) command-set here...");
   }
   else {
      printf("\r\nUNKNOWN TCD COMMAND");
   }
}
 8000dd4:	e04f      	b.n	8000e76 <TIM+0xf2>
   else if (strncmp(paramStr, "PERIOD", 6) == 0) {
 8000dd6:	2206      	movs	r2, #6
 8000dd8:	492c      	ldr	r1, [pc, #176]	; (8000e8c <TIM+0x108>)
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f008 fa40 	bl	8009260 <strncmp>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d118      	bne.n	8000e18 <TIM+0x94>
      __HAL_TIM_SET_AUTORELOAD(&htim2, atoi(&paramStr[7]));
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	3307      	adds	r3, #7
 8000dea:	4618      	mov	r0, r3
 8000dec:	f007 f9c2 	bl	8008174 <atoi>
 8000df0:	4602      	mov	r2, r0
 8000df2:	4b24      	ldr	r3, [pc, #144]	; (8000e84 <TIM+0x100>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3307      	adds	r3, #7
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f007 f9b9 	bl	8008174 <atoi>
 8000e02:	4603      	mov	r3, r0
 8000e04:	461a      	mov	r2, r3
 8000e06:	4b1f      	ldr	r3, [pc, #124]	; (8000e84 <TIM+0x100>)
 8000e08:	60da      	str	r2, [r3, #12]
      printf("\r\nAuto-reload period: %d", (int)htim2.Init.Period);
 8000e0a:	4b1e      	ldr	r3, [pc, #120]	; (8000e84 <TIM+0x100>)
 8000e0c:	68db      	ldr	r3, [r3, #12]
 8000e0e:	4619      	mov	r1, r3
 8000e10:	481f      	ldr	r0, [pc, #124]	; (8000e90 <TIM+0x10c>)
 8000e12:	f008 f829 	bl	8008e68 <iprintf>
}
 8000e16:	e02e      	b.n	8000e76 <TIM+0xf2>
   else if (strncmp(paramStr, "REPEAT", 6) == 0) {
 8000e18:	2206      	movs	r2, #6
 8000e1a:	491e      	ldr	r1, [pc, #120]	; (8000e94 <TIM+0x110>)
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f008 fa1f 	bl	8009260 <strncmp>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d117      	bne.n	8000e58 <TIM+0xd4>
      timRepeat = atoi(&paramStr[7]);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3307      	adds	r3, #7
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f007 f9a1 	bl	8008174 <atoi>
 8000e32:	4603      	mov	r3, r0
 8000e34:	4a18      	ldr	r2, [pc, #96]	; (8000e98 <TIM+0x114>)
 8000e36:	6013      	str	r3, [r2, #0]
      timRepeatCount = 0;
 8000e38:	4b18      	ldr	r3, [pc, #96]	; (8000e9c <TIM+0x118>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
      HAL_TIM_Base_Start_IT(&htim2);
 8000e3e:	4811      	ldr	r0, [pc, #68]	; (8000e84 <TIM+0x100>)
 8000e40:	f004 fdb2 	bl	80059a8 <HAL_TIM_Base_Start_IT>
      timMode = REPEAT;
 8000e44:	4b16      	ldr	r3, [pc, #88]	; (8000ea0 <TIM+0x11c>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	701a      	strb	r2, [r3, #0]
      printf("\r\nAuto-reload repeat % times", timRepeat);
 8000e4a:	4b13      	ldr	r3, [pc, #76]	; (8000e98 <TIM+0x114>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4814      	ldr	r0, [pc, #80]	; (8000ea4 <TIM+0x120>)
 8000e52:	f008 f809 	bl	8008e68 <iprintf>
}
 8000e56:	e00e      	b.n	8000e76 <TIM+0xf2>
   else if (strncmp(paramStr, "HELP", 2) == 0){
 8000e58:	2202      	movs	r2, #2
 8000e5a:	4913      	ldr	r1, [pc, #76]	; (8000ea8 <TIM+0x124>)
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f008 f9ff 	bl	8009260 <strncmp>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d103      	bne.n	8000e70 <TIM+0xec>
      printf("\r\nSome help text for the Timer CountDown (TCD) command-set here...");
 8000e68:	4810      	ldr	r0, [pc, #64]	; (8000eac <TIM+0x128>)
 8000e6a:	f007 fffd 	bl	8008e68 <iprintf>
}
 8000e6e:	e002      	b.n	8000e76 <TIM+0xf2>
      printf("\r\nUNKNOWN TCD COMMAND");
 8000e70:	480f      	ldr	r0, [pc, #60]	; (8000eb0 <TIM+0x12c>)
 8000e72:	f007 fff9 	bl	8008e68 <iprintf>
}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	0800afe4 	.word	0x0800afe4
 8000e84:	200005fc 	.word	0x200005fc
 8000e88:	0800afe8 	.word	0x0800afe8
 8000e8c:	0800b00c 	.word	0x0800b00c
 8000e90:	0800b014 	.word	0x0800b014
 8000e94:	0800b030 	.word	0x0800b030
 8000e98:	20000000 	.word	0x20000000
 8000e9c:	20000550 	.word	0x20000550
 8000ea0:	20000775 	.word	0x20000775
 8000ea4:	0800b038 	.word	0x0800b038
 8000ea8:	0800af38 	.word	0x0800af38
 8000eac:	0800b058 	.word	0x0800b058
 8000eb0:	0800b09c 	.word	0x0800b09c

08000eb4 <SYS>:

void SYS(char* paramStr, int* paramValues){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "BN", 2) == 0) {
 8000ebe:	2202      	movs	r2, #2
 8000ec0:	4914      	ldr	r1, [pc, #80]	; (8000f14 <SYS+0x60>)
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f008 f9cc 	bl	8009260 <strncmp>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d104      	bne.n	8000ed8 <SYS+0x24>
      printf("\r\nBuild no.:%d", BUILD);
 8000ece:	21b1      	movs	r1, #177	; 0xb1
 8000ed0:	4811      	ldr	r0, [pc, #68]	; (8000f18 <SYS+0x64>)
 8000ed2:	f007 ffc9 	bl	8008e68 <iprintf>
   }
   else if (strncmp(paramStr, "VER", 2) == 0) {
      printf("\r\nVersion:%d.%d", MAJOR_VERSION, MINOR_VERSION);
   }

}
 8000ed6:	e019      	b.n	8000f0c <SYS+0x58>
   else if (strncmp(paramStr, "BD", 2) == 0) {
 8000ed8:	2202      	movs	r2, #2
 8000eda:	4910      	ldr	r1, [pc, #64]	; (8000f1c <SYS+0x68>)
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f008 f9bf 	bl	8009260 <strncmp>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d104      	bne.n	8000ef2 <SYS+0x3e>
      printf("\r\nBuild date: %s", BUILD_DATE_AND_TIME);
 8000ee8:	490d      	ldr	r1, [pc, #52]	; (8000f20 <SYS+0x6c>)
 8000eea:	480e      	ldr	r0, [pc, #56]	; (8000f24 <SYS+0x70>)
 8000eec:	f007 ffbc 	bl	8008e68 <iprintf>
}
 8000ef0:	e00c      	b.n	8000f0c <SYS+0x58>
   else if (strncmp(paramStr, "VER", 2) == 0) {
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	490c      	ldr	r1, [pc, #48]	; (8000f28 <SYS+0x74>)
 8000ef6:	6878      	ldr	r0, [r7, #4]
 8000ef8:	f008 f9b2 	bl	8009260 <strncmp>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d104      	bne.n	8000f0c <SYS+0x58>
      printf("\r\nVersion:%d.%d", MAJOR_VERSION, MINOR_VERSION);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2100      	movs	r1, #0
 8000f06:	4809      	ldr	r0, [pc, #36]	; (8000f2c <SYS+0x78>)
 8000f08:	f007 ffae 	bl	8008e68 <iprintf>
}
 8000f0c:	bf00      	nop
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	0800b0b4 	.word	0x0800b0b4
 8000f18:	0800b0b8 	.word	0x0800b0b8
 8000f1c:	0800b0c8 	.word	0x0800b0c8
 8000f20:	0800b0cc 	.word	0x0800b0cc
 8000f24:	0800b0e8 	.word	0x0800b0e8
 8000f28:	0800b0fc 	.word	0x0800b0fc
 8000f2c:	0800b100 	.word	0x0800b100

08000f30 <CO2>:

void CO2(char* paramStr, int* paramValues) {
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b08a      	sub	sp, #40	; 0x28
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "START", 5) == 0) {
 8000f3a:	2205      	movs	r2, #5
 8000f3c:	4941      	ldr	r1, [pc, #260]	; (8001044 <CO2+0x114>)
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f008 f98e 	bl	8009260 <strncmp>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d103      	bne.n	8000f52 <CO2+0x22>
      ContinuousMeasurement(0);
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	f000 fd84 	bl	8001a58 <ContinuousMeasurement>
   *************/

   else {
      printf("\r\nUNKNOWN TCD COMMAND");
   }
}
 8000f50:	e073      	b.n	800103a <CO2+0x10a>
   else if (strncmp(paramStr, "STOP", 4) == 0) {
 8000f52:	2204      	movs	r2, #4
 8000f54:	493c      	ldr	r1, [pc, #240]	; (8001048 <CO2+0x118>)
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f008 f982 	bl	8009260 <strncmp>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d102      	bne.n	8000f68 <CO2+0x38>
      StopContinuousMeasurement();
 8000f62:	f000 fdaf 	bl	8001ac4 <StopContinuousMeasurement>
}
 8000f66:	e068      	b.n	800103a <CO2+0x10a>
   else if (strncmp(paramStr, "VERSION", 7) == 0) {
 8000f68:	2207      	movs	r2, #7
 8000f6a:	4938      	ldr	r1, [pc, #224]	; (800104c <CO2+0x11c>)
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f008 f977 	bl	8009260 <strncmp>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d102      	bne.n	8000f7e <CO2+0x4e>
      ReadFirmwareVersion();
 8000f78:	f000 fd36 	bl	80019e8 <ReadFirmwareVersion>
}
 8000f7c:	e05d      	b.n	800103a <CO2+0x10a>
   else if (strncmp(paramStr, "INTERVAL", sizeof("INTERVAL")) == 0){
 8000f7e:	4934      	ldr	r1, [pc, #208]	; (8001050 <CO2+0x120>)
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f7ff f925 	bl	80001d0 <strcmp>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d103      	bne.n	8000f94 <CO2+0x64>
      SetMeasurementInterval(2); // will probably only work with 2 sec interval since the crc is pre-calculated for this value.
 8000f8c:	2002      	movs	r0, #2
 8000f8e:	f000 fdbd 	bl	8001b0c <SetMeasurementInterval>
}
 8000f92:	e052      	b.n	800103a <CO2+0x10a>
   else if (strncmp(paramStr, "READ", 4) == 0) {
 8000f94:	2204      	movs	r2, #4
 8000f96:	492f      	ldr	r1, [pc, #188]	; (8001054 <CO2+0x124>)
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f008 f961 	bl	8009260 <strncmp>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d13b      	bne.n	800101c <CO2+0xec>
      if (1 == ReadMeasurement(data, sizeof(data))) {
 8000fa4:	f107 030c 	add.w	r3, r7, #12
 8000fa8:	2114      	movs	r1, #20
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fde4 	bl	8001b78 <ReadMeasurement>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d12e      	bne.n	8001014 <CO2+0xe4>
         tempU32 = (unsigned int)((((unsigned int)data[0]) << 24) |
 8000fb6:	7b3b      	ldrb	r3, [r7, #12]
 8000fb8:	061a      	lsls	r2, r3, #24
         (((unsigned int)data[1]) << 16) |
 8000fba:	7b7b      	ldrb	r3, [r7, #13]
 8000fbc:	041b      	lsls	r3, r3, #16
         tempU32 = (unsigned int)((((unsigned int)data[0]) << 24) |
 8000fbe:	431a      	orrs	r2, r3
         (((unsigned int)data[3]) << 8) |
 8000fc0:	7bfb      	ldrb	r3, [r7, #15]
 8000fc2:	021b      	lsls	r3, r3, #8
         (((unsigned int)data[1]) << 16) |
 8000fc4:	4313      	orrs	r3, r2
         ((unsigned int)data[4]));
 8000fc6:	7c3a      	ldrb	r2, [r7, #16]
         tempU32 = (unsigned int)((((unsigned int)data[0]) << 24) |
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	60bb      	str	r3, [r7, #8]
         co2Concentration = *(float*)&tempU32; // co2Concentration = 439.09f
 8000fcc:	f107 0308 	add.w	r3, r7, #8
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	627b      	str	r3, [r7, #36]	; 0x24
         tempU32 = (unsigned int)((((unsigned int)data[6]) << 24) |
 8000fd4:	7cbb      	ldrb	r3, [r7, #18]
 8000fd6:	061a      	lsls	r2, r3, #24
         (((unsigned int)data[7]) << 16) |
 8000fd8:	7cfb      	ldrb	r3, [r7, #19]
 8000fda:	041b      	lsls	r3, r3, #16
         tempU32 = (unsigned int)((((unsigned int)data[6]) << 24) |
 8000fdc:	431a      	orrs	r2, r3
         (((unsigned int)data[9]) << 8) |
 8000fde:	7d7b      	ldrb	r3, [r7, #21]
 8000fe0:	021b      	lsls	r3, r3, #8
         (((unsigned int)data[7]) << 16) |
 8000fe2:	4313      	orrs	r3, r2
         ((unsigned int)data[10]));
 8000fe4:	7dba      	ldrb	r2, [r7, #22]
         tempU32 = (unsigned int)((((unsigned int)data[6]) << 24) |
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	60bb      	str	r3, [r7, #8]
         temperature = *(float*)&tempU32; // co2Concentration = 439.09f
 8000fea:	f107 0308 	add.w	r3, r7, #8
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	623b      	str	r3, [r7, #32]
         printf("\r\nco2Concentration = %f", co2Concentration);
 8000ff2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000ff4:	f7ff fab8 	bl	8000568 <__aeabi_f2d>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	4816      	ldr	r0, [pc, #88]	; (8001058 <CO2+0x128>)
 8000ffe:	f007 ff33 	bl	8008e68 <iprintf>
         printf("\r\ntemperature = %f", temperature);
 8001002:	6a38      	ldr	r0, [r7, #32]
 8001004:	f7ff fab0 	bl	8000568 <__aeabi_f2d>
 8001008:	4602      	mov	r2, r0
 800100a:	460b      	mov	r3, r1
 800100c:	4813      	ldr	r0, [pc, #76]	; (800105c <CO2+0x12c>)
 800100e:	f007 ff2b 	bl	8008e68 <iprintf>
}
 8001012:	e012      	b.n	800103a <CO2+0x10a>
         printf("\r\nReading sensor-data failed!");
 8001014:	4812      	ldr	r0, [pc, #72]	; (8001060 <CO2+0x130>)
 8001016:	f007 ff27 	bl	8008e68 <iprintf>
}
 800101a:	e00e      	b.n	800103a <CO2+0x10a>
   else if (strncmp(paramStr, "HELP", 4) == 0){
 800101c:	2204      	movs	r2, #4
 800101e:	4911      	ldr	r1, [pc, #68]	; (8001064 <CO2+0x134>)
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f008 f91d 	bl	8009260 <strncmp>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d103      	bne.n	8001034 <CO2+0x104>
      printf("\r\nSome help text for the CO2 Measurement command-set here...");
 800102c:	480e      	ldr	r0, [pc, #56]	; (8001068 <CO2+0x138>)
 800102e:	f007 ff1b 	bl	8008e68 <iprintf>
}
 8001032:	e002      	b.n	800103a <CO2+0x10a>
      printf("\r\nUNKNOWN TCD COMMAND");
 8001034:	480d      	ldr	r0, [pc, #52]	; (800106c <CO2+0x13c>)
 8001036:	f007 ff17 	bl	8008e68 <iprintf>
}
 800103a:	bf00      	nop
 800103c:	3728      	adds	r7, #40	; 0x28
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	0800b110 	.word	0x0800b110
 8001048:	0800b118 	.word	0x0800b118
 800104c:	0800b120 	.word	0x0800b120
 8001050:	0800b128 	.word	0x0800b128
 8001054:	0800b134 	.word	0x0800b134
 8001058:	0800b13c 	.word	0x0800b13c
 800105c:	0800b154 	.word	0x0800b154
 8001060:	0800b168 	.word	0x0800b168
 8001064:	0800af38 	.word	0x0800af38
 8001068:	0800b188 	.word	0x0800b188
 800106c:	0800b09c 	.word	0x0800b09c

08001070 <promt>:
  {"TCD", 4, 7, {"OS", "PERIOD", "REPEAT", "HELP"}, {0, 500, 10, 0}, &TIM},
  {"CO2", 4, 7, {"READ", "VERSION", "INTERVAL", "HELP"}, {0, 1000, 60, 0}, &CO2},
  {"SYS", 3, 4, {"BN", "BD", "VER"}, {0, 0, 0}, &SYS}
};

void promt() {
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
   printf("\r\nNUCLEO> ");
 8001074:	4805      	ldr	r0, [pc, #20]	; (800108c <promt+0x1c>)
 8001076:	f007 fef7 	bl	8008e68 <iprintf>
   fflush(stdout);
 800107a:	4b05      	ldr	r3, [pc, #20]	; (8001090 <promt+0x20>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	4618      	mov	r0, r3
 8001082:	f007 fe1b 	bl	8008cbc <fflush>
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	0800b1c8 	.word	0x0800b1c8
 8001090:	200003c4 	.word	0x200003c4

08001094 <executeCmd>:

uint8_t executeCmd(char *termInput, int cmdLength) {
 8001094:	b590      	push	{r4, r7, lr}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
   int i = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
   size_t numberOfCommands = sizeof(mcuCmds) / sizeof(mcuCmds[0]);
 80010a2:	2305      	movs	r3, #5
 80010a4:	60bb      	str	r3, [r7, #8]

   // Check if the entered command is part of the command-list for this application.
   for (; i < numberOfCommands; i++) {
 80010a6:	e03d      	b.n	8001124 <executeCmd+0x90>
 	  if (strncmp(mcuCmds[i].name, termInput, strlen(mcuCmds[i].name)) == 0) {
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	22ac      	movs	r2, #172	; 0xac
 80010ac:	fb02 f303 	mul.w	r3, r2, r3
 80010b0:	4a27      	ldr	r2, [pc, #156]	; (8001150 <executeCmd+0xbc>)
 80010b2:	189c      	adds	r4, r3, r2
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	22ac      	movs	r2, #172	; 0xac
 80010b8:	fb02 f303 	mul.w	r3, r2, r3
 80010bc:	4a24      	ldr	r2, [pc, #144]	; (8001150 <executeCmd+0xbc>)
 80010be:	4413      	add	r3, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff f8e5 	bl	8000290 <strlen>
 80010c6:	4603      	mov	r3, r0
 80010c8:	461a      	mov	r2, r3
 80010ca:	6879      	ldr	r1, [r7, #4]
 80010cc:	4620      	mov	r0, r4
 80010ce:	f008 f8c7 	bl	8009260 <strncmp>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d122      	bne.n	800111e <executeCmd+0x8a>
 		 mcuCmds[i].cmdFunction((char*)&termInput[strlen(mcuCmds[i].name)+1], (int*) &mcuCmds[i].paramValues);
 80010d8:	4a1d      	ldr	r2, [pc, #116]	; (8001150 <executeCmd+0xbc>)
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	21ac      	movs	r1, #172	; 0xac
 80010de:	fb01 f303 	mul.w	r3, r1, r3
 80010e2:	4413      	add	r3, r2
 80010e4:	33a8      	adds	r3, #168	; 0xa8
 80010e6:	681c      	ldr	r4, [r3, #0]
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	22ac      	movs	r2, #172	; 0xac
 80010ec:	fb02 f303 	mul.w	r3, r2, r3
 80010f0:	4a17      	ldr	r2, [pc, #92]	; (8001150 <executeCmd+0xbc>)
 80010f2:	4413      	add	r3, r2
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff f8cb 	bl	8000290 <strlen>
 80010fa:	4603      	mov	r3, r0
 80010fc:	3301      	adds	r3, #1
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	441a      	add	r2, r3
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	21ac      	movs	r1, #172	; 0xac
 8001106:	fb01 f303 	mul.w	r3, r1, r3
 800110a:	3380      	adds	r3, #128	; 0x80
 800110c:	4910      	ldr	r1, [pc, #64]	; (8001150 <executeCmd+0xbc>)
 800110e:	440b      	add	r3, r1
 8001110:	4619      	mov	r1, r3
 8001112:	4610      	mov	r0, r2
 8001114:	47a0      	blx	r4
       /*** for test only...
 		 printf("\r\nparamValues[0]: %d, paramValues[1]: %d, paramValues[2]: %d",
               mcuCmds[i].paramValues[0],mcuCmds[i].paramValues[1],mcuCmds[i].paramValues[2]);
               ***/
 		 promt();
 8001116:	f7ff ffab 	bl	8001070 <promt>
     	 return 0;
 800111a:	2300      	movs	r3, #0
 800111c:	e014      	b.n	8001148 <executeCmd+0xb4>
   for (; i < numberOfCommands; i++) {
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	3301      	adds	r3, #1
 8001122:	60fb      	str	r3, [r7, #12]
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	68ba      	ldr	r2, [r7, #8]
 8001128:	429a      	cmp	r2, r3
 800112a:	d8bd      	bhi.n	80010a8 <executeCmd+0x14>
      }
   }

   // Execute the command if part of the command-list.
   if (i >= numberOfCommands) {
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	68ba      	ldr	r2, [r7, #8]
 8001130:	429a      	cmp	r2, r3
 8001132:	d808      	bhi.n	8001146 <executeCmd+0xb2>
      printf("\r\nThe command: %s[%d], is not recognized", termInput, numberOfCommands);
 8001134:	68ba      	ldr	r2, [r7, #8]
 8001136:	6879      	ldr	r1, [r7, #4]
 8001138:	4806      	ldr	r0, [pc, #24]	; (8001154 <executeCmd+0xc0>)
 800113a:	f007 fe95 	bl	8008e68 <iprintf>
      promt();
 800113e:	f7ff ff97 	bl	8001070 <promt>
      return -1;
 8001142:	23ff      	movs	r3, #255	; 0xff
 8001144:	e000      	b.n	8001148 <executeCmd+0xb4>
   }
   else {
	  return -2;
 8001146:	23fe      	movs	r3, #254	; 0xfe
   }
}
 8001148:	4618      	mov	r0, r3
 800114a:	3714      	adds	r7, #20
 800114c:	46bd      	mov	sp, r7
 800114e:	bd90      	pop	{r4, r7, pc}
 8001150:	20000004 	.word	0x20000004
 8001154:	0800b1d4 	.word	0x0800b1d4

08001158 <lcdInterfaceInit>:
 *
 */
#include "main.h"
#include "lcd16x2.h"

int lcdInterfaceInit() {
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
   // Setting the mode register
   // 01: General purpose output mode - for PB0 - PB3 & PB6 & PB7 the 32bit-map
   // will look like this: 0b00000000000000000000000000000000
   //                                        B7  B5B4------B0
   //                      0b00000000000000000101000001010101 = 0x0005055
   GPIOB->MODER |= 0x5055;
 800115c:	4b0a      	ldr	r3, [pc, #40]	; (8001188 <lcdInterfaceInit+0x30>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a09      	ldr	r2, [pc, #36]	; (8001188 <lcdInterfaceInit+0x30>)
 8001162:	f443 43a0 	orr.w	r3, r3, #20480	; 0x5000
 8001166:	f043 0355 	orr.w	r3, r3, #85	; 0x55
 800116a:	6013      	str	r3, [r2, #0]
   // GPIO port output type: 0 = Output push-pull (reset state)
   //GPIOB_OTYPER |= 0b0000000000000000;

   // GPIO port output speed
   // 01: Medium speed
   GPIOB->OSPEEDR |= 0x5055;
 800116c:	4b06      	ldr	r3, [pc, #24]	; (8001188 <lcdInterfaceInit+0x30>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	4a05      	ldr	r2, [pc, #20]	; (8001188 <lcdInterfaceInit+0x30>)
 8001172:	f443 43a0 	orr.w	r3, r3, #20480	; 0x5000
 8001176:	f043 0355 	orr.w	r3, r3, #85	; 0x55
 800117a:	6093      	str	r3, [r2, #8]
   // GPIO port pull-up/pull-down register
   // 00: No pull-up, pull-down
   //GPIOB_PUPDR |= 0b0000000000000000;


   return 0;
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr
 8001188:	48000400 	.word	0x48000400

0800118c <lcdRegLatch>:
void lcdRegLatch(uint8_t cmd) {
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
   // Check the timing sequence for the 4-bit data transfer!
   // The EN pin is the 'enable' line we use this to tell the LCD when data is ready for reading.
   // Clear the 4 least significant bits of the output (16-bit) B register.

   GPIOB->ODR &= ~0b0000000000001111; // Has to be done prior every tuple transfer
 8001196:	4b1e      	ldr	r3, [pc, #120]	; (8001210 <lcdRegLatch+0x84>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	4a1d      	ldr	r2, [pc, #116]	; (8001210 <lcdRegLatch+0x84>)
 800119c:	f023 030f 	bic.w	r3, r3, #15
 80011a0:	6153      	str	r3, [r2, #20]
   // Set first most significant nibble on the 4-bit data-bus.
   GPIOB->ODR |= (cmd >> 4) & 0xf;
 80011a2:	4b1b      	ldr	r3, [pc, #108]	; (8001210 <lcdRegLatch+0x84>)
 80011a4:	695a      	ldr	r2, [r3, #20]
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	091b      	lsrs	r3, r3, #4
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	f003 030f 	and.w	r3, r3, #15
 80011b0:	4917      	ldr	r1, [pc, #92]	; (8001210 <lcdRegLatch+0x84>)
 80011b2:	4313      	orrs	r3, r2
 80011b4:	614b      	str	r3, [r1, #20]
   // Set Enable (PB7) "high" to latch the first most significant bits into the instruction or data register.
   GPIOB->ODR |= 0b0000000010000000;
 80011b6:	4b16      	ldr	r3, [pc, #88]	; (8001210 <lcdRegLatch+0x84>)
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	4a15      	ldr	r2, [pc, #84]	; (8001210 <lcdRegLatch+0x84>)
 80011bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011c0:	6153      	str	r3, [r2, #20]
   // Delay for min. 1us.

   // set Enable (PB7) "low" -> ready the lower ordet nibble into instruction or data register.
   GPIOB->ODR &= ~0b0000000010000000;
 80011c2:	4b13      	ldr	r3, [pc, #76]	; (8001210 <lcdRegLatch+0x84>)
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	4a12      	ldr	r2, [pc, #72]	; (8001210 <lcdRegLatch+0x84>)
 80011c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011cc:	6153      	str	r3, [r2, #20]
   // delay?

   // Clear the 4 least significant bits of the output B register.
   GPIOB->ODR &= ~0b0000000000001111;
 80011ce:	4b10      	ldr	r3, [pc, #64]	; (8001210 <lcdRegLatch+0x84>)
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	4a0f      	ldr	r2, [pc, #60]	; (8001210 <lcdRegLatch+0x84>)
 80011d4:	f023 030f 	bic.w	r3, r3, #15
 80011d8:	6153      	str	r3, [r2, #20]

   // Load the lower order nibble on the 4-bit data-bus.
   GPIOB->ODR |= cmd & 0xf;
 80011da:	4b0d      	ldr	r3, [pc, #52]	; (8001210 <lcdRegLatch+0x84>)
 80011dc:	695a      	ldr	r2, [r3, #20]
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	f003 030f 	and.w	r3, r3, #15
 80011e4:	490a      	ldr	r1, [pc, #40]	; (8001210 <lcdRegLatch+0x84>)
 80011e6:	4313      	orrs	r3, r2
 80011e8:	614b      	str	r3, [r1, #20]
   // Set Enable (PB7) "high" to latch the least significant bits into the instruction or data register.
   GPIOB->ODR |= 0b0000000010000000;
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <lcdRegLatch+0x84>)
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	4a08      	ldr	r2, [pc, #32]	; (8001210 <lcdRegLatch+0x84>)
 80011f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f4:	6153      	str	r3, [r2, #20]
   // Delay for min. 1us.

   // set Enable (PB7) "low" -> will latch inn the high order nibble into the command register.
   GPIOB->ODR &= ~0b0000000010000000;
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <lcdRegLatch+0x84>)
 80011f8:	695b      	ldr	r3, [r3, #20]
 80011fa:	4a05      	ldr	r2, [pc, #20]	; (8001210 <lcdRegLatch+0x84>)
 80011fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001200:	6153      	str	r3, [r2, #20]
   // We're done...
}
 8001202:	bf00      	nop
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	48000400 	.word	0x48000400

08001214 <lcdConfig>:

int lcdConfig() {
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
    DisplayClr(); // clear the display
    LCDPutCmd(ENTRY_MODE); // set cursor movement direction to increment and display shift to off
    *
    */

   GPIOB->ODR &= ~(0b0000000010000000);
 8001218:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <lcdConfig+0x40>)
 800121a:	695b      	ldr	r3, [r3, #20]
 800121c:	4a0d      	ldr	r2, [pc, #52]	; (8001254 <lcdConfig+0x40>)
 800121e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001222:	6153      	str	r3, [r2, #20]
   // Power always on...
   lcdRegLatch(FUNCTION_SET | FUNCTION_8BIT_BUS); //required by display initialization??
 8001224:	2030      	movs	r0, #48	; 0x30
 8001226:	f7ff ffb1 	bl	800118c <lcdRegLatch>
   HAL_Delay(5);
 800122a:	2005      	movs	r0, #5
 800122c:	f000 ffc6 	bl	80021bc <HAL_Delay>
   lcdRegLatch(FUNCTION_SET | FUNCTION_8BIT_BUS); //required by display initialization??
 8001230:	2030      	movs	r0, #48	; 0x30
 8001232:	f7ff ffab 	bl	800118c <lcdRegLatch>
   HAL_Delay(1);
 8001236:	2001      	movs	r0, #1
 8001238:	f000 ffc0 	bl	80021bc <HAL_Delay>

   lcdRegLatch(FUNCTION_SET | FUNCTION_2LINE_DISPLAY);
 800123c:	2028      	movs	r0, #40	; 0x28
 800123e:	f7ff ffa5 	bl	800118c <lcdRegLatch>
   lcdRegLatch(DISPLAY_SETUP | DISPLAY_SETUP_ON);
 8001242:	200c      	movs	r0, #12
 8001244:	f7ff ffa2 	bl	800118c <lcdRegLatch>
   lcdRegLatch(ENTRY_MODE | ENTRY_MODE_INCR);
 8001248:	2006      	movs	r0, #6
 800124a:	f7ff ff9f 	bl	800118c <lcdRegLatch>

   return 0;
 800124e:	2300      	movs	r3, #0
}
 8001250:	4618      	mov	r0, r3
 8001252:	bd80      	pop	{r7, pc}
 8001254:	48000400 	.word	0x48000400

08001258 <lcdInit>:

void lcdInit() {
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
   lcdInterfaceInit();
 800125e:	f7ff ff7b 	bl	8001158 <lcdInterfaceInit>
   lcdConfig();
 8001262:	f7ff ffd7 	bl	8001214 <lcdConfig>
   // Write a character to the display?
   uint8_t txt[] = {'N', 'U', 'C', 'L', 'E', 'O'};
 8001266:	4a0d      	ldr	r2, [pc, #52]	; (800129c <lcdInit+0x44>)
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800126e:	6018      	str	r0, [r3, #0]
 8001270:	3304      	adds	r3, #4
 8001272:	8019      	strh	r1, [r3, #0]
   for (int i = 0; i < sizeof(txt); i++) {
 8001274:	2300      	movs	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	e008      	b.n	800128c <lcdInit+0x34>
      DataRegWrite('N');
 800127a:	204e      	movs	r0, #78	; 0x4e
 800127c:	f000 f810 	bl	80012a0 <DataRegWrite>
      HAL_Delay(1);
 8001280:	2001      	movs	r0, #1
 8001282:	f000 ff9b 	bl	80021bc <HAL_Delay>
   for (int i = 0; i < sizeof(txt); i++) {
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	3301      	adds	r3, #1
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	2b05      	cmp	r3, #5
 8001290:	d9f3      	bls.n	800127a <lcdInit+0x22>
   }
}
 8001292:	bf00      	nop
 8001294:	bf00      	nop
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	0800b200 	.word	0x0800b200

080012a0 <DataRegWrite>:
void InstuctionRegWrite(uint8_t cmd) {
   // RS = 0 (PB6)
   lcdRegLatch(cmd);
}

void DataRegWrite(uint8_t data) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
   // RS = 1 (PB6) to enable data register load...
   GPIOB->ODR |= 0b0000000001000000;
 80012aa:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <DataRegWrite+0x34>)
 80012ac:	695b      	ldr	r3, [r3, #20]
 80012ae:	4a09      	ldr	r2, [pc, #36]	; (80012d4 <DataRegWrite+0x34>)
 80012b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012b4:	6153      	str	r3, [r2, #20]
   //
   lcdRegLatch(data);
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff ff67 	bl	800118c <lcdRegLatch>
   //
   GPIOB->ODR &= ~0b0000000001000000;
 80012be:	4b05      	ldr	r3, [pc, #20]	; (80012d4 <DataRegWrite+0x34>)
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	4a04      	ldr	r2, [pc, #16]	; (80012d4 <DataRegWrite+0x34>)
 80012c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012c8:	6153      	str	r3, [r2, #20]
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	48000400 	.word	0x48000400

080012d8 <_write>:
static void MX_TIM2_Init(void);
static void MX_TIM17_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */

int _write(int fd, char *ptr, int len) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
	//HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 1000);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012ec:	68b9      	ldr	r1, [r7, #8]
 80012ee:	4804      	ldr	r0, [pc, #16]	; (8001300 <_write+0x28>)
 80012f0:	f005 fd68 	bl	8006dc4 <HAL_UART_Transmit>
	return len;
 80012f4:	687b      	ldr	r3, [r7, #4]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20000694 	.word	0x20000694

08001304 <HAL_UART_RxCpltCallback>:
char termInputBuffer[80];
int bytesReceived = 0;
uint8_t led2 = OFF;
uint8_t timMode = ONE_SHOT;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
	//uint8_t UARTnewLine = 10;
	if (UART1_rxBuffer == 13) {
 800130c:	4b21      	ldr	r3, [pc, #132]	; (8001394 <HAL_UART_RxCpltCallback+0x90>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b0d      	cmp	r3, #13
 8001312:	d126      	bne.n	8001362 <HAL_UART_RxCpltCallback+0x5e>
		//HAL_UART_Transmit(&huart1, &UARTnewLine, 1, 100);
		if (bytesReceived > 0) {
 8001314:	4b20      	ldr	r3, [pc, #128]	; (8001398 <HAL_UART_RxCpltCallback+0x94>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	dd1a      	ble.n	8001352 <HAL_UART_RxCpltCallback+0x4e>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800131c:	2201      	movs	r2, #1
 800131e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001322:	481e      	ldr	r0, [pc, #120]	; (800139c <HAL_UART_RxCpltCallback+0x98>)
 8001324:	f002 f916 	bl	8003554 <HAL_GPIO_WritePin>

			executeCmd(&termInputBuffer[0], bytesReceived);
 8001328:	4b1b      	ldr	r3, [pc, #108]	; (8001398 <HAL_UART_RxCpltCallback+0x94>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4619      	mov	r1, r3
 800132e:	481c      	ldr	r0, [pc, #112]	; (80013a0 <HAL_UART_RxCpltCallback+0x9c>)
 8001330:	f7ff feb0 	bl	8001094 <executeCmd>
			bytesReceived = 0;
 8001334:	4b18      	ldr	r3, [pc, #96]	; (8001398 <HAL_UART_RxCpltCallback+0x94>)
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
			memset(termInputBuffer, 0, 80);
 800133a:	2250      	movs	r2, #80	; 0x50
 800133c:	2100      	movs	r1, #0
 800133e:	4818      	ldr	r0, [pc, #96]	; (80013a0 <HAL_UART_RxCpltCallback+0x9c>)
 8001340:	f007 ff86 	bl	8009250 <memset>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001344:	2200      	movs	r2, #0
 8001346:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800134a:	4814      	ldr	r0, [pc, #80]	; (800139c <HAL_UART_RxCpltCallback+0x98>)
 800134c:	f002 f902 	bl	8003554 <HAL_GPIO_WritePin>
 8001350:	e001      	b.n	8001356 <HAL_UART_RxCpltCallback+0x52>
		} else {
			promt();
 8001352:	f7ff fe8d 	bl	8001070 <promt>
		}
		HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 8001356:	2201      	movs	r2, #1
 8001358:	490e      	ldr	r1, [pc, #56]	; (8001394 <HAL_UART_RxCpltCallback+0x90>)
 800135a:	4812      	ldr	r0, [pc, #72]	; (80013a4 <HAL_UART_RxCpltCallback+0xa0>)
 800135c:	f005 fdbc 	bl	8006ed8 <HAL_UART_Receive_IT>
		return;
 8001360:	e015      	b.n	800138e <HAL_UART_RxCpltCallback+0x8a>
	}
	HAL_UART_Transmit(&huart1, &UART1_rxBuffer, 1, 100);
 8001362:	2364      	movs	r3, #100	; 0x64
 8001364:	2201      	movs	r2, #1
 8001366:	490b      	ldr	r1, [pc, #44]	; (8001394 <HAL_UART_RxCpltCallback+0x90>)
 8001368:	480e      	ldr	r0, [pc, #56]	; (80013a4 <HAL_UART_RxCpltCallback+0xa0>)
 800136a:	f005 fd2b 	bl	8006dc4 <HAL_UART_Transmit>
	termInputBuffer[bytesReceived] = UART1_rxBuffer;
 800136e:	4b0a      	ldr	r3, [pc, #40]	; (8001398 <HAL_UART_RxCpltCallback+0x94>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a08      	ldr	r2, [pc, #32]	; (8001394 <HAL_UART_RxCpltCallback+0x90>)
 8001374:	7811      	ldrb	r1, [r2, #0]
 8001376:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <HAL_UART_RxCpltCallback+0x9c>)
 8001378:	54d1      	strb	r1, [r2, r3]
	bytesReceived++;
 800137a:	4b07      	ldr	r3, [pc, #28]	; (8001398 <HAL_UART_RxCpltCallback+0x94>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	3301      	adds	r3, #1
 8001380:	4a05      	ldr	r2, [pc, #20]	; (8001398 <HAL_UART_RxCpltCallback+0x94>)
 8001382:	6013      	str	r3, [r2, #0]
	// re-trigger the interrupt...
	HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 8001384:	2201      	movs	r2, #1
 8001386:	4903      	ldr	r1, [pc, #12]	; (8001394 <HAL_UART_RxCpltCallback+0x90>)
 8001388:	4806      	ldr	r0, [pc, #24]	; (80013a4 <HAL_UART_RxCpltCallback+0xa0>)
 800138a:	f005 fda5 	bl	8006ed8 <HAL_UART_Receive_IT>
}
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	2000071c 	.word	0x2000071c
 8001398:	20000770 	.word	0x20000770
 800139c:	48000400 	.word	0x48000400
 80013a0:	20000720 	.word	0x20000720
 80013a4:	20000694 	.word	0x20000694

080013a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
   if (timMode == ONE_SHOT) {
 80013b0:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d108      	bne.n	80013ca <HAL_TIM_PeriodElapsedCallback+0x22>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80013b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013bc:	480e      	ldr	r0, [pc, #56]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80013be:	f002 f8e1 	bl	8003584 <HAL_GPIO_TogglePin>
      HAL_TIM_Base_Stop_IT(&htim2);
 80013c2:	480e      	ldr	r0, [pc, #56]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x54>)
 80013c4:	f004 fb44 	bl	8005a50 <HAL_TIM_Base_Stop_IT>
         HAL_TIM_Base_Stop_IT(&htim2);
      }
   }
   //printf("\r\nHAL_TIM_PeriodElapsedCallback");
   //promt();
}
 80013c8:	e010      	b.n	80013ec <HAL_TIM_PeriodElapsedCallback+0x44>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80013ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ce:	480a      	ldr	r0, [pc, #40]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80013d0:	f002 f8d8 	bl	8003584 <HAL_GPIO_TogglePin>
      if (timRepeatCount++ > timRepeat) {
 80013d4:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	1c5a      	adds	r2, r3, #1
 80013da:	4909      	ldr	r1, [pc, #36]	; (8001400 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80013dc:	600a      	str	r2, [r1, #0]
 80013de:	4a09      	ldr	r2, [pc, #36]	; (8001404 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80013e0:	6812      	ldr	r2, [r2, #0]
 80013e2:	4293      	cmp	r3, r2
 80013e4:	dd02      	ble.n	80013ec <HAL_TIM_PeriodElapsedCallback+0x44>
         HAL_TIM_Base_Stop_IT(&htim2);
 80013e6:	4805      	ldr	r0, [pc, #20]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0x54>)
 80013e8:	f004 fb32 	bl	8005a50 <HAL_TIM_Base_Stop_IT>
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	20000775 	.word	0x20000775
 80013f8:	48000400 	.word	0x48000400
 80013fc:	200005fc 	.word	0x200005fc
 8001400:	20000550 	.word	0x20000550
 8001404:	20000000 	.word	0x20000000

08001408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  setvbuf(stdout, NULL, _IONBF, 0);
 800140e:	4b41      	ldr	r3, [pc, #260]	; (8001514 <main+0x10c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	6898      	ldr	r0, [r3, #8]
 8001414:	2300      	movs	r3, #0
 8001416:	2202      	movs	r2, #2
 8001418:	2100      	movs	r1, #0
 800141a:	f007 fd93 	bl	8008f44 <setvbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800141e:	f000 fe67 	bl	80020f0 <HAL_Init>
  /* USER CODE BEGIN Init */
	//uint8_t* msg = "hello world\n";
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001422:	f000 f88b 	bl	800153c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001426:	f000 fa8d 	bl	8001944 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800142a:	f000 fa5b 	bl	80018e4 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800142e:	f000 f8db 	bl	80015e8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001432:	f000 f98f 	bl	8001754 <MX_TIM2_Init>
  MX_TIM17_Init();
 8001436:	f000 f9dd 	bl	80017f4 <MX_TIM17_Init>
  MX_I2C1_Init();
 800143a:	f000 f94b 	bl	80016d4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 800143e:	2201      	movs	r2, #1
 8001440:	4935      	ldr	r1, [pc, #212]	; (8001518 <main+0x110>)
 8001442:	4836      	ldr	r0, [pc, #216]	; (800151c <main+0x114>)
 8001444:	f005 fd48 	bl	8006ed8 <HAL_UART_Receive_IT>

  //HAL_TIM_Base_Start_IT(&htim2);

  uint8_t ledState = OFF;
 8001448:	2300      	movs	r3, #0
 800144a:	73fb      	strb	r3, [r7, #15]
  printf("\r\n\r\nBare-Metal SW on STM32-NUCLEO-F302R8 development board");
 800144c:	4834      	ldr	r0, [pc, #208]	; (8001520 <main+0x118>)
 800144e:	f007 fd0b 	bl	8008e68 <iprintf>
  printf("\r\nBuild No. %d", BUILD);
 8001452:	21b1      	movs	r1, #177	; 0xb1
 8001454:	4833      	ldr	r0, [pc, #204]	; (8001524 <main+0x11c>)
 8001456:	f007 fd07 	bl	8008e68 <iprintf>
  // Check if a I2C device is connected.
  ReadFirmwareVersion(); // NOT OBVIOUS THAT THIS IS A I2C SENSOR....
 800145a:	f000 fac5 	bl	80019e8 <ReadFirmwareVersion>
  lcdInit();
 800145e:	f7ff fefb 	bl	8001258 <lcdInit>
  promt();
 8001462:	f7ff fe05 	bl	8001070 <promt>
  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8001466:	2100      	movs	r1, #0
 8001468:	482f      	ldr	r0, [pc, #188]	; (8001528 <main+0x120>)
 800146a:	f004 fb81 	bl	8005b70 <HAL_TIM_PWM_Start>

	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (led2 != ledState) {
 800146e:	4b2f      	ldr	r3, [pc, #188]	; (800152c <main+0x124>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	7bfa      	ldrb	r2, [r7, #15]
 8001474:	429a      	cmp	r2, r3
 8001476:	d013      	beq.n	80014a0 <main+0x98>
			ledState = led2;
 8001478:	4b2c      	ldr	r3, [pc, #176]	; (800152c <main+0x124>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	73fb      	strb	r3, [r7, #15]
			if (led2 == ON) {
 800147e:	4b2b      	ldr	r3, [pc, #172]	; (800152c <main+0x124>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d106      	bne.n	8001494 <main+0x8c>
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001486:	2201      	movs	r2, #1
 8001488:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800148c:	4828      	ldr	r0, [pc, #160]	; (8001530 <main+0x128>)
 800148e:	f002 f861 	bl	8003554 <HAL_GPIO_WritePin>
 8001492:	e005      	b.n	80014a0 <main+0x98>
			} else {
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800149a:	4825      	ldr	r0, [pc, #148]	; (8001530 <main+0x128>)
 800149c:	f002 f85a 	bl	8003554 <HAL_GPIO_WritePin>
			}
		}

		if (led2 == BLINKING) {
 80014a0:	4b22      	ldr	r3, [pc, #136]	; (800152c <main+0x124>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d116      	bne.n	80014d6 <main+0xce>
		   if (msValue > 0) {
 80014a8:	4b22      	ldr	r3, [pc, #136]	; (8001534 <main+0x12c>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	dd0a      	ble.n	80014c6 <main+0xbe>
			  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80014b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014b4:	481e      	ldr	r0, [pc, #120]	; (8001530 <main+0x128>)
 80014b6:	f002 f865 	bl	8003584 <HAL_GPIO_TogglePin>
			  HAL_Delay(msValue);
 80014ba:	4b1e      	ldr	r3, [pc, #120]	; (8001534 <main+0x12c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4618      	mov	r0, r3
 80014c0:	f000 fe7c 	bl	80021bc <HAL_Delay>
 80014c4:	e007      	b.n	80014d6 <main+0xce>
		   } else {
			   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014c6:	2200      	movs	r2, #0
 80014c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014cc:	4818      	ldr	r0, [pc, #96]	; (8001530 <main+0x128>)
 80014ce:	f002 f841 	bl	8003554 <HAL_GPIO_WritePin>
			   ledState = OFF;
 80014d2:	2300      	movs	r3, #0
 80014d4:	73fb      	strb	r3, [r7, #15]
			}
		}

		// PWM range from 0% to 100%
      for(int i=0; i<=100; i++){
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	e008      	b.n	80014ee <main+0xe6>
         TIM17->CCR1 = i;
 80014dc:	4a16      	ldr	r2, [pc, #88]	; (8001538 <main+0x130>)
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	6353      	str	r3, [r2, #52]	; 0x34
         HAL_Delay(5);
 80014e2:	2005      	movs	r0, #5
 80014e4:	f000 fe6a 	bl	80021bc <HAL_Delay>
      for(int i=0; i<=100; i++){
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	3301      	adds	r3, #1
 80014ec:	60bb      	str	r3, [r7, #8]
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	2b64      	cmp	r3, #100	; 0x64
 80014f2:	ddf3      	ble.n	80014dc <main+0xd4>
      }

      // PWM range from 100% to 0%
      for(int i=100; i>=0; i--){
 80014f4:	2364      	movs	r3, #100	; 0x64
 80014f6:	607b      	str	r3, [r7, #4]
 80014f8:	e008      	b.n	800150c <main+0x104>
         TIM17->CCR1 = i;
 80014fa:	4a0f      	ldr	r2, [pc, #60]	; (8001538 <main+0x130>)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6353      	str	r3, [r2, #52]	; 0x34
         HAL_Delay(15);
 8001500:	200f      	movs	r0, #15
 8001502:	f000 fe5b 	bl	80021bc <HAL_Delay>
      for(int i=100; i>=0; i--){
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	3b01      	subs	r3, #1
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	daf3      	bge.n	80014fa <main+0xf2>
		if (led2 != ledState) {
 8001512:	e7ac      	b.n	800146e <main+0x66>
 8001514:	200003c4 	.word	0x200003c4
 8001518:	2000071c 	.word	0x2000071c
 800151c:	20000694 	.word	0x20000694
 8001520:	0800b208 	.word	0x0800b208
 8001524:	0800b244 	.word	0x0800b244
 8001528:	20000648 	.word	0x20000648
 800152c:	20000774 	.word	0x20000774
 8001530:	48000400 	.word	0x48000400
 8001534:	20000554 	.word	0x20000554
 8001538:	40014800 	.word	0x40014800

0800153c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b09c      	sub	sp, #112	; 0x70
 8001540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001542:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001546:	2228      	movs	r2, #40	; 0x28
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f007 fe80 	bl	8009250 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001550:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001560:	463b      	mov	r3, r7
 8001562:	2234      	movs	r2, #52	; 0x34
 8001564:	2100      	movs	r1, #0
 8001566:	4618      	mov	r0, r3
 8001568:	f007 fe72 	bl	8009250 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800156c:	2302      	movs	r3, #2
 800156e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001570:	2301      	movs	r3, #1
 8001572:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001574:	2310      	movs	r3, #16
 8001576:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001578:	2300      	movs	r3, #0
 800157a:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800157c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001580:	4618      	mov	r0, r3
 8001582:	f002 fdb3 	bl	80040ec <HAL_RCC_OscConfig>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800158c:	f000 fa26 	bl	80019dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001590:	230f      	movs	r3, #15
 8001592:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001594:	2300      	movs	r3, #0
 8001596:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001598:	2300      	movs	r3, #0
 800159a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800159c:	2300      	movs	r3, #0
 800159e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a0:	2300      	movs	r3, #0
 80015a2:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f003 fddc 	bl	8005168 <HAL_RCC_ClockConfig>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80015b6:	f000 fa11 	bl	80019dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 80015ba:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <SystemClock_Config+0xa8>)
 80015bc:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM17;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80015be:	2300      	movs	r3, #0
 80015c0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80015c2:	2300      	movs	r3, #0
 80015c4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim17ClockSelection = RCC_TIM17CLK_HCLK;
 80015c6:	2300      	movs	r3, #0
 80015c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015ca:	463b      	mov	r3, r7
 80015cc:	4618      	mov	r0, r3
 80015ce:	f004 f801 	bl	80055d4 <HAL_RCCEx_PeriphCLKConfig>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80015d8:	f000 fa00 	bl	80019dc <Error_Handler>
  }
}
 80015dc:	bf00      	nop
 80015de:	3770      	adds	r7, #112	; 0x70
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	00100021 	.word	0x00100021

080015e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015ee:	463b      	mov	r3, r7
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
 80015fc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80015fe:	4b34      	ldr	r3, [pc, #208]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001600:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001604:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001606:	4b32      	ldr	r3, [pc, #200]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001608:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800160c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800160e:	4b30      	ldr	r3, [pc, #192]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001614:	4b2e      	ldr	r3, [pc, #184]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001616:	2201      	movs	r2, #1
 8001618:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800161a:	4b2d      	ldr	r3, [pc, #180]	; (80016d0 <MX_ADC1_Init+0xe8>)
 800161c:	2201      	movs	r2, #1
 800161e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001620:	4b2b      	ldr	r3, [pc, #172]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001622:	2200      	movs	r2, #0
 8001624:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001628:	4b29      	ldr	r3, [pc, #164]	; (80016d0 <MX_ADC1_Init+0xe8>)
 800162a:	2200      	movs	r2, #0
 800162c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800162e:	4b28      	ldr	r3, [pc, #160]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001630:	2201      	movs	r2, #1
 8001632:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001634:	4b26      	ldr	r3, [pc, #152]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001636:	2200      	movs	r2, #0
 8001638:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800163a:	4b25      	ldr	r3, [pc, #148]	; (80016d0 <MX_ADC1_Init+0xe8>)
 800163c:	2203      	movs	r2, #3
 800163e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001640:	4b23      	ldr	r3, [pc, #140]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001642:	2200      	movs	r2, #0
 8001644:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001648:	4b21      	ldr	r3, [pc, #132]	; (80016d0 <MX_ADC1_Init+0xe8>)
 800164a:	2208      	movs	r2, #8
 800164c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800164e:	4b20      	ldr	r3, [pc, #128]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001650:	2200      	movs	r2, #0
 8001652:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001654:	4b1e      	ldr	r3, [pc, #120]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001656:	2200      	movs	r2, #0
 8001658:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800165a:	481d      	ldr	r0, [pc, #116]	; (80016d0 <MX_ADC1_Init+0xe8>)
 800165c:	f000 fdd2 	bl	8002204 <HAL_ADC_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 8001666:	f000 f9b9 	bl	80019dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800166a:	230f      	movs	r3, #15
 800166c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800166e:	2301      	movs	r3, #1
 8001670:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001676:	2300      	movs	r3, #0
 8001678:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800167a:	2300      	movs	r3, #0
 800167c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001682:	463b      	mov	r3, r7
 8001684:	4619      	mov	r1, r3
 8001686:	4812      	ldr	r0, [pc, #72]	; (80016d0 <MX_ADC1_Init+0xe8>)
 8001688:	f001 f8ee 	bl	8002868 <HAL_ADC_ConfigChannel>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001692:	f000 f9a3 	bl	80019dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001696:	2302      	movs	r3, #2
 8001698:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800169a:	463b      	mov	r3, r7
 800169c:	4619      	mov	r1, r3
 800169e:	480c      	ldr	r0, [pc, #48]	; (80016d0 <MX_ADC1_Init+0xe8>)
 80016a0:	f001 f8e2 	bl	8002868 <HAL_ADC_ConfigChannel>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80016aa:	f000 f997 	bl	80019dc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80016ae:	2303      	movs	r3, #3
 80016b0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b2:	463b      	mov	r3, r7
 80016b4:	4619      	mov	r1, r3
 80016b6:	4806      	ldr	r0, [pc, #24]	; (80016d0 <MX_ADC1_Init+0xe8>)
 80016b8:	f001 f8d6 	bl	8002868 <HAL_ADC_ConfigChannel>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80016c2:	f000 f98b 	bl	80019dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016c6:	bf00      	nop
 80016c8:	3718      	adds	r7, #24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000558 	.word	0x20000558

080016d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016d8:	4b1b      	ldr	r3, [pc, #108]	; (8001748 <MX_I2C1_Init+0x74>)
 80016da:	4a1c      	ldr	r2, [pc, #112]	; (800174c <MX_I2C1_Init+0x78>)
 80016dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80016de:	4b1a      	ldr	r3, [pc, #104]	; (8001748 <MX_I2C1_Init+0x74>)
 80016e0:	4a1b      	ldr	r2, [pc, #108]	; (8001750 <MX_I2C1_Init+0x7c>)
 80016e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016e4:	4b18      	ldr	r3, [pc, #96]	; (8001748 <MX_I2C1_Init+0x74>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016ea:	4b17      	ldr	r3, [pc, #92]	; (8001748 <MX_I2C1_Init+0x74>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016f0:	4b15      	ldr	r3, [pc, #84]	; (8001748 <MX_I2C1_Init+0x74>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016f6:	4b14      	ldr	r3, [pc, #80]	; (8001748 <MX_I2C1_Init+0x74>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016fc:	4b12      	ldr	r3, [pc, #72]	; (8001748 <MX_I2C1_Init+0x74>)
 80016fe:	2200      	movs	r2, #0
 8001700:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001702:	4b11      	ldr	r3, [pc, #68]	; (8001748 <MX_I2C1_Init+0x74>)
 8001704:	2200      	movs	r2, #0
 8001706:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8001708:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <MX_I2C1_Init+0x74>)
 800170a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800170e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001710:	480d      	ldr	r0, [pc, #52]	; (8001748 <MX_I2C1_Init+0x74>)
 8001712:	f001 ff51 	bl	80035b8 <HAL_I2C_Init>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800171c:	f000 f95e 	bl	80019dc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001720:	2100      	movs	r1, #0
 8001722:	4809      	ldr	r0, [pc, #36]	; (8001748 <MX_I2C1_Init+0x74>)
 8001724:	f002 fc4a 	bl	8003fbc <HAL_I2CEx_ConfigAnalogFilter>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800172e:	f000 f955 	bl	80019dc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001732:	2100      	movs	r1, #0
 8001734:	4804      	ldr	r0, [pc, #16]	; (8001748 <MX_I2C1_Init+0x74>)
 8001736:	f002 fc8c 	bl	8004052 <HAL_I2CEx_ConfigDigitalFilter>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001740:	f000 f94c 	bl	80019dc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001744:	bf00      	nop
 8001746:	bd80      	pop	{r7, pc}
 8001748:	200005a8 	.word	0x200005a8
 800174c:	40005400 	.word	0x40005400
 8001750:	2000090e 	.word	0x2000090e

08001754 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b088      	sub	sp, #32
 8001758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800175a:	f107 0310 	add.w	r3, r7, #16
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	605a      	str	r2, [r3, #4]
 8001770:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001772:	4b1f      	ldr	r3, [pc, #124]	; (80017f0 <MX_TIM2_Init+0x9c>)
 8001774:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001778:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1024;
 800177a:	4b1d      	ldr	r3, [pc, #116]	; (80017f0 <MX_TIM2_Init+0x9c>)
 800177c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001780:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001782:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <MX_TIM2_Init+0x9c>)
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 32000;
 8001788:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <MX_TIM2_Init+0x9c>)
 800178a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800178e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001790:	4b17      	ldr	r3, [pc, #92]	; (80017f0 <MX_TIM2_Init+0x9c>)
 8001792:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001796:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001798:	4b15      	ldr	r3, [pc, #84]	; (80017f0 <MX_TIM2_Init+0x9c>)
 800179a:	2280      	movs	r2, #128	; 0x80
 800179c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800179e:	4814      	ldr	r0, [pc, #80]	; (80017f0 <MX_TIM2_Init+0x9c>)
 80017a0:	f004 f8aa 	bl	80058f8 <HAL_TIM_Base_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80017aa:	f000 f917 	bl	80019dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017b4:	f107 0310 	add.w	r3, r7, #16
 80017b8:	4619      	mov	r1, r3
 80017ba:	480d      	ldr	r0, [pc, #52]	; (80017f0 <MX_TIM2_Init+0x9c>)
 80017bc:	f004 fcf2 	bl	80061a4 <HAL_TIM_ConfigClockSource>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80017c6:	f000 f909 	bl	80019dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ca:	2300      	movs	r3, #0
 80017cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	4619      	mov	r1, r3
 80017d6:	4806      	ldr	r0, [pc, #24]	; (80017f0 <MX_TIM2_Init+0x9c>)
 80017d8:	f005 f9aa 	bl	8006b30 <HAL_TIMEx_MasterConfigSynchronization>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80017e2:	f000 f8fb 	bl	80019dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017e6:	bf00      	nop
 80017e8:	3720      	adds	r7, #32
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200005fc 	.word	0x200005fc

080017f4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b092      	sub	sp, #72	; 0x48
 80017f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80017fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	60da      	str	r2, [r3, #12]
 8001808:	611a      	str	r2, [r3, #16]
 800180a:	615a      	str	r2, [r3, #20]
 800180c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800180e:	463b      	mov	r3, r7
 8001810:	222c      	movs	r2, #44	; 0x2c
 8001812:	2100      	movs	r1, #0
 8001814:	4618      	mov	r0, r3
 8001816:	f007 fd1b 	bl	8009250 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800181a:	4b30      	ldr	r3, [pc, #192]	; (80018dc <MX_TIM17_Init+0xe8>)
 800181c:	4a30      	ldr	r2, [pc, #192]	; (80018e0 <MX_TIM17_Init+0xec>)
 800181e:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 80-1;
 8001820:	4b2e      	ldr	r3, [pc, #184]	; (80018dc <MX_TIM17_Init+0xe8>)
 8001822:	224f      	movs	r2, #79	; 0x4f
 8001824:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001826:	4b2d      	ldr	r3, [pc, #180]	; (80018dc <MX_TIM17_Init+0xe8>)
 8001828:	2200      	movs	r2, #0
 800182a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 100-1;
 800182c:	4b2b      	ldr	r3, [pc, #172]	; (80018dc <MX_TIM17_Init+0xe8>)
 800182e:	2263      	movs	r2, #99	; 0x63
 8001830:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001832:	4b2a      	ldr	r3, [pc, #168]	; (80018dc <MX_TIM17_Init+0xe8>)
 8001834:	2200      	movs	r2, #0
 8001836:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001838:	4b28      	ldr	r3, [pc, #160]	; (80018dc <MX_TIM17_Init+0xe8>)
 800183a:	2200      	movs	r2, #0
 800183c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800183e:	4b27      	ldr	r3, [pc, #156]	; (80018dc <MX_TIM17_Init+0xe8>)
 8001840:	2200      	movs	r2, #0
 8001842:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001844:	4825      	ldr	r0, [pc, #148]	; (80018dc <MX_TIM17_Init+0xe8>)
 8001846:	f004 f857 	bl	80058f8 <HAL_TIM_Base_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8001850:	f000 f8c4 	bl	80019dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8001854:	4821      	ldr	r0, [pc, #132]	; (80018dc <MX_TIM17_Init+0xe8>)
 8001856:	f004 f92a 	bl	8005aae <HAL_TIM_PWM_Init>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8001860:	f000 f8bc 	bl	80019dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001864:	2360      	movs	r3, #96	; 0x60
 8001866:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800186c:	2300      	movs	r3, #0
 800186e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001870:	2300      	movs	r3, #0
 8001872:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001874:	2300      	movs	r3, #0
 8001876:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001878:	2300      	movs	r3, #0
 800187a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800187c:	2300      	movs	r3, #0
 800187e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001880:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001884:	2200      	movs	r2, #0
 8001886:	4619      	mov	r1, r3
 8001888:	4814      	ldr	r0, [pc, #80]	; (80018dc <MX_TIM17_Init+0xe8>)
 800188a:	f004 fb77 	bl	8005f7c <HAL_TIM_PWM_ConfigChannel>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 8001894:	f000 f8a2 	bl	80019dc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001898:	2300      	movs	r3, #0
 800189a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800189c:	2300      	movs	r3, #0
 800189e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018a0:	2300      	movs	r3, #0
 80018a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018b0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018b6:	2300      	movs	r3, #0
 80018b8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80018ba:	463b      	mov	r3, r7
 80018bc:	4619      	mov	r1, r3
 80018be:	4807      	ldr	r0, [pc, #28]	; (80018dc <MX_TIM17_Init+0xe8>)
 80018c0:	f005 f99c 	bl	8006bfc <HAL_TIMEx_ConfigBreakDeadTime>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 80018ca:	f000 f887 	bl	80019dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80018ce:	4803      	ldr	r0, [pc, #12]	; (80018dc <MX_TIM17_Init+0xe8>)
 80018d0:	f000 fa66 	bl	8001da0 <HAL_TIM_MspPostInit>

}
 80018d4:	bf00      	nop
 80018d6:	3748      	adds	r7, #72	; 0x48
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	20000648 	.word	0x20000648
 80018e0:	40014800 	.word	0x40014800

080018e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018e8:	4b14      	ldr	r3, [pc, #80]	; (800193c <MX_USART1_UART_Init+0x58>)
 80018ea:	4a15      	ldr	r2, [pc, #84]	; (8001940 <MX_USART1_UART_Init+0x5c>)
 80018ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80018ee:	4b13      	ldr	r3, [pc, #76]	; (800193c <MX_USART1_UART_Init+0x58>)
 80018f0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018f6:	4b11      	ldr	r3, [pc, #68]	; (800193c <MX_USART1_UART_Init+0x58>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018fc:	4b0f      	ldr	r3, [pc, #60]	; (800193c <MX_USART1_UART_Init+0x58>)
 80018fe:	2200      	movs	r2, #0
 8001900:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001902:	4b0e      	ldr	r3, [pc, #56]	; (800193c <MX_USART1_UART_Init+0x58>)
 8001904:	2200      	movs	r2, #0
 8001906:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001908:	4b0c      	ldr	r3, [pc, #48]	; (800193c <MX_USART1_UART_Init+0x58>)
 800190a:	220c      	movs	r2, #12
 800190c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800190e:	4b0b      	ldr	r3, [pc, #44]	; (800193c <MX_USART1_UART_Init+0x58>)
 8001910:	2200      	movs	r2, #0
 8001912:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001914:	4b09      	ldr	r3, [pc, #36]	; (800193c <MX_USART1_UART_Init+0x58>)
 8001916:	2200      	movs	r2, #0
 8001918:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800191a:	4b08      	ldr	r3, [pc, #32]	; (800193c <MX_USART1_UART_Init+0x58>)
 800191c:	2200      	movs	r2, #0
 800191e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <MX_USART1_UART_Init+0x58>)
 8001922:	2200      	movs	r2, #0
 8001924:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001926:	4805      	ldr	r0, [pc, #20]	; (800193c <MX_USART1_UART_Init+0x58>)
 8001928:	f005 f9fe 	bl	8006d28 <HAL_UART_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001932:	f000 f853 	bl	80019dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000694 	.word	0x20000694
 8001940:	40013800 	.word	0x40013800

08001944 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b088      	sub	sp, #32
 8001948:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194a:	f107 030c 	add.w	r3, r7, #12
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	60da      	str	r2, [r3, #12]
 8001958:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	4b1e      	ldr	r3, [pc, #120]	; (80019d4 <MX_GPIO_Init+0x90>)
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	4a1d      	ldr	r2, [pc, #116]	; (80019d4 <MX_GPIO_Init+0x90>)
 8001960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001964:	6153      	str	r3, [r2, #20]
 8001966:	4b1b      	ldr	r3, [pc, #108]	; (80019d4 <MX_GPIO_Init+0x90>)
 8001968:	695b      	ldr	r3, [r3, #20]
 800196a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196e:	60bb      	str	r3, [r7, #8]
 8001970:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001972:	4b18      	ldr	r3, [pc, #96]	; (80019d4 <MX_GPIO_Init+0x90>)
 8001974:	695b      	ldr	r3, [r3, #20]
 8001976:	4a17      	ldr	r2, [pc, #92]	; (80019d4 <MX_GPIO_Init+0x90>)
 8001978:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800197c:	6153      	str	r3, [r2, #20]
 800197e:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <MX_GPIO_Init+0x90>)
 8001980:	695b      	ldr	r3, [r3, #20]
 8001982:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800198a:	4b12      	ldr	r3, [pc, #72]	; (80019d4 <MX_GPIO_Init+0x90>)
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	4a11      	ldr	r2, [pc, #68]	; (80019d4 <MX_GPIO_Init+0x90>)
 8001990:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001994:	6153      	str	r3, [r2, #20]
 8001996:	4b0f      	ldr	r3, [pc, #60]	; (80019d4 <MX_GPIO_Init+0x90>)
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80019a2:	2200      	movs	r2, #0
 80019a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019a8:	480b      	ldr	r0, [pc, #44]	; (80019d8 <MX_GPIO_Init+0x94>)
 80019aa:	f001 fdd3 	bl	8003554 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80019ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b4:	2301      	movs	r3, #1
 80019b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019bc:	2300      	movs	r3, #0
 80019be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	4619      	mov	r1, r3
 80019c6:	4804      	ldr	r0, [pc, #16]	; (80019d8 <MX_GPIO_Init+0x94>)
 80019c8:	f001 fc52 	bl	8003270 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019cc:	bf00      	nop
 80019ce:	3720      	adds	r7, #32
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	40021000 	.word	0x40021000
 80019d8:	48000400 	.word	0x48000400

080019dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019e0:	b672      	cpsid	i
}
 80019e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80019e4:	e7fe      	b.n	80019e4 <Error_Handler+0x8>
	...

080019e8 <ReadFirmwareVersion>:
#define GET_DATA_READY_STATUS 0x0202
#define READ_MEASURMENT 0x0300

extern I2C_HandleTypeDef hi2c1;

void ReadFirmwareVersion() {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af04      	add	r7, sp, #16
   uint8_t firmwareVersion[4] = {0xd1,0,0,0};
 80019ee:	23d1      	movs	r3, #209	; 0xd1
 80019f0:	603b      	str	r3, [r7, #0]
   uint16_t firmware = 0xD100;
 80019f2:	f44f 4351 	mov.w	r3, #53504	; 0xd100
 80019f6:	80fb      	strh	r3, [r7, #6]

   // Send a specific command to the Sensiron I2C slave... the command is a two byte register address...
   HAL_I2C_Master_Transmit(&hi2c1, SENSIRION_ADDRESS, firmwareVersion, 2, 1000);
 80019f8:	463a      	mov	r2, r7
 80019fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019fe:	9300      	str	r3, [sp, #0]
 8001a00:	2302      	movs	r3, #2
 8001a02:	21c2      	movs	r1, #194	; 0xc2
 8001a04:	4811      	ldr	r0, [pc, #68]	; (8001a4c <ReadFirmwareVersion+0x64>)
 8001a06:	f001 fe67 	bl	80036d8 <HAL_I2C_Master_Transmit>

   if (HAL_I2C_Mem_Read(&hi2c1, SENSIRION_ADDRESS, firmware, I2C_MEMADD_SIZE_16BIT, &firmwareVersion[0], 3, 1000) != HAL_OK) {
 8001a0a:	88fa      	ldrh	r2, [r7, #6]
 8001a0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a10:	9302      	str	r3, [sp, #8]
 8001a12:	2303      	movs	r3, #3
 8001a14:	9301      	str	r3, [sp, #4]
 8001a16:	463b      	mov	r3, r7
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	21c2      	movs	r1, #194	; 0xc2
 8001a1e:	480b      	ldr	r0, [pc, #44]	; (8001a4c <ReadFirmwareVersion+0x64>)
 8001a20:	f001 ff4e 	bl	80038c0 <HAL_I2C_Mem_Read>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d003      	beq.n	8001a32 <ReadFirmwareVersion+0x4a>
      printf("\r\nHAL_I2C_Mem_Read() FAILED!");
 8001a2a:	4809      	ldr	r0, [pc, #36]	; (8001a50 <ReadFirmwareVersion+0x68>)
 8001a2c:	f007 fa1c 	bl	8008e68 <iprintf>
   }
   else {
      printf("\r\nSensiron SCD30 Ver.:0x%02x.0x%02x crc=0x%02x", firmwareVersion[0],firmwareVersion[1], firmwareVersion[2]);
   }
}
 8001a30:	e007      	b.n	8001a42 <ReadFirmwareVersion+0x5a>
      printf("\r\nSensiron SCD30 Ver.:0x%02x.0x%02x crc=0x%02x", firmwareVersion[0],firmwareVersion[1], firmwareVersion[2]);
 8001a32:	783b      	ldrb	r3, [r7, #0]
 8001a34:	4619      	mov	r1, r3
 8001a36:	787b      	ldrb	r3, [r7, #1]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	78bb      	ldrb	r3, [r7, #2]
 8001a3c:	4805      	ldr	r0, [pc, #20]	; (8001a54 <ReadFirmwareVersion+0x6c>)
 8001a3e:	f007 fa13 	bl	8008e68 <iprintf>
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	200005a8 	.word	0x200005a8
 8001a50:	0800b254 	.word	0x0800b254
 8001a54:	0800b274 	.word	0x0800b274

08001a58 <ContinuousMeasurement>:

void ContinuousMeasurement(uint16_t AmbientPressureCompensation) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af02      	add	r7, sp, #8
 8001a5e:	4603      	mov	r3, r0
 8001a60:	80fb      	strh	r3, [r7, #6]
   uint8_t cm[5] = {0, 0x10, 0, 0, 0x81};
 8001a62:	4a14      	ldr	r2, [pc, #80]	; (8001ab4 <ContinuousMeasurement+0x5c>)
 8001a64:	f107 0308 	add.w	r3, r7, #8
 8001a68:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a6c:	6018      	str	r0, [r3, #0]
 8001a6e:	3304      	adds	r3, #4
 8001a70:	7019      	strb	r1, [r3, #0]
   cm[2] = (AmbientPressureCompensation>>8) & 0xff;
 8001a72:	88fb      	ldrh	r3, [r7, #6]
 8001a74:	0a1b      	lsrs	r3, r3, #8
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	72bb      	strb	r3, [r7, #10]
   cm[3] = AmbientPressureCompensation & 0xff;
 8001a7c:	88fb      	ldrh	r3, [r7, #6]
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	72fb      	strb	r3, [r7, #11]

   if (HAL_I2C_Master_Transmit(&hi2c1, SENSIRION_ADDRESS, cm, 5, 1000)!= HAL_OK) {
 8001a82:	f107 0208 	add.w	r2, r7, #8
 8001a86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	2305      	movs	r3, #5
 8001a8e:	21c2      	movs	r1, #194	; 0xc2
 8001a90:	4809      	ldr	r0, [pc, #36]	; (8001ab8 <ContinuousMeasurement+0x60>)
 8001a92:	f001 fe21 	bl	80036d8 <HAL_I2C_Master_Transmit>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <ContinuousMeasurement+0x4c>
      printf("\r\nStarting Continuous Measurement FAILED!");
 8001a9c:	4807      	ldr	r0, [pc, #28]	; (8001abc <ContinuousMeasurement+0x64>)
 8001a9e:	f007 f9e3 	bl	8008e68 <iprintf>
   }
   else {
      printf("\r\nContinuous Measurement started.");
   }
}
 8001aa2:	e002      	b.n	8001aaa <ContinuousMeasurement+0x52>
      printf("\r\nContinuous Measurement started.");
 8001aa4:	4806      	ldr	r0, [pc, #24]	; (8001ac0 <ContinuousMeasurement+0x68>)
 8001aa6:	f007 f9df 	bl	8008e68 <iprintf>
}
 8001aaa:	bf00      	nop
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	0800b2f4 	.word	0x0800b2f4
 8001ab8:	200005a8 	.word	0x200005a8
 8001abc:	0800b2a4 	.word	0x0800b2a4
 8001ac0:	0800b2d0 	.word	0x0800b2d0

08001ac4 <StopContinuousMeasurement>:

void StopContinuousMeasurement() {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af02      	add	r7, sp, #8
   uint8_t cm[2] = {0x01, 0x04};
 8001aca:	f240 4301 	movw	r3, #1025	; 0x401
 8001ace:	80bb      	strh	r3, [r7, #4]
   if (HAL_I2C_Master_Transmit(&hi2c1, SENSIRION_ADDRESS, cm, 2, 1000)!= HAL_OK) {
 8001ad0:	1d3a      	adds	r2, r7, #4
 8001ad2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ad6:	9300      	str	r3, [sp, #0]
 8001ad8:	2302      	movs	r3, #2
 8001ada:	21c2      	movs	r1, #194	; 0xc2
 8001adc:	4808      	ldr	r0, [pc, #32]	; (8001b00 <StopContinuousMeasurement+0x3c>)
 8001ade:	f001 fdfb 	bl	80036d8 <HAL_I2C_Master_Transmit>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d003      	beq.n	8001af0 <StopContinuousMeasurement+0x2c>
      printf("\r\nStopping Continuous Measurement FAILED!");
 8001ae8:	4806      	ldr	r0, [pc, #24]	; (8001b04 <StopContinuousMeasurement+0x40>)
 8001aea:	f007 f9bd 	bl	8008e68 <iprintf>
   }
   else {
      printf("\r\nContinuous Measurement stopped.");
   }
}
 8001aee:	e002      	b.n	8001af6 <StopContinuousMeasurement+0x32>
      printf("\r\nContinuous Measurement stopped.");
 8001af0:	4805      	ldr	r0, [pc, #20]	; (8001b08 <StopContinuousMeasurement+0x44>)
 8001af2:	f007 f9b9 	bl	8008e68 <iprintf>
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	200005a8 	.word	0x200005a8
 8001b04:	0800b2fc 	.word	0x0800b2fc
 8001b08:	0800b328 	.word	0x0800b328

08001b0c <SetMeasurementInterval>:

void SetMeasurementInterval(uint16_t interval) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af02      	add	r7, sp, #8
 8001b12:	4603      	mov	r3, r0
 8001b14:	80fb      	strh	r3, [r7, #6]
   uint8_t cm[5] = {0x46, 0x00, 0x00, 0x02, 0xE3};
 8001b16:	4a14      	ldr	r2, [pc, #80]	; (8001b68 <SetMeasurementInterval+0x5c>)
 8001b18:	f107 0308 	add.w	r3, r7, #8
 8001b1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b20:	6018      	str	r0, [r3, #0]
 8001b22:	3304      	adds	r3, #4
 8001b24:	7019      	strb	r1, [r3, #0]
   cm[2] = (interval>>8) & 0xff;
 8001b26:	88fb      	ldrh	r3, [r7, #6]
 8001b28:	0a1b      	lsrs	r3, r3, #8
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	72bb      	strb	r3, [r7, #10]
   cm[3] = interval & 0xff;
 8001b30:	88fb      	ldrh	r3, [r7, #6]
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	72fb      	strb	r3, [r7, #11]

   if (HAL_I2C_Master_Transmit(&hi2c1, SENSIRION_ADDRESS, cm, 5, 1000)!= HAL_OK) {
 8001b36:	f107 0208 	add.w	r2, r7, #8
 8001b3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	2305      	movs	r3, #5
 8001b42:	21c2      	movs	r1, #194	; 0xc2
 8001b44:	4809      	ldr	r0, [pc, #36]	; (8001b6c <SetMeasurementInterval+0x60>)
 8001b46:	f001 fdc7 	bl	80036d8 <HAL_I2C_Master_Transmit>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <SetMeasurementInterval+0x4c>
      printf("\r\nSetting Measurement Interval FAILED!");
 8001b50:	4807      	ldr	r0, [pc, #28]	; (8001b70 <SetMeasurementInterval+0x64>)
 8001b52:	f007 f989 	bl	8008e68 <iprintf>
   }
   else {
      printf("\r\nMeasurement Interval is set.");
   }
}
 8001b56:	e002      	b.n	8001b5e <SetMeasurementInterval+0x52>
      printf("\r\nMeasurement Interval is set.");
 8001b58:	4806      	ldr	r0, [pc, #24]	; (8001b74 <SetMeasurementInterval+0x68>)
 8001b5a:	f007 f985 	bl	8008e68 <iprintf>
}
 8001b5e:	bf00      	nop
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	0800b394 	.word	0x0800b394
 8001b6c:	200005a8 	.word	0x200005a8
 8001b70:	0800b34c 	.word	0x0800b34c
 8001b74:	0800b374 	.word	0x0800b374

08001b78 <ReadMeasurement>:
      else
         return 0;
   }
}

int ReadMeasurement(uint8_t* data, uint8_t len) {
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b088      	sub	sp, #32
 8001b7c:	af04      	add	r7, sp, #16
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	460b      	mov	r3, r1
 8001b82:	70fb      	strb	r3, [r7, #3]
   uint8_t cm[2] = {0x03, 0x00};
 8001b84:	2303      	movs	r3, #3
 8001b86:	81bb      	strh	r3, [r7, #12]

   if (HAL_I2C_Master_Transmit(&hi2c1, SENSIRION_ADDRESS, cm, 2, 1000)!= HAL_OK) {
 8001b88:	f107 020c 	add.w	r2, r7, #12
 8001b8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	2302      	movs	r3, #2
 8001b94:	21c2      	movs	r1, #194	; 0xc2
 8001b96:	4811      	ldr	r0, [pc, #68]	; (8001bdc <ReadMeasurement+0x64>)
 8001b98:	f001 fd9e 	bl	80036d8 <HAL_I2C_Master_Transmit>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d005      	beq.n	8001bae <ReadMeasurement+0x36>
      printf("\r\nRead Measurement FAILED!");
 8001ba2:	480f      	ldr	r0, [pc, #60]	; (8001be0 <ReadMeasurement+0x68>)
 8001ba4:	f007 f960 	bl	8008e68 <iprintf>
      return -1;
 8001ba8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bac:	e012      	b.n	8001bd4 <ReadMeasurement+0x5c>
   }
   else {
      //HAL_Delay(3); // Should we use the GetDataReadyStatus() prior to this?
      HAL_I2C_Mem_Read(&hi2c1, SENSIRION_ADDRESS, GET_DATA_READY_STATUS, I2C_MEMADD_SIZE_16BIT, data, len, 1000);
 8001bae:	78fb      	ldrb	r3, [r7, #3]
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bb6:	9202      	str	r2, [sp, #8]
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	f240 2202 	movw	r2, #514	; 0x202
 8001bc4:	21c2      	movs	r1, #194	; 0xc2
 8001bc6:	4805      	ldr	r0, [pc, #20]	; (8001bdc <ReadMeasurement+0x64>)
 8001bc8:	f001 fe7a 	bl	80038c0 <HAL_I2C_Mem_Read>
      printf("\r\nMeasurement read.");
 8001bcc:	4805      	ldr	r0, [pc, #20]	; (8001be4 <ReadMeasurement+0x6c>)
 8001bce:	f007 f94b 	bl	8008e68 <iprintf>
      return 1;
 8001bd2:	2301      	movs	r3, #1
   }
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3710      	adds	r7, #16
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	200005a8 	.word	0x200005a8
 8001be0:	0800b3e8 	.word	0x0800b3e8
 8001be4:	0800b404 	.word	0x0800b404

08001be8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bee:	4b0f      	ldr	r3, [pc, #60]	; (8001c2c <HAL_MspInit+0x44>)
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	4a0e      	ldr	r2, [pc, #56]	; (8001c2c <HAL_MspInit+0x44>)
 8001bf4:	f043 0301 	orr.w	r3, r3, #1
 8001bf8:	6193      	str	r3, [r2, #24]
 8001bfa:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <HAL_MspInit+0x44>)
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	607b      	str	r3, [r7, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c06:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <HAL_MspInit+0x44>)
 8001c08:	69db      	ldr	r3, [r3, #28]
 8001c0a:	4a08      	ldr	r2, [pc, #32]	; (8001c2c <HAL_MspInit+0x44>)
 8001c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c10:	61d3      	str	r3, [r2, #28]
 8001c12:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <HAL_MspInit+0x44>)
 8001c14:	69db      	ldr	r3, [r3, #28]
 8001c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1a:	603b      	str	r3, [r7, #0]
 8001c1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	40021000 	.word	0x40021000

08001c30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	; 0x28
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c50:	d124      	bne.n	8001c9c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c52:	4b14      	ldr	r3, [pc, #80]	; (8001ca4 <HAL_ADC_MspInit+0x74>)
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	4a13      	ldr	r2, [pc, #76]	; (8001ca4 <HAL_ADC_MspInit+0x74>)
 8001c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c5c:	6153      	str	r3, [r2, #20]
 8001c5e:	4b11      	ldr	r3, [pc, #68]	; (8001ca4 <HAL_ADC_MspInit+0x74>)
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c66:	613b      	str	r3, [r7, #16]
 8001c68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ca4 <HAL_ADC_MspInit+0x74>)
 8001c6c:	695b      	ldr	r3, [r3, #20]
 8001c6e:	4a0d      	ldr	r2, [pc, #52]	; (8001ca4 <HAL_ADC_MspInit+0x74>)
 8001c70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c74:	6153      	str	r3, [r2, #20]
 8001c76:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <HAL_ADC_MspInit+0x74>)
 8001c78:	695b      	ldr	r3, [r3, #20]
 8001c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c82:	2380      	movs	r3, #128	; 0x80
 8001c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c86:	2303      	movs	r3, #3
 8001c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8e:	f107 0314 	add.w	r3, r7, #20
 8001c92:	4619      	mov	r1, r3
 8001c94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c98:	f001 faea 	bl	8003270 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c9c:	bf00      	nop
 8001c9e:	3728      	adds	r7, #40	; 0x28
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08a      	sub	sp, #40	; 0x28
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 0314 	add.w	r3, r7, #20
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a18      	ldr	r2, [pc, #96]	; (8001d28 <HAL_I2C_MspInit+0x80>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d129      	bne.n	8001d1e <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cca:	4b18      	ldr	r3, [pc, #96]	; (8001d2c <HAL_I2C_MspInit+0x84>)
 8001ccc:	695b      	ldr	r3, [r3, #20]
 8001cce:	4a17      	ldr	r2, [pc, #92]	; (8001d2c <HAL_I2C_MspInit+0x84>)
 8001cd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cd4:	6153      	str	r3, [r2, #20]
 8001cd6:	4b15      	ldr	r3, [pc, #84]	; (8001d2c <HAL_I2C_MspInit+0x84>)
 8001cd8:	695b      	ldr	r3, [r3, #20]
 8001cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA14     ------> I2C1_SDA
    PA15     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001ce2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ce8:	2312      	movs	r3, #18
 8001cea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cf4:	2304      	movs	r3, #4
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf8:	f107 0314 	add.w	r3, r7, #20
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d02:	f001 fab5 	bl	8003270 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d06:	4b09      	ldr	r3, [pc, #36]	; (8001d2c <HAL_I2C_MspInit+0x84>)
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	4a08      	ldr	r2, [pc, #32]	; (8001d2c <HAL_I2C_MspInit+0x84>)
 8001d0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d10:	61d3      	str	r3, [r2, #28]
 8001d12:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <HAL_I2C_MspInit+0x84>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d1e:	bf00      	nop
 8001d20:	3728      	adds	r7, #40	; 0x28
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40005400 	.word	0x40005400
 8001d2c:	40021000 	.word	0x40021000

08001d30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d40:	d114      	bne.n	8001d6c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d42:	4b15      	ldr	r3, [pc, #84]	; (8001d98 <HAL_TIM_Base_MspInit+0x68>)
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	4a14      	ldr	r2, [pc, #80]	; (8001d98 <HAL_TIM_Base_MspInit+0x68>)
 8001d48:	f043 0301 	orr.w	r3, r3, #1
 8001d4c:	61d3      	str	r3, [r2, #28]
 8001d4e:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <HAL_TIM_Base_MspInit+0x68>)
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	201c      	movs	r0, #28
 8001d60:	f001 f9d9 	bl	8003116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d64:	201c      	movs	r0, #28
 8001d66:	f001 f9f2 	bl	800314e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001d6a:	e010      	b.n	8001d8e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM17)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0a      	ldr	r2, [pc, #40]	; (8001d9c <HAL_TIM_Base_MspInit+0x6c>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d10b      	bne.n	8001d8e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001d76:	4b08      	ldr	r3, [pc, #32]	; (8001d98 <HAL_TIM_Base_MspInit+0x68>)
 8001d78:	699b      	ldr	r3, [r3, #24]
 8001d7a:	4a07      	ldr	r2, [pc, #28]	; (8001d98 <HAL_TIM_Base_MspInit+0x68>)
 8001d7c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d80:	6193      	str	r3, [r2, #24]
 8001d82:	4b05      	ldr	r3, [pc, #20]	; (8001d98 <HAL_TIM_Base_MspInit+0x68>)
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
}
 8001d8e:	bf00      	nop
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	40014800 	.word	0x40014800

08001da0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b088      	sub	sp, #32
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da8:	f107 030c 	add.w	r3, r7, #12
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a11      	ldr	r2, [pc, #68]	; (8001e04 <HAL_TIM_MspPostInit+0x64>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d11b      	bne.n	8001dfa <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc2:	4b11      	ldr	r3, [pc, #68]	; (8001e08 <HAL_TIM_MspPostInit+0x68>)
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	4a10      	ldr	r2, [pc, #64]	; (8001e08 <HAL_TIM_MspPostInit+0x68>)
 8001dc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dcc:	6153      	str	r3, [r2, #20]
 8001dce:	4b0e      	ldr	r3, [pc, #56]	; (8001e08 <HAL_TIM_MspPostInit+0x68>)
 8001dd0:	695b      	ldr	r3, [r3, #20]
 8001dd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dd6:	60bb      	str	r3, [r7, #8]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PB5     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001dda:	2320      	movs	r3, #32
 8001ddc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8001dea:	230a      	movs	r3, #10
 8001dec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dee:	f107 030c 	add.w	r3, r7, #12
 8001df2:	4619      	mov	r1, r3
 8001df4:	4805      	ldr	r0, [pc, #20]	; (8001e0c <HAL_TIM_MspPostInit+0x6c>)
 8001df6:	f001 fa3b 	bl	8003270 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8001dfa:	bf00      	nop
 8001dfc:	3720      	adds	r7, #32
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40014800 	.word	0x40014800
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	48000400 	.word	0x48000400

08001e10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	; 0x28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a1b      	ldr	r2, [pc, #108]	; (8001e9c <HAL_UART_MspInit+0x8c>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d12f      	bne.n	8001e92 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e32:	4b1b      	ldr	r3, [pc, #108]	; (8001ea0 <HAL_UART_MspInit+0x90>)
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	4a1a      	ldr	r2, [pc, #104]	; (8001ea0 <HAL_UART_MspInit+0x90>)
 8001e38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e3c:	6193      	str	r3, [r2, #24]
 8001e3e:	4b18      	ldr	r3, [pc, #96]	; (8001ea0 <HAL_UART_MspInit+0x90>)
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e4a:	4b15      	ldr	r3, [pc, #84]	; (8001ea0 <HAL_UART_MspInit+0x90>)
 8001e4c:	695b      	ldr	r3, [r3, #20]
 8001e4e:	4a14      	ldr	r2, [pc, #80]	; (8001ea0 <HAL_UART_MspInit+0x90>)
 8001e50:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001e54:	6153      	str	r3, [r2, #20]
 8001e56:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <HAL_UART_MspInit+0x90>)
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001e62:	2330      	movs	r3, #48	; 0x30
 8001e64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e66:	2302      	movs	r3, #2
 8001e68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e72:	2307      	movs	r3, #7
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e76:	f107 0314 	add.w	r3, r7, #20
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4809      	ldr	r0, [pc, #36]	; (8001ea4 <HAL_UART_MspInit+0x94>)
 8001e7e:	f001 f9f7 	bl	8003270 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e82:	2200      	movs	r2, #0
 8001e84:	2100      	movs	r1, #0
 8001e86:	2025      	movs	r0, #37	; 0x25
 8001e88:	f001 f945 	bl	8003116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e8c:	2025      	movs	r0, #37	; 0x25
 8001e8e:	f001 f95e 	bl	800314e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e92:	bf00      	nop
 8001e94:	3728      	adds	r7, #40	; 0x28
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40013800 	.word	0x40013800
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	48000800 	.word	0x48000800

08001ea8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001eac:	e7fe      	b.n	8001eac <NMI_Handler+0x4>

08001eae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eb2:	e7fe      	b.n	8001eb2 <HardFault_Handler+0x4>

08001eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eb8:	e7fe      	b.n	8001eb8 <MemManage_Handler+0x4>

08001eba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ebe:	e7fe      	b.n	8001ebe <BusFault_Handler+0x4>

08001ec0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ec4:	e7fe      	b.n	8001ec4 <UsageFault_Handler+0x4>

08001ec6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ef4:	f000 f942 	bl	800217c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	bd80      	pop	{r7, pc}

08001efc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f00:	4802      	ldr	r0, [pc, #8]	; (8001f0c <TIM2_IRQHandler+0x10>)
 8001f02:	f003 ff1b 	bl	8005d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200005fc 	.word	0x200005fc

08001f10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f14:	4802      	ldr	r0, [pc, #8]	; (8001f20 <USART1_IRQHandler+0x10>)
 8001f16:	f005 f823 	bl	8006f60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000694 	.word	0x20000694

08001f24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
	return 1;
 8001f28:	2301      	movs	r3, #1
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <_kill>:

int _kill(int pid, int sig)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f3e:	f007 f9eb 	bl	8009318 <__errno>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2216      	movs	r2, #22
 8001f46:	601a      	str	r2, [r3, #0]
	return -1;
 8001f48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <_exit>:

void _exit (int status)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ffe7 	bl	8001f34 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f66:	e7fe      	b.n	8001f66 <_exit+0x12>

08001f68 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	e00a      	b.n	8001f90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f7a:	f3af 8000 	nop.w
 8001f7e:	4601      	mov	r1, r0
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	1c5a      	adds	r2, r3, #1
 8001f84:	60ba      	str	r2, [r7, #8]
 8001f86:	b2ca      	uxtb	r2, r1
 8001f88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	dbf0      	blt.n	8001f7a <_read+0x12>
	}

return len;
 8001f98:	687b      	ldr	r3, [r7, #4]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
	return -1;
 8001faa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
 8001fc2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fca:	605a      	str	r2, [r3, #4]
	return 0;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <_isatty>:

int _isatty(int file)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
	return 1;
 8001fe2:	2301      	movs	r3, #1
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
	return 0;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3714      	adds	r7, #20
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
	...

0800200c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002014:	4a14      	ldr	r2, [pc, #80]	; (8002068 <_sbrk+0x5c>)
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <_sbrk+0x60>)
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002020:	4b13      	ldr	r3, [pc, #76]	; (8002070 <_sbrk+0x64>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d102      	bne.n	800202e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <_sbrk+0x64>)
 800202a:	4a12      	ldr	r2, [pc, #72]	; (8002074 <_sbrk+0x68>)
 800202c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800202e:	4b10      	ldr	r3, [pc, #64]	; (8002070 <_sbrk+0x64>)
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4413      	add	r3, r2
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	429a      	cmp	r2, r3
 800203a:	d207      	bcs.n	800204c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800203c:	f007 f96c 	bl	8009318 <__errno>
 8002040:	4603      	mov	r3, r0
 8002042:	220c      	movs	r2, #12
 8002044:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002046:	f04f 33ff 	mov.w	r3, #4294967295
 800204a:	e009      	b.n	8002060 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800204c:	4b08      	ldr	r3, [pc, #32]	; (8002070 <_sbrk+0x64>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002052:	4b07      	ldr	r3, [pc, #28]	; (8002070 <_sbrk+0x64>)
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4413      	add	r3, r2
 800205a:	4a05      	ldr	r2, [pc, #20]	; (8002070 <_sbrk+0x64>)
 800205c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800205e:	68fb      	ldr	r3, [r7, #12]
}
 8002060:	4618      	mov	r0, r3
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	20004000 	.word	0x20004000
 800206c:	00000400 	.word	0x00000400
 8002070:	20000778 	.word	0x20000778
 8002074:	200008d0 	.word	0x200008d0

08002078 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800207c:	4b06      	ldr	r3, [pc, #24]	; (8002098 <SystemInit+0x20>)
 800207e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002082:	4a05      	ldr	r2, [pc, #20]	; (8002098 <SystemInit+0x20>)
 8002084:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002088:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800208c:	bf00      	nop
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	e000ed00 	.word	0xe000ed00

0800209c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800209c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020d4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80020a0:	f7ff ffea 	bl	8002078 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020a4:	480c      	ldr	r0, [pc, #48]	; (80020d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80020a6:	490d      	ldr	r1, [pc, #52]	; (80020dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80020a8:	4a0d      	ldr	r2, [pc, #52]	; (80020e0 <LoopForever+0xe>)
  movs r3, #0
 80020aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020ac:	e002      	b.n	80020b4 <LoopCopyDataInit>

080020ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020b2:	3304      	adds	r3, #4

080020b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b8:	d3f9      	bcc.n	80020ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ba:	4a0a      	ldr	r2, [pc, #40]	; (80020e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020bc:	4c0a      	ldr	r4, [pc, #40]	; (80020e8 <LoopForever+0x16>)
  movs r3, #0
 80020be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020c0:	e001      	b.n	80020c6 <LoopFillZerobss>

080020c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020c4:	3204      	adds	r2, #4

080020c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c8:	d3fb      	bcc.n	80020c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020ca:	f007 f92b 	bl	8009324 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020ce:	f7ff f99b 	bl	8001408 <main>

080020d2 <LoopForever>:

LoopForever:
    b LoopForever
 80020d2:	e7fe      	b.n	80020d2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80020d4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80020d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020dc:	20000534 	.word	0x20000534
  ldr r2, =_sidata
 80020e0:	0800b7cc 	.word	0x0800b7cc
  ldr r2, =_sbss
 80020e4:	20000534 	.word	0x20000534
  ldr r4, =_ebss
 80020e8:	200008cc 	.word	0x200008cc

080020ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020ec:	e7fe      	b.n	80020ec <ADC1_IRQHandler>
	...

080020f0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020f4:	4b08      	ldr	r3, [pc, #32]	; (8002118 <HAL_Init+0x28>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a07      	ldr	r2, [pc, #28]	; (8002118 <HAL_Init+0x28>)
 80020fa:	f043 0310 	orr.w	r3, r3, #16
 80020fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002100:	2003      	movs	r0, #3
 8002102:	f000 fffd 	bl	8003100 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002106:	200f      	movs	r0, #15
 8002108:	f000 f808 	bl	800211c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800210c:	f7ff fd6c 	bl	8001be8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40022000 	.word	0x40022000

0800211c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002124:	4b12      	ldr	r3, [pc, #72]	; (8002170 <HAL_InitTick+0x54>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b12      	ldr	r3, [pc, #72]	; (8002174 <HAL_InitTick+0x58>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	4619      	mov	r1, r3
 800212e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002132:	fbb3 f3f1 	udiv	r3, r3, r1
 8002136:	fbb2 f3f3 	udiv	r3, r2, r3
 800213a:	4618      	mov	r0, r3
 800213c:	f001 f815 	bl	800316a <HAL_SYSTICK_Config>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e00e      	b.n	8002168 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2b0f      	cmp	r3, #15
 800214e:	d80a      	bhi.n	8002166 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002150:	2200      	movs	r2, #0
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	f04f 30ff 	mov.w	r0, #4294967295
 8002158:	f000 ffdd 	bl	8003116 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800215c:	4a06      	ldr	r2, [pc, #24]	; (8002178 <HAL_InitTick+0x5c>)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002162:	2300      	movs	r3, #0
 8002164:	e000      	b.n	8002168 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
}
 8002168:	4618      	mov	r0, r3
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	20000360 	.word	0x20000360
 8002174:	20000368 	.word	0x20000368
 8002178:	20000364 	.word	0x20000364

0800217c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002180:	4b06      	ldr	r3, [pc, #24]	; (800219c <HAL_IncTick+0x20>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	461a      	mov	r2, r3
 8002186:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <HAL_IncTick+0x24>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4413      	add	r3, r2
 800218c:	4a04      	ldr	r2, [pc, #16]	; (80021a0 <HAL_IncTick+0x24>)
 800218e:	6013      	str	r3, [r2, #0]
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	20000368 	.word	0x20000368
 80021a0:	2000077c 	.word	0x2000077c

080021a4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  return uwTick;  
 80021a8:	4b03      	ldr	r3, [pc, #12]	; (80021b8 <HAL_GetTick+0x14>)
 80021aa:	681b      	ldr	r3, [r3, #0]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	2000077c 	.word	0x2000077c

080021bc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021c4:	f7ff ffee 	bl	80021a4 <HAL_GetTick>
 80021c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021d4:	d005      	beq.n	80021e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021d6:	4b0a      	ldr	r3, [pc, #40]	; (8002200 <HAL_Delay+0x44>)
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	461a      	mov	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	4413      	add	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80021e2:	bf00      	nop
 80021e4:	f7ff ffde 	bl	80021a4 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	68fa      	ldr	r2, [r7, #12]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d8f7      	bhi.n	80021e4 <HAL_Delay+0x28>
  {
  }
}
 80021f4:	bf00      	nop
 80021f6:	bf00      	nop
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000368 	.word	0x20000368

08002204 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b09a      	sub	sp, #104	; 0x68
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800220c:	2300      	movs	r3, #0
 800220e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002212:	2300      	movs	r3, #0
 8002214:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d101      	bne.n	8002224 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e169      	b.n	80024f8 <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	f003 0310 	and.w	r3, r3, #16
 8002232:	2b00      	cmp	r3, #0
 8002234:	d176      	bne.n	8002324 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	2b00      	cmp	r3, #0
 800223c:	d152      	bne.n	80022e4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f7ff fce9 	bl	8001c30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d13b      	bne.n	80022e4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f000 fe11 	bl	8002e94 <ADC_Disable>
 8002272:	4603      	mov	r3, r0
 8002274:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227c:	f003 0310 	and.w	r3, r3, #16
 8002280:	2b00      	cmp	r3, #0
 8002282:	d12f      	bne.n	80022e4 <HAL_ADC_Init+0xe0>
 8002284:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002288:	2b00      	cmp	r3, #0
 800228a:	d12b      	bne.n	80022e4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002290:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002294:	f023 0302 	bic.w	r3, r3, #2
 8002298:	f043 0202 	orr.w	r2, r3, #2
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	689a      	ldr	r2, [r3, #8]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80022ae:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689a      	ldr	r2, [r3, #8]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80022be:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80022c0:	4b8f      	ldr	r3, [pc, #572]	; (8002500 <HAL_ADC_Init+0x2fc>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a8f      	ldr	r2, [pc, #572]	; (8002504 <HAL_ADC_Init+0x300>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	0c9a      	lsrs	r2, r3, #18
 80022cc:	4613      	mov	r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	4413      	add	r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022d6:	e002      	b.n	80022de <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	3b01      	subs	r3, #1
 80022dc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d1f9      	bne.n	80022d8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d007      	beq.n	8002302 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80022fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002300:	d110      	bne.n	8002324 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	f023 0312 	bic.w	r3, r3, #18
 800230a:	f043 0210 	orr.w	r2, r3, #16
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002316:	f043 0201 	orr.w	r2, r3, #1
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002328:	f003 0310 	and.w	r3, r3, #16
 800232c:	2b00      	cmp	r3, #0
 800232e:	f040 80d6 	bne.w	80024de <HAL_ADC_Init+0x2da>
 8002332:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002336:	2b00      	cmp	r3, #0
 8002338:	f040 80d1 	bne.w	80024de <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002346:	2b00      	cmp	r3, #0
 8002348:	f040 80c9 	bne.w	80024de <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002350:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002354:	f043 0202 	orr.w	r2, r3, #2
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800235c:	4b6a      	ldr	r3, [pc, #424]	; (8002508 <HAL_ADC_Init+0x304>)
 800235e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002360:	2300      	movs	r3, #0
 8002362:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 0303 	and.w	r3, r3, #3
 800236e:	2b01      	cmp	r3, #1
 8002370:	d108      	bne.n	8002384 <HAL_ADC_Init+0x180>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	2b01      	cmp	r3, #1
 800237e:	d101      	bne.n	8002384 <HAL_ADC_Init+0x180>
 8002380:	2301      	movs	r3, #1
 8002382:	e000      	b.n	8002386 <HAL_ADC_Init+0x182>
 8002384:	2300      	movs	r3, #0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d11c      	bne.n	80023c4 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800238a:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800238c:	2b00      	cmp	r3, #0
 800238e:	d010      	beq.n	80023b2 <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	f003 0303 	and.w	r3, r3, #3
 8002398:	2b01      	cmp	r3, #1
 800239a:	d107      	bne.n	80023ac <HAL_ADC_Init+0x1a8>
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	2b01      	cmp	r3, #1
 80023a6:	d101      	bne.n	80023ac <HAL_ADC_Init+0x1a8>
 80023a8:	2301      	movs	r3, #1
 80023aa:	e000      	b.n	80023ae <HAL_ADC_Init+0x1aa>
 80023ac:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d108      	bne.n	80023c4 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80023b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	431a      	orrs	r2, r3
 80023c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023c2:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	7e5b      	ldrb	r3, [r3, #25]
 80023c8:	035b      	lsls	r3, r3, #13
 80023ca:	687a      	ldr	r2, [r7, #4]
 80023cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80023ce:	2a01      	cmp	r2, #1
 80023d0:	d002      	beq.n	80023d8 <HAL_ADC_Init+0x1d4>
 80023d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023d6:	e000      	b.n	80023da <HAL_ADC_Init+0x1d6>
 80023d8:	2200      	movs	r2, #0
 80023da:	431a      	orrs	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	431a      	orrs	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80023ea:	4313      	orrs	r3, r2
 80023ec:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d11b      	bne.n	8002430 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	7e5b      	ldrb	r3, [r3, #25]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d109      	bne.n	8002414 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002404:	3b01      	subs	r3, #1
 8002406:	045a      	lsls	r2, r3, #17
 8002408:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800240a:	4313      	orrs	r3, r2
 800240c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002410:	663b      	str	r3, [r7, #96]	; 0x60
 8002412:	e00d      	b.n	8002430 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002418:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800241c:	f043 0220 	orr.w	r2, r3, #32
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002428:	f043 0201 	orr.w	r2, r3, #1
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002434:	2b01      	cmp	r3, #1
 8002436:	d007      	beq.n	8002448 <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002440:	4313      	orrs	r3, r2
 8002442:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002444:	4313      	orrs	r3, r2
 8002446:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f003 030c 	and.w	r3, r3, #12
 8002452:	2b00      	cmp	r3, #0
 8002454:	d114      	bne.n	8002480 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	6812      	ldr	r2, [r2, #0]
 8002460:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002464:	f023 0302 	bic.w	r3, r3, #2
 8002468:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	7e1b      	ldrb	r3, [r3, #24]
 800246e:	039a      	lsls	r2, r3, #14
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	4313      	orrs	r3, r2
 800247a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800247c:	4313      	orrs	r3, r2
 800247e:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68da      	ldr	r2, [r3, #12]
 8002486:	4b21      	ldr	r3, [pc, #132]	; (800250c <HAL_ADC_Init+0x308>)
 8002488:	4013      	ands	r3, r2
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	6812      	ldr	r2, [r2, #0]
 800248e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002490:	430b      	orrs	r3, r1
 8002492:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d10c      	bne.n	80024b6 <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a2:	f023 010f 	bic.w	r1, r3, #15
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	1e5a      	subs	r2, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	430a      	orrs	r2, r1
 80024b2:	631a      	str	r2, [r3, #48]	; 0x30
 80024b4:	e007      	b.n	80024c6 <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 020f 	bic.w	r2, r2, #15
 80024c4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d0:	f023 0303 	bic.w	r3, r3, #3
 80024d4:	f043 0201 	orr.w	r2, r3, #1
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	641a      	str	r2, [r3, #64]	; 0x40
 80024dc:	e00a      	b.n	80024f4 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	f023 0312 	bic.w	r3, r3, #18
 80024e6:	f043 0210 	orr.w	r2, r3, #16
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80024ee:	2301      	movs	r3, #1
 80024f0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80024f4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3768      	adds	r7, #104	; 0x68
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20000360 	.word	0x20000360
 8002504:	431bde83 	.word	0x431bde83
 8002508:	50000300 	.word	0x50000300
 800250c:	fff0c007 	.word	0xfff0c007

08002510 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f003 0304 	and.w	r3, r3, #4
 8002526:	2b00      	cmp	r3, #0
 8002528:	d158      	bne.n	80025dc <HAL_ADC_Start+0xcc>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002530:	2b01      	cmp	r3, #1
 8002532:	d101      	bne.n	8002538 <HAL_ADC_Start+0x28>
 8002534:	2302      	movs	r3, #2
 8002536:	e054      	b.n	80025e2 <HAL_ADC_Start+0xd2>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f000 fc43 	bl	8002dcc <ADC_Enable>
 8002546:	4603      	mov	r3, r0
 8002548:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800254a:	7bfb      	ldrb	r3, [r7, #15]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d140      	bne.n	80025d2 <HAL_ADC_Start+0xc2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002554:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002558:	f023 0301 	bic.w	r3, r3, #1
 800255c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	641a      	str	r2, [r3, #64]	; 0x40
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002568:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d007      	beq.n	800258e <HAL_ADC_Start+0x7e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002582:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002586:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	641a      	str	r2, [r3, #64]	; 0x40
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002592:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800259a:	d106      	bne.n	80025aa <HAL_ADC_Start+0x9a>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a0:	f023 0206 	bic.w	r2, r3, #6
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	645a      	str	r2, [r3, #68]	; 0x44
 80025a8:	e002      	b.n	80025b0 <HAL_ADC_Start+0xa0>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	221c      	movs	r2, #28
 80025be:	601a      	str	r2, [r3, #0]
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f042 0204 	orr.w	r2, r2, #4
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	e006      	b.n	80025e0 <HAL_ADC_Start+0xd0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80025da:	e001      	b.n	80025e0 <HAL_ADC_Start+0xd0>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80025dc:	2302      	movs	r3, #2
 80025de:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80025e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	2b08      	cmp	r3, #8
 8002600:	d102      	bne.n	8002608 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002602:	2308      	movs	r3, #8
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	e02e      	b.n	8002666 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002608:	4b56      	ldr	r3, [pc, #344]	; (8002764 <HAL_ADC_PollForConversion+0x178>)
 800260a:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f003 031f 	and.w	r3, r3, #31
 8002614:	2b00      	cmp	r3, #0
 8002616:	d112      	bne.n	800263e <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68db      	ldr	r3, [r3, #12]
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	2b01      	cmp	r3, #1
 8002624:	d11d      	bne.n	8002662 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262a:	f043 0220 	orr.w	r2, r3, #32
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e08d      	b.n	800275a <HAL_ADC_PollForConversion+0x16e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d00b      	beq.n	8002662 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	f043 0220 	orr.w	r2, r3, #32
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e07b      	b.n	800275a <HAL_ADC_PollForConversion+0x16e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002662:	230c      	movs	r3, #12
 8002664:	617b      	str	r3, [r7, #20]
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	613b      	str	r3, [r7, #16]
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800266e:	f7ff fd99 	bl	80021a4 <HAL_GetTick>
 8002672:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002674:	e021      	b.n	80026ba <HAL_ADC_PollForConversion+0xce>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800267c:	d01d      	beq.n	80026ba <HAL_ADC_PollForConversion+0xce>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d007      	beq.n	8002694 <HAL_ADC_PollForConversion+0xa8>
 8002684:	f7ff fd8e 	bl	80021a4 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	429a      	cmp	r2, r3
 8002692:	d212      	bcs.n	80026ba <HAL_ADC_PollForConversion+0xce>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	4013      	ands	r3, r2
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10b      	bne.n	80026ba <HAL_ADC_PollForConversion+0xce>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f043 0204 	orr.w	r2, r3, #4
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e04f      	b.n	800275a <HAL_ADC_PollForConversion+0x16e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	4013      	ands	r3, r2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d0d6      	beq.n	8002676 <HAL_ADC_PollForConversion+0x8a>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d131      	bne.n	8002746 <HAL_ADC_PollForConversion+0x15a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d12c      	bne.n	8002746 <HAL_ADC_PollForConversion+0x15a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0308 	and.w	r3, r3, #8
 80026f6:	2b08      	cmp	r3, #8
 80026f8:	d125      	bne.n	8002746 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f003 0304 	and.w	r3, r3, #4
 8002704:	2b00      	cmp	r3, #0
 8002706:	d112      	bne.n	800272e <HAL_ADC_PollForConversion+0x142>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d112      	bne.n	8002746 <HAL_ADC_PollForConversion+0x15a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002724:	f043 0201 	orr.w	r2, r3, #1
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	641a      	str	r2, [r3, #64]	; 0x40
 800272c:	e00b      	b.n	8002746 <HAL_ADC_PollForConversion+0x15a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	f043 0220 	orr.w	r2, r3, #32
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273e:	f043 0201 	orr.w	r2, r3, #1
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d103      	bne.n	8002758 <HAL_ADC_PollForConversion+0x16c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	697a      	ldr	r2, [r7, #20]
 8002756:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3718      	adds	r7, #24
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	50000300 	.word	0x50000300

08002768 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002776:	4618      	mov	r0, r3
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002782:	b580      	push	{r7, lr}
 8002784:	b084      	sub	sp, #16
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
 800278a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800278c:	2300      	movs	r3, #0
 800278e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002796:	2b01      	cmp	r3, #1
 8002798:	d101      	bne.n	800279e <HAL_ADCEx_Calibration_Start+0x1c>
 800279a:	2302      	movs	r3, #2
 800279c:	e05f      	b.n	800285e <HAL_ADCEx_Calibration_Start+0xdc>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2201      	movs	r2, #1
 80027a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 fb74 	bl	8002e94 <ADC_Disable>
 80027ac:	4603      	mov	r3, r0
 80027ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80027b0:	7bfb      	ldrb	r3, [r7, #15]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d14e      	bne.n	8002854 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80027ca:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d107      	bne.n	80027e2 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027e0:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80027f0:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80027f2:	f7ff fcd7 	bl	80021a4 <HAL_GetTick>
 80027f6:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80027f8:	e01c      	b.n	8002834 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80027fa:	f7ff fcd3 	bl	80021a4 <HAL_GetTick>
 80027fe:	4602      	mov	r2, r0
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	2b0a      	cmp	r3, #10
 8002806:	d915      	bls.n	8002834 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002812:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002816:	d10d      	bne.n	8002834 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281c:	f023 0312 	bic.w	r3, r3, #18
 8002820:	f043 0210 	orr.w	r2, r3, #16
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e014      	b.n	800285e <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800283e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002842:	d0da      	beq.n	80027fa <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	f023 0303 	bic.w	r3, r3, #3
 800284c:	f043 0201 	orr.w	r2, r3, #1
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800285c:	7bfb      	ldrb	r3, [r7, #15]
}
 800285e:	4618      	mov	r0, r3
 8002860:	3710      	adds	r7, #16
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
	...

08002868 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002868:	b480      	push	{r7}
 800286a:	b09b      	sub	sp, #108	; 0x6c
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002872:	2300      	movs	r3, #0
 8002874:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002878:	2300      	movs	r3, #0
 800287a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002882:	2b01      	cmp	r3, #1
 8002884:	d101      	bne.n	800288a <HAL_ADC_ConfigChannel+0x22>
 8002886:	2302      	movs	r3, #2
 8002888:	e295      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x54e>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2201      	movs	r2, #1
 800288e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b00      	cmp	r3, #0
 800289e:	f040 8279 	bne.w	8002d94 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d81c      	bhi.n	80028e4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	4613      	mov	r3, r2
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	4413      	add	r3, r2
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	461a      	mov	r2, r3
 80028be:	231f      	movs	r3, #31
 80028c0:	4093      	lsls	r3, r2
 80028c2:	43db      	mvns	r3, r3
 80028c4:	4019      	ands	r1, r3
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	6818      	ldr	r0, [r3, #0]
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685a      	ldr	r2, [r3, #4]
 80028ce:	4613      	mov	r3, r2
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	4413      	add	r3, r2
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	fa00 f203 	lsl.w	r2, r0, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	631a      	str	r2, [r3, #48]	; 0x30
 80028e2:	e063      	b.n	80029ac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	2b09      	cmp	r3, #9
 80028ea:	d81e      	bhi.n	800292a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	685a      	ldr	r2, [r3, #4]
 80028f6:	4613      	mov	r3, r2
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	4413      	add	r3, r2
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	3b1e      	subs	r3, #30
 8002900:	221f      	movs	r2, #31
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	43db      	mvns	r3, r3
 8002908:	4019      	ands	r1, r3
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	4413      	add	r3, r2
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	3b1e      	subs	r3, #30
 800291c:	fa00 f203 	lsl.w	r2, r0, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	430a      	orrs	r2, r1
 8002926:	635a      	str	r2, [r3, #52]	; 0x34
 8002928:	e040      	b.n	80029ac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	2b0e      	cmp	r3, #14
 8002930:	d81e      	bhi.n	8002970 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	4613      	mov	r3, r2
 800293e:	005b      	lsls	r3, r3, #1
 8002940:	4413      	add	r3, r2
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	3b3c      	subs	r3, #60	; 0x3c
 8002946:	221f      	movs	r2, #31
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	4019      	ands	r1, r3
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	6818      	ldr	r0, [r3, #0]
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4413      	add	r3, r2
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	3b3c      	subs	r3, #60	; 0x3c
 8002962:	fa00 f203 	lsl.w	r2, r0, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	639a      	str	r2, [r3, #56]	; 0x38
 800296e:	e01d      	b.n	80029ac <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	4613      	mov	r3, r2
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	4413      	add	r3, r2
 8002980:	005b      	lsls	r3, r3, #1
 8002982:	3b5a      	subs	r3, #90	; 0x5a
 8002984:	221f      	movs	r2, #31
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43db      	mvns	r3, r3
 800298c:	4019      	ands	r1, r3
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	6818      	ldr	r0, [r3, #0]
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	4613      	mov	r3, r2
 8002998:	005b      	lsls	r3, r3, #1
 800299a:	4413      	add	r3, r2
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	3b5a      	subs	r3, #90	; 0x5a
 80029a0:	fa00 f203 	lsl.w	r2, r0, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	430a      	orrs	r2, r1
 80029aa:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f003 030c 	and.w	r3, r3, #12
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f040 80e5 	bne.w	8002b86 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b09      	cmp	r3, #9
 80029c2:	d91c      	bls.n	80029fe <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6999      	ldr	r1, [r3, #24]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	4613      	mov	r3, r2
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	4413      	add	r3, r2
 80029d4:	3b1e      	subs	r3, #30
 80029d6:	2207      	movs	r2, #7
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	4019      	ands	r1, r3
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	6898      	ldr	r0, [r3, #8]
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	3b1e      	subs	r3, #30
 80029f0:	fa00 f203 	lsl.w	r2, r0, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	430a      	orrs	r2, r1
 80029fa:	619a      	str	r2, [r3, #24]
 80029fc:	e019      	b.n	8002a32 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6959      	ldr	r1, [r3, #20]
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	4613      	mov	r3, r2
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	4413      	add	r3, r2
 8002a0e:	2207      	movs	r2, #7
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	4019      	ands	r1, r3
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	6898      	ldr	r0, [r3, #8]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	4613      	mov	r3, r2
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	4413      	add	r3, r2
 8002a26:	fa00 f203 	lsl.w	r2, r0, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	695a      	ldr	r2, [r3, #20]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68db      	ldr	r3, [r3, #12]
 8002a3c:	08db      	lsrs	r3, r3, #3
 8002a3e:	f003 0303 	and.w	r3, r3, #3
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	691b      	ldr	r3, [r3, #16]
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	2b03      	cmp	r3, #3
 8002a52:	d84f      	bhi.n	8002af4 <HAL_ADC_ConfigChannel+0x28c>
 8002a54:	a201      	add	r2, pc, #4	; (adr r2, 8002a5c <HAL_ADC_ConfigChannel+0x1f4>)
 8002a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a5a:	bf00      	nop
 8002a5c:	08002a6d 	.word	0x08002a6d
 8002a60:	08002a8f 	.word	0x08002a8f
 8002a64:	08002ab1 	.word	0x08002ab1
 8002a68:	08002ad3 	.word	0x08002ad3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002a72:	4b97      	ldr	r3, [pc, #604]	; (8002cd0 <HAL_ADC_ConfigChannel+0x468>)
 8002a74:	4013      	ands	r3, r2
 8002a76:	683a      	ldr	r2, [r7, #0]
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	0691      	lsls	r1, r2, #26
 8002a7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	431a      	orrs	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002a8a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002a8c:	e07b      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002a94:	4b8e      	ldr	r3, [pc, #568]	; (8002cd0 <HAL_ADC_ConfigChannel+0x468>)
 8002a96:	4013      	ands	r3, r2
 8002a98:	683a      	ldr	r2, [r7, #0]
 8002a9a:	6812      	ldr	r2, [r2, #0]
 8002a9c:	0691      	lsls	r1, r2, #26
 8002a9e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002aac:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002aae:	e06a      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002ab6:	4b86      	ldr	r3, [pc, #536]	; (8002cd0 <HAL_ADC_ConfigChannel+0x468>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	683a      	ldr	r2, [r7, #0]
 8002abc:	6812      	ldr	r2, [r2, #0]
 8002abe:	0691      	lsls	r1, r2, #26
 8002ac0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ace:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002ad0:	e059      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002ad8:	4b7d      	ldr	r3, [pc, #500]	; (8002cd0 <HAL_ADC_ConfigChannel+0x468>)
 8002ada:	4013      	ands	r3, r2
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	6812      	ldr	r2, [r2, #0]
 8002ae0:	0691      	lsls	r1, r2, #26
 8002ae2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002af0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002af2:	e048      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002afa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	069b      	lsls	r3, r3, #26
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d107      	bne.n	8002b18 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b16:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002b1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	069b      	lsls	r3, r3, #26
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d107      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b3a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	069b      	lsls	r3, r3, #26
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d107      	bne.n	8002b60 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b5e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b66:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	069b      	lsls	r3, r3, #26
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d107      	bne.n	8002b84 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002b82:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002b84:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d108      	bne.n	8002ba6 <HAL_ADC_ConfigChannel+0x33e>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d101      	bne.n	8002ba6 <HAL_ADC_ConfigChannel+0x33e>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e000      	b.n	8002ba8 <HAL_ADC_ConfigChannel+0x340>
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f040 80fe 	bne.w	8002daa <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d00f      	beq.n	8002bd6 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43da      	mvns	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	400a      	ands	r2, r1
 8002bd0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002bd4:	e049      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2201      	movs	r2, #1
 8002be4:	409a      	lsls	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2b09      	cmp	r3, #9
 8002bf6:	d91c      	bls.n	8002c32 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6999      	ldr	r1, [r3, #24]
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	4613      	mov	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	4413      	add	r3, r2
 8002c08:	3b1b      	subs	r3, #27
 8002c0a:	2207      	movs	r2, #7
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	43db      	mvns	r3, r3
 8002c12:	4019      	ands	r1, r3
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	6898      	ldr	r0, [r3, #8]
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	4413      	add	r3, r2
 8002c22:	3b1b      	subs	r3, #27
 8002c24:	fa00 f203 	lsl.w	r2, r0, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	619a      	str	r2, [r3, #24]
 8002c30:	e01b      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	6959      	ldr	r1, [r3, #20]
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	4613      	mov	r3, r2
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	4413      	add	r3, r2
 8002c44:	2207      	movs	r2, #7
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	4019      	ands	r1, r3
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	6898      	ldr	r0, [r3, #8]
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	1c5a      	adds	r2, r3, #1
 8002c58:	4613      	mov	r3, r2
 8002c5a:	005b      	lsls	r3, r3, #1
 8002c5c:	4413      	add	r3, r2
 8002c5e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c6a:	4b1a      	ldr	r3, [pc, #104]	; (8002cd4 <HAL_ADC_ConfigChannel+0x46c>)
 8002c6c:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2b10      	cmp	r3, #16
 8002c74:	d105      	bne.n	8002c82 <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d014      	beq.n	8002cac <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002c86:	2b11      	cmp	r3, #17
 8002c88:	d105      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002c8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00a      	beq.n	8002cac <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002c9a:	2b12      	cmp	r3, #18
 8002c9c:	f040 8085 	bne.w	8002daa <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002ca0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d17e      	bne.n	8002daa <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002cac:	2300      	movs	r3, #0
 8002cae:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 0303 	and.w	r3, r3, #3
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d10c      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x470>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d105      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x470>
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e004      	b.n	8002cda <HAL_ADC_ConfigChannel+0x472>
 8002cd0:	83fff000 	.word	0x83fff000
 8002cd4:	50000300 	.word	0x50000300
 8002cd8:	2300      	movs	r3, #0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d150      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002cde:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d010      	beq.n	8002d06 <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 0303 	and.w	r3, r3, #3
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d107      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x498>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d101      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0x498>
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <HAL_ADC_ConfigChannel+0x49a>
 8002d00:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d13c      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2b10      	cmp	r3, #16
 8002d0c:	d11d      	bne.n	8002d4a <HAL_ADC_ConfigChannel+0x4e2>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d16:	d118      	bne.n	8002d4a <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002d18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002d20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d22:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d24:	4b27      	ldr	r3, [pc, #156]	; (8002dc4 <HAL_ADC_ConfigChannel+0x55c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a27      	ldr	r2, [pc, #156]	; (8002dc8 <HAL_ADC_ConfigChannel+0x560>)
 8002d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2e:	0c9a      	lsrs	r2, r3, #18
 8002d30:	4613      	mov	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d3a:	e002      	b.n	8002d42 <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d1f9      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002d48:	e02e      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2b11      	cmp	r3, #17
 8002d50:	d10b      	bne.n	8002d6a <HAL_ADC_ConfigChannel+0x502>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d5a:	d106      	bne.n	8002d6a <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002d5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002d64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d66:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002d68:	e01e      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2b12      	cmp	r3, #18
 8002d70:	d11a      	bne.n	8002da8 <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002d72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002d7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d7c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002d7e:	e013      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d84:	f043 0220 	orr.w	r2, r3, #32
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002d92:	e00a      	b.n	8002daa <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	f043 0220 	orr.w	r2, r3, #32
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002da6:	e000      	b.n	8002daa <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002da8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002db2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	376c      	adds	r7, #108	; 0x6c
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	20000360 	.word	0x20000360
 8002dc8:	431bde83 	.word	0x431bde83

08002dcc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 0303 	and.w	r3, r3, #3
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d108      	bne.n	8002df8 <ADC_Enable+0x2c>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d101      	bne.n	8002df8 <ADC_Enable+0x2c>
 8002df4:	2301      	movs	r3, #1
 8002df6:	e000      	b.n	8002dfa <ADC_Enable+0x2e>
 8002df8:	2300      	movs	r3, #0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d143      	bne.n	8002e86 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	4b22      	ldr	r3, [pc, #136]	; (8002e90 <ADC_Enable+0xc4>)
 8002e06:	4013      	ands	r3, r2
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00d      	beq.n	8002e28 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e10:	f043 0210 	orr.w	r2, r3, #16
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1c:	f043 0201 	orr.w	r2, r3, #1
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e02f      	b.n	8002e88 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689a      	ldr	r2, [r3, #8]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f042 0201 	orr.w	r2, r2, #1
 8002e36:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002e38:	f7ff f9b4 	bl	80021a4 <HAL_GetTick>
 8002e3c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002e3e:	e01b      	b.n	8002e78 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e40:	f7ff f9b0 	bl	80021a4 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d914      	bls.n	8002e78 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0301 	and.w	r3, r3, #1
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d00d      	beq.n	8002e78 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e60:	f043 0210 	orr.w	r2, r3, #16
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e6c:	f043 0201 	orr.w	r2, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e007      	b.n	8002e88 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d1dc      	bne.n	8002e40 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	8000003f 	.word	0x8000003f

08002e94 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d108      	bne.n	8002ec0 <ADC_Disable+0x2c>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d101      	bne.n	8002ec0 <ADC_Disable+0x2c>
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e000      	b.n	8002ec2 <ADC_Disable+0x2e>
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d047      	beq.n	8002f56 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 030d 	and.w	r3, r3, #13
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d10f      	bne.n	8002ef4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689a      	ldr	r2, [r3, #8]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f042 0202 	orr.w	r2, r2, #2
 8002ee2:	609a      	str	r2, [r3, #8]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2203      	movs	r2, #3
 8002eea:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002eec:	f7ff f95a 	bl	80021a4 <HAL_GetTick>
 8002ef0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ef2:	e029      	b.n	8002f48 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef8:	f043 0210 	orr.w	r2, r3, #16
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f04:	f043 0201 	orr.w	r2, r3, #1
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e023      	b.n	8002f58 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f10:	f7ff f948 	bl	80021a4 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d914      	bls.n	8002f48 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d10d      	bne.n	8002f48 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f30:	f043 0210 	orr.w	r2, r3, #16
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f3c:	f043 0201 	orr.w	r2, r3, #1
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e007      	b.n	8002f58 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d0dc      	beq.n	8002f10 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3710      	adds	r7, #16
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f003 0307 	and.w	r3, r3, #7
 8002f6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f70:	4b0c      	ldr	r3, [pc, #48]	; (8002fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f76:	68ba      	ldr	r2, [r7, #8]
 8002f78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f92:	4a04      	ldr	r2, [pc, #16]	; (8002fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	60d3      	str	r3, [r2, #12]
}
 8002f98:	bf00      	nop
 8002f9a:	3714      	adds	r7, #20
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fac:	4b04      	ldr	r3, [pc, #16]	; (8002fc0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	0a1b      	lsrs	r3, r3, #8
 8002fb2:	f003 0307 	and.w	r3, r3, #7
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	e000ed00 	.word	0xe000ed00

08002fc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	4603      	mov	r3, r0
 8002fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	db0b      	blt.n	8002fee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	f003 021f 	and.w	r2, r3, #31
 8002fdc:	4907      	ldr	r1, [pc, #28]	; (8002ffc <__NVIC_EnableIRQ+0x38>)
 8002fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe2:	095b      	lsrs	r3, r3, #5
 8002fe4:	2001      	movs	r0, #1
 8002fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8002fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	e000e100 	.word	0xe000e100

08003000 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	6039      	str	r1, [r7, #0]
 800300a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800300c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003010:	2b00      	cmp	r3, #0
 8003012:	db0a      	blt.n	800302a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	b2da      	uxtb	r2, r3
 8003018:	490c      	ldr	r1, [pc, #48]	; (800304c <__NVIC_SetPriority+0x4c>)
 800301a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301e:	0112      	lsls	r2, r2, #4
 8003020:	b2d2      	uxtb	r2, r2
 8003022:	440b      	add	r3, r1
 8003024:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003028:	e00a      	b.n	8003040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	b2da      	uxtb	r2, r3
 800302e:	4908      	ldr	r1, [pc, #32]	; (8003050 <__NVIC_SetPriority+0x50>)
 8003030:	79fb      	ldrb	r3, [r7, #7]
 8003032:	f003 030f 	and.w	r3, r3, #15
 8003036:	3b04      	subs	r3, #4
 8003038:	0112      	lsls	r2, r2, #4
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	440b      	add	r3, r1
 800303e:	761a      	strb	r2, [r3, #24]
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	e000e100 	.word	0xe000e100
 8003050:	e000ed00 	.word	0xe000ed00

08003054 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003054:	b480      	push	{r7}
 8003056:	b089      	sub	sp, #36	; 0x24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	f1c3 0307 	rsb	r3, r3, #7
 800306e:	2b04      	cmp	r3, #4
 8003070:	bf28      	it	cs
 8003072:	2304      	movcs	r3, #4
 8003074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	3304      	adds	r3, #4
 800307a:	2b06      	cmp	r3, #6
 800307c:	d902      	bls.n	8003084 <NVIC_EncodePriority+0x30>
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	3b03      	subs	r3, #3
 8003082:	e000      	b.n	8003086 <NVIC_EncodePriority+0x32>
 8003084:	2300      	movs	r3, #0
 8003086:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003088:	f04f 32ff 	mov.w	r2, #4294967295
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	43da      	mvns	r2, r3
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	401a      	ands	r2, r3
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800309c:	f04f 31ff 	mov.w	r1, #4294967295
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	fa01 f303 	lsl.w	r3, r1, r3
 80030a6:	43d9      	mvns	r1, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ac:	4313      	orrs	r3, r2
         );
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3724      	adds	r7, #36	; 0x24
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
	...

080030bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3b01      	subs	r3, #1
 80030c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030cc:	d301      	bcc.n	80030d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ce:	2301      	movs	r3, #1
 80030d0:	e00f      	b.n	80030f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030d2:	4a0a      	ldr	r2, [pc, #40]	; (80030fc <SysTick_Config+0x40>)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	3b01      	subs	r3, #1
 80030d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030da:	210f      	movs	r1, #15
 80030dc:	f04f 30ff 	mov.w	r0, #4294967295
 80030e0:	f7ff ff8e 	bl	8003000 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030e4:	4b05      	ldr	r3, [pc, #20]	; (80030fc <SysTick_Config+0x40>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030ea:	4b04      	ldr	r3, [pc, #16]	; (80030fc <SysTick_Config+0x40>)
 80030ec:	2207      	movs	r2, #7
 80030ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	e000e010 	.word	0xe000e010

08003100 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7ff ff29 	bl	8002f60 <__NVIC_SetPriorityGrouping>
}
 800310e:	bf00      	nop
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b086      	sub	sp, #24
 800311a:	af00      	add	r7, sp, #0
 800311c:	4603      	mov	r3, r0
 800311e:	60b9      	str	r1, [r7, #8]
 8003120:	607a      	str	r2, [r7, #4]
 8003122:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003124:	2300      	movs	r3, #0
 8003126:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003128:	f7ff ff3e 	bl	8002fa8 <__NVIC_GetPriorityGrouping>
 800312c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	68b9      	ldr	r1, [r7, #8]
 8003132:	6978      	ldr	r0, [r7, #20]
 8003134:	f7ff ff8e 	bl	8003054 <NVIC_EncodePriority>
 8003138:	4602      	mov	r2, r0
 800313a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800313e:	4611      	mov	r1, r2
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff ff5d 	bl	8003000 <__NVIC_SetPriority>
}
 8003146:	bf00      	nop
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b082      	sub	sp, #8
 8003152:	af00      	add	r7, sp, #0
 8003154:	4603      	mov	r3, r0
 8003156:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff ff31 	bl	8002fc4 <__NVIC_EnableIRQ>
}
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f7ff ffa2 	bl	80030bc <SysTick_Config>
 8003178:	4603      	mov	r3, r0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003182:	b480      	push	{r7}
 8003184:	b083      	sub	sp, #12
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003190:	2b02      	cmp	r3, #2
 8003192:	d008      	beq.n	80031a6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2204      	movs	r2, #4
 8003198:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e020      	b.n	80031e8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 020e 	bic.w	r2, r2, #14
 80031b4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f022 0201 	bic.w	r2, r2, #1
 80031c4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ce:	2101      	movs	r1, #1
 80031d0:	fa01 f202 	lsl.w	r2, r1, r2
 80031d4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031fc:	2300      	movs	r3, #0
 80031fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003206:	2b02      	cmp	r3, #2
 8003208:	d005      	beq.n	8003216 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2204      	movs	r2, #4
 800320e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
 8003214:	e027      	b.n	8003266 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 020e 	bic.w	r2, r2, #14
 8003224:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 0201 	bic.w	r2, r2, #1
 8003234:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800323e:	2101      	movs	r1, #1
 8003240:	fa01 f202 	lsl.w	r2, r1, r2
 8003244:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	4798      	blx	r3
    } 
  }
  return status;
 8003266:	7bfb      	ldrb	r3, [r7, #15]
}
 8003268:	4618      	mov	r0, r3
 800326a:	3710      	adds	r7, #16
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003270:	b480      	push	{r7}
 8003272:	b087      	sub	sp, #28
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800327a:	2300      	movs	r3, #0
 800327c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800327e:	e14e      	b.n	800351e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	2101      	movs	r1, #1
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	fa01 f303 	lsl.w	r3, r1, r3
 800328c:	4013      	ands	r3, r2
 800328e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2b00      	cmp	r3, #0
 8003294:	f000 8140 	beq.w	8003518 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	f003 0303 	and.w	r3, r3, #3
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d005      	beq.n	80032b0 <HAL_GPIO_Init+0x40>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d130      	bne.n	8003312 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	2203      	movs	r2, #3
 80032bc:	fa02 f303 	lsl.w	r3, r2, r3
 80032c0:	43db      	mvns	r3, r3
 80032c2:	693a      	ldr	r2, [r7, #16]
 80032c4:	4013      	ands	r3, r2
 80032c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	68da      	ldr	r2, [r3, #12]
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	693a      	ldr	r2, [r7, #16]
 80032de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032e6:	2201      	movs	r2, #1
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	fa02 f303 	lsl.w	r3, r2, r3
 80032ee:	43db      	mvns	r3, r3
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	4013      	ands	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	091b      	lsrs	r3, r3, #4
 80032fc:	f003 0201 	and.w	r2, r3, #1
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	4313      	orrs	r3, r2
 800330a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	693a      	ldr	r2, [r7, #16]
 8003310:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f003 0303 	and.w	r3, r3, #3
 800331a:	2b03      	cmp	r3, #3
 800331c:	d017      	beq.n	800334e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	2203      	movs	r2, #3
 800332a:	fa02 f303 	lsl.w	r3, r2, r3
 800332e:	43db      	mvns	r3, r3
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	4013      	ands	r3, r2
 8003334:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	689a      	ldr	r2, [r3, #8]
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	693a      	ldr	r2, [r7, #16]
 800334c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f003 0303 	and.w	r3, r3, #3
 8003356:	2b02      	cmp	r3, #2
 8003358:	d123      	bne.n	80033a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	08da      	lsrs	r2, r3, #3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	3208      	adds	r2, #8
 8003362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003366:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	220f      	movs	r2, #15
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	43db      	mvns	r3, r3
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	4013      	ands	r3, r2
 800337c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	691a      	ldr	r2, [r3, #16]
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	f003 0307 	and.w	r3, r3, #7
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	4313      	orrs	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	08da      	lsrs	r2, r3, #3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3208      	adds	r2, #8
 800339c:	6939      	ldr	r1, [r7, #16]
 800339e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	2203      	movs	r2, #3
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43db      	mvns	r3, r3
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	4013      	ands	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f003 0203 	and.w	r2, r3, #3
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ca:	693a      	ldr	r2, [r7, #16]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 809a 	beq.w	8003518 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033e4:	4b55      	ldr	r3, [pc, #340]	; (800353c <HAL_GPIO_Init+0x2cc>)
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	4a54      	ldr	r2, [pc, #336]	; (800353c <HAL_GPIO_Init+0x2cc>)
 80033ea:	f043 0301 	orr.w	r3, r3, #1
 80033ee:	6193      	str	r3, [r2, #24]
 80033f0:	4b52      	ldr	r3, [pc, #328]	; (800353c <HAL_GPIO_Init+0x2cc>)
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	f003 0301 	and.w	r3, r3, #1
 80033f8:	60bb      	str	r3, [r7, #8]
 80033fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80033fc:	4a50      	ldr	r2, [pc, #320]	; (8003540 <HAL_GPIO_Init+0x2d0>)
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	089b      	lsrs	r3, r3, #2
 8003402:	3302      	adds	r3, #2
 8003404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003408:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	f003 0303 	and.w	r3, r3, #3
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	220f      	movs	r2, #15
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	43db      	mvns	r3, r3
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	4013      	ands	r3, r2
 800341e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003426:	d013      	beq.n	8003450 <HAL_GPIO_Init+0x1e0>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4a46      	ldr	r2, [pc, #280]	; (8003544 <HAL_GPIO_Init+0x2d4>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d00d      	beq.n	800344c <HAL_GPIO_Init+0x1dc>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4a45      	ldr	r2, [pc, #276]	; (8003548 <HAL_GPIO_Init+0x2d8>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d007      	beq.n	8003448 <HAL_GPIO_Init+0x1d8>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a44      	ldr	r2, [pc, #272]	; (800354c <HAL_GPIO_Init+0x2dc>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d101      	bne.n	8003444 <HAL_GPIO_Init+0x1d4>
 8003440:	2303      	movs	r3, #3
 8003442:	e006      	b.n	8003452 <HAL_GPIO_Init+0x1e2>
 8003444:	2305      	movs	r3, #5
 8003446:	e004      	b.n	8003452 <HAL_GPIO_Init+0x1e2>
 8003448:	2302      	movs	r3, #2
 800344a:	e002      	b.n	8003452 <HAL_GPIO_Init+0x1e2>
 800344c:	2301      	movs	r3, #1
 800344e:	e000      	b.n	8003452 <HAL_GPIO_Init+0x1e2>
 8003450:	2300      	movs	r3, #0
 8003452:	697a      	ldr	r2, [r7, #20]
 8003454:	f002 0203 	and.w	r2, r2, #3
 8003458:	0092      	lsls	r2, r2, #2
 800345a:	4093      	lsls	r3, r2
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	4313      	orrs	r3, r2
 8003460:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003462:	4937      	ldr	r1, [pc, #220]	; (8003540 <HAL_GPIO_Init+0x2d0>)
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	089b      	lsrs	r3, r3, #2
 8003468:	3302      	adds	r3, #2
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003470:	4b37      	ldr	r3, [pc, #220]	; (8003550 <HAL_GPIO_Init+0x2e0>)
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	43db      	mvns	r3, r3
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	4013      	ands	r3, r2
 800347e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d003      	beq.n	8003494 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	4313      	orrs	r3, r2
 8003492:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003494:	4a2e      	ldr	r2, [pc, #184]	; (8003550 <HAL_GPIO_Init+0x2e0>)
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800349a:	4b2d      	ldr	r3, [pc, #180]	; (8003550 <HAL_GPIO_Init+0x2e0>)
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	43db      	mvns	r3, r3
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	4013      	ands	r3, r2
 80034a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d003      	beq.n	80034be <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80034be:	4a24      	ldr	r2, [pc, #144]	; (8003550 <HAL_GPIO_Init+0x2e0>)
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034c4:	4b22      	ldr	r3, [pc, #136]	; (8003550 <HAL_GPIO_Init+0x2e0>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	43db      	mvns	r3, r3
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	4013      	ands	r3, r2
 80034d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d003      	beq.n	80034e8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80034e8:	4a19      	ldr	r2, [pc, #100]	; (8003550 <HAL_GPIO_Init+0x2e0>)
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034ee:	4b18      	ldr	r3, [pc, #96]	; (8003550 <HAL_GPIO_Init+0x2e0>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	43db      	mvns	r3, r3
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	4013      	ands	r3, r2
 80034fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4313      	orrs	r3, r2
 8003510:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003512:	4a0f      	ldr	r2, [pc, #60]	; (8003550 <HAL_GPIO_Init+0x2e0>)
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	3301      	adds	r3, #1
 800351c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	fa22 f303 	lsr.w	r3, r2, r3
 8003528:	2b00      	cmp	r3, #0
 800352a:	f47f aea9 	bne.w	8003280 <HAL_GPIO_Init+0x10>
  }
}
 800352e:	bf00      	nop
 8003530:	bf00      	nop
 8003532:	371c      	adds	r7, #28
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	40021000 	.word	0x40021000
 8003540:	40010000 	.word	0x40010000
 8003544:	48000400 	.word	0x48000400
 8003548:	48000800 	.word	0x48000800
 800354c:	48000c00 	.word	0x48000c00
 8003550:	40010400 	.word	0x40010400

08003554 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	807b      	strh	r3, [r7, #2]
 8003560:	4613      	mov	r3, r2
 8003562:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003564:	787b      	ldrb	r3, [r7, #1]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800356a:	887a      	ldrh	r2, [r7, #2]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003570:	e002      	b.n	8003578 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003572:	887a      	ldrh	r2, [r7, #2]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	695b      	ldr	r3, [r3, #20]
 8003594:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003596:	887a      	ldrh	r2, [r7, #2]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4013      	ands	r3, r2
 800359c:	041a      	lsls	r2, r3, #16
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	43d9      	mvns	r1, r3
 80035a2:	887b      	ldrh	r3, [r7, #2]
 80035a4:	400b      	ands	r3, r1
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	619a      	str	r2, [r3, #24]
}
 80035ac:	bf00      	nop
 80035ae:	3714      	adds	r7, #20
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e081      	b.n	80036ce <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d106      	bne.n	80035e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7fe fb62 	bl	8001ca8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2224      	movs	r2, #36	; 0x24
 80035e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0201 	bic.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003608:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689a      	ldr	r2, [r3, #8]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003618:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d107      	bne.n	8003632 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	689a      	ldr	r2, [r3, #8]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800362e:	609a      	str	r2, [r3, #8]
 8003630:	e006      	b.n	8003640 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800363e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	68db      	ldr	r3, [r3, #12]
 8003644:	2b02      	cmp	r3, #2
 8003646:	d104      	bne.n	8003652 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003650:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6812      	ldr	r2, [r2, #0]
 800365c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003660:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003664:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68da      	ldr	r2, [r3, #12]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003674:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	691a      	ldr	r2, [r3, #16]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	69d9      	ldr	r1, [r3, #28]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a1a      	ldr	r2, [r3, #32]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0201 	orr.w	r2, r2, #1
 80036ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2220      	movs	r2, #32
 80036ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
	...

080036d8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af02      	add	r7, sp, #8
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	607a      	str	r2, [r7, #4]
 80036e2:	461a      	mov	r2, r3
 80036e4:	460b      	mov	r3, r1
 80036e6:	817b      	strh	r3, [r7, #10]
 80036e8:	4613      	mov	r3, r2
 80036ea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b20      	cmp	r3, #32
 80036f6:	f040 80da 	bne.w	80038ae <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003700:	2b01      	cmp	r3, #1
 8003702:	d101      	bne.n	8003708 <HAL_I2C_Master_Transmit+0x30>
 8003704:	2302      	movs	r3, #2
 8003706:	e0d3      	b.n	80038b0 <HAL_I2C_Master_Transmit+0x1d8>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003710:	f7fe fd48 	bl	80021a4 <HAL_GetTick>
 8003714:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	2319      	movs	r3, #25
 800371c:	2201      	movs	r2, #1
 800371e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 fa5e 	bl	8003be4 <I2C_WaitOnFlagUntilTimeout>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e0be      	b.n	80038b0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2221      	movs	r2, #33	; 0x21
 8003736:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2210      	movs	r2, #16
 800373e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	893a      	ldrh	r2, [r7, #8]
 8003752:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800375e:	b29b      	uxth	r3, r3
 8003760:	2bff      	cmp	r3, #255	; 0xff
 8003762:	d90e      	bls.n	8003782 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	22ff      	movs	r2, #255	; 0xff
 8003768:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800376e:	b2da      	uxtb	r2, r3
 8003770:	8979      	ldrh	r1, [r7, #10]
 8003772:	4b51      	ldr	r3, [pc, #324]	; (80038b8 <HAL_I2C_Master_Transmit+0x1e0>)
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800377a:	68f8      	ldr	r0, [r7, #12]
 800377c:	f000 fbec 	bl	8003f58 <I2C_TransferConfig>
 8003780:	e06c      	b.n	800385c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003786:	b29a      	uxth	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003790:	b2da      	uxtb	r2, r3
 8003792:	8979      	ldrh	r1, [r7, #10]
 8003794:	4b48      	ldr	r3, [pc, #288]	; (80038b8 <HAL_I2C_Master_Transmit+0x1e0>)
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f000 fbdb 	bl	8003f58 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80037a2:	e05b      	b.n	800385c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037a4:	697a      	ldr	r2, [r7, #20]
 80037a6:	6a39      	ldr	r1, [r7, #32]
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f000 fa6a 	bl	8003c82 <I2C_WaitOnTXISFlagUntilTimeout>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e07b      	b.n	80038b0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037bc:	781a      	ldrb	r2, [r3, #0]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c8:	1c5a      	adds	r2, r3, #1
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e0:	3b01      	subs	r3, #1
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d034      	beq.n	800385c <HAL_I2C_Master_Transmit+0x184>
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d130      	bne.n	800385c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	2200      	movs	r2, #0
 8003802:	2180      	movs	r1, #128	; 0x80
 8003804:	68f8      	ldr	r0, [r7, #12]
 8003806:	f000 f9ed 	bl	8003be4 <I2C_WaitOnFlagUntilTimeout>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	d001      	beq.n	8003814 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e04d      	b.n	80038b0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003818:	b29b      	uxth	r3, r3
 800381a:	2bff      	cmp	r3, #255	; 0xff
 800381c:	d90e      	bls.n	800383c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	22ff      	movs	r2, #255	; 0xff
 8003822:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003828:	b2da      	uxtb	r2, r3
 800382a:	8979      	ldrh	r1, [r7, #10]
 800382c:	2300      	movs	r3, #0
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f000 fb8f 	bl	8003f58 <I2C_TransferConfig>
 800383a:	e00f      	b.n	800385c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003840:	b29a      	uxth	r2, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800384a:	b2da      	uxtb	r2, r3
 800384c:	8979      	ldrh	r1, [r7, #10]
 800384e:	2300      	movs	r3, #0
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f000 fb7e 	bl	8003f58 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003860:	b29b      	uxth	r3, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	d19e      	bne.n	80037a4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003866:	697a      	ldr	r2, [r7, #20]
 8003868:	6a39      	ldr	r1, [r7, #32]
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 fa50 	bl	8003d10 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e01a      	b.n	80038b0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2220      	movs	r2, #32
 8003880:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	6859      	ldr	r1, [r3, #4]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	4b0b      	ldr	r3, [pc, #44]	; (80038bc <HAL_I2C_Master_Transmit+0x1e4>)
 800388e:	400b      	ands	r3, r1
 8003890:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2220      	movs	r2, #32
 8003896:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038aa:	2300      	movs	r3, #0
 80038ac:	e000      	b.n	80038b0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80038ae:	2302      	movs	r3, #2
  }
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	80002000 	.word	0x80002000
 80038bc:	fe00e800 	.word	0xfe00e800

080038c0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b088      	sub	sp, #32
 80038c4:	af02      	add	r7, sp, #8
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	4608      	mov	r0, r1
 80038ca:	4611      	mov	r1, r2
 80038cc:	461a      	mov	r2, r3
 80038ce:	4603      	mov	r3, r0
 80038d0:	817b      	strh	r3, [r7, #10]
 80038d2:	460b      	mov	r3, r1
 80038d4:	813b      	strh	r3, [r7, #8]
 80038d6:	4613      	mov	r3, r2
 80038d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b20      	cmp	r3, #32
 80038e4:	f040 80fd 	bne.w	8003ae2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80038e8:	6a3b      	ldr	r3, [r7, #32]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d002      	beq.n	80038f4 <HAL_I2C_Mem_Read+0x34>
 80038ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d105      	bne.n	8003900 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038fa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e0f1      	b.n	8003ae4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_I2C_Mem_Read+0x4e>
 800390a:	2302      	movs	r3, #2
 800390c:	e0ea      	b.n	8003ae4 <HAL_I2C_Mem_Read+0x224>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003916:	f7fe fc45 	bl	80021a4 <HAL_GetTick>
 800391a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	2319      	movs	r3, #25
 8003922:	2201      	movs	r2, #1
 8003924:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f000 f95b 	bl	8003be4 <I2C_WaitOnFlagUntilTimeout>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e0d5      	b.n	8003ae4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2222      	movs	r2, #34	; 0x22
 800393c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2240      	movs	r2, #64	; 0x40
 8003944:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6a3a      	ldr	r2, [r7, #32]
 8003952:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003958:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003960:	88f8      	ldrh	r0, [r7, #6]
 8003962:	893a      	ldrh	r2, [r7, #8]
 8003964:	8979      	ldrh	r1, [r7, #10]
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	9301      	str	r3, [sp, #4]
 800396a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800396c:	9300      	str	r3, [sp, #0]
 800396e:	4603      	mov	r3, r0
 8003970:	68f8      	ldr	r0, [r7, #12]
 8003972:	f000 f8bf 	bl	8003af4 <I2C_RequestMemoryRead>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d005      	beq.n	8003988 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e0ad      	b.n	8003ae4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398c:	b29b      	uxth	r3, r3
 800398e:	2bff      	cmp	r3, #255	; 0xff
 8003990:	d90e      	bls.n	80039b0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	22ff      	movs	r2, #255	; 0xff
 8003996:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800399c:	b2da      	uxtb	r2, r3
 800399e:	8979      	ldrh	r1, [r7, #10]
 80039a0:	4b52      	ldr	r3, [pc, #328]	; (8003aec <HAL_I2C_Mem_Read+0x22c>)
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039a8:	68f8      	ldr	r0, [r7, #12]
 80039aa:	f000 fad5 	bl	8003f58 <I2C_TransferConfig>
 80039ae:	e00f      	b.n	80039d0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039be:	b2da      	uxtb	r2, r3
 80039c0:	8979      	ldrh	r1, [r7, #10]
 80039c2:	4b4a      	ldr	r3, [pc, #296]	; (8003aec <HAL_I2C_Mem_Read+0x22c>)
 80039c4:	9300      	str	r3, [sp, #0]
 80039c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f000 fac4 	bl	8003f58 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039d6:	2200      	movs	r2, #0
 80039d8:	2104      	movs	r1, #4
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f000 f902 	bl	8003be4 <I2C_WaitOnFlagUntilTimeout>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e07c      	b.n	8003ae4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f4:	b2d2      	uxtb	r2, r2
 80039f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fc:	1c5a      	adds	r2, r3, #1
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a06:	3b01      	subs	r3, #1
 8003a08:	b29a      	uxth	r2, r3
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a12:	b29b      	uxth	r3, r3
 8003a14:	3b01      	subs	r3, #1
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d034      	beq.n	8003a90 <HAL_I2C_Mem_Read+0x1d0>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d130      	bne.n	8003a90 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a34:	2200      	movs	r2, #0
 8003a36:	2180      	movs	r1, #128	; 0x80
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 f8d3 	bl	8003be4 <I2C_WaitOnFlagUntilTimeout>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e04d      	b.n	8003ae4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	2bff      	cmp	r3, #255	; 0xff
 8003a50:	d90e      	bls.n	8003a70 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	22ff      	movs	r2, #255	; 0xff
 8003a56:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	8979      	ldrh	r1, [r7, #10]
 8003a60:	2300      	movs	r3, #0
 8003a62:	9300      	str	r3, [sp, #0]
 8003a64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f000 fa75 	bl	8003f58 <I2C_TransferConfig>
 8003a6e:	e00f      	b.n	8003a90 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a74:	b29a      	uxth	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a7e:	b2da      	uxtb	r2, r3
 8003a80:	8979      	ldrh	r1, [r7, #10]
 8003a82:	2300      	movs	r3, #0
 8003a84:	9300      	str	r3, [sp, #0]
 8003a86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f000 fa64 	bl	8003f58 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d19a      	bne.n	80039d0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a9a:	697a      	ldr	r2, [r7, #20]
 8003a9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 f936 	bl	8003d10 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e01a      	b.n	8003ae4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	6859      	ldr	r1, [r3, #4]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	4b0b      	ldr	r3, [pc, #44]	; (8003af0 <HAL_I2C_Mem_Read+0x230>)
 8003ac2:	400b      	ands	r3, r1
 8003ac4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2220      	movs	r2, #32
 8003aca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	e000      	b.n	8003ae4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003ae2:	2302      	movs	r3, #2
  }
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	80002400 	.word	0x80002400
 8003af0:	fe00e800 	.word	0xfe00e800

08003af4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af02      	add	r7, sp, #8
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	4608      	mov	r0, r1
 8003afe:	4611      	mov	r1, r2
 8003b00:	461a      	mov	r2, r3
 8003b02:	4603      	mov	r3, r0
 8003b04:	817b      	strh	r3, [r7, #10]
 8003b06:	460b      	mov	r3, r1
 8003b08:	813b      	strh	r3, [r7, #8]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003b0e:	88fb      	ldrh	r3, [r7, #6]
 8003b10:	b2da      	uxtb	r2, r3
 8003b12:	8979      	ldrh	r1, [r7, #10]
 8003b14:	4b20      	ldr	r3, [pc, #128]	; (8003b98 <I2C_RequestMemoryRead+0xa4>)
 8003b16:	9300      	str	r3, [sp, #0]
 8003b18:	2300      	movs	r3, #0
 8003b1a:	68f8      	ldr	r0, [r7, #12]
 8003b1c:	f000 fa1c 	bl	8003f58 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b20:	69fa      	ldr	r2, [r7, #28]
 8003b22:	69b9      	ldr	r1, [r7, #24]
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 f8ac 	bl	8003c82 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d001      	beq.n	8003b34 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	e02c      	b.n	8003b8e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b34:	88fb      	ldrh	r3, [r7, #6]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d105      	bne.n	8003b46 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b3a:	893b      	ldrh	r3, [r7, #8]
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	629a      	str	r2, [r3, #40]	; 0x28
 8003b44:	e015      	b.n	8003b72 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003b46:	893b      	ldrh	r3, [r7, #8]
 8003b48:	0a1b      	lsrs	r3, r3, #8
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	b2da      	uxtb	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b54:	69fa      	ldr	r2, [r7, #28]
 8003b56:	69b9      	ldr	r1, [r7, #24]
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f000 f892 	bl	8003c82 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d001      	beq.n	8003b68 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e012      	b.n	8003b8e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b68:	893b      	ldrh	r3, [r7, #8]
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	9300      	str	r3, [sp, #0]
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	2140      	movs	r1, #64	; 0x40
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f000 f831 	bl	8003be4 <I2C_WaitOnFlagUntilTimeout>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d001      	beq.n	8003b8c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e000      	b.n	8003b8e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	80002000 	.word	0x80002000

08003b9c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b02      	cmp	r3, #2
 8003bb0:	d103      	bne.n	8003bba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d007      	beq.n	8003bd8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	699a      	ldr	r2, [r3, #24]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f042 0201 	orr.w	r2, r2, #1
 8003bd6:	619a      	str	r2, [r3, #24]
  }
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	603b      	str	r3, [r7, #0]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bf4:	e031      	b.n	8003c5a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bfc:	d02d      	beq.n	8003c5a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bfe:	f7fe fad1 	bl	80021a4 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	69bb      	ldr	r3, [r7, #24]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	683a      	ldr	r2, [r7, #0]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d302      	bcc.n	8003c14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d122      	bne.n	8003c5a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699a      	ldr	r2, [r3, #24]
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	68ba      	ldr	r2, [r7, #8]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	bf0c      	ite	eq
 8003c24:	2301      	moveq	r3, #1
 8003c26:	2300      	movne	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	79fb      	ldrb	r3, [r7, #7]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d113      	bne.n	8003c5a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c36:	f043 0220 	orr.w	r2, r3, #32
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2220      	movs	r2, #32
 8003c42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e00f      	b.n	8003c7a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	699a      	ldr	r2, [r3, #24]
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	4013      	ands	r3, r2
 8003c64:	68ba      	ldr	r2, [r7, #8]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	bf0c      	ite	eq
 8003c6a:	2301      	moveq	r3, #1
 8003c6c:	2300      	movne	r3, #0
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	461a      	mov	r2, r3
 8003c72:	79fb      	ldrb	r3, [r7, #7]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d0be      	beq.n	8003bf6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3710      	adds	r7, #16
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b084      	sub	sp, #16
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	60f8      	str	r0, [r7, #12]
 8003c8a:	60b9      	str	r1, [r7, #8]
 8003c8c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c8e:	e033      	b.n	8003cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	68b9      	ldr	r1, [r7, #8]
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 f87f 	bl	8003d98 <I2C_IsErrorOccurred>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e031      	b.n	8003d08 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003caa:	d025      	beq.n	8003cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cac:	f7fe fa7a 	bl	80021a4 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	68ba      	ldr	r2, [r7, #8]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d302      	bcc.n	8003cc2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d11a      	bne.n	8003cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d013      	beq.n	8003cf8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd4:	f043 0220 	orr.w	r2, r3, #32
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2220      	movs	r2, #32
 8003ce0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e007      	b.n	8003d08 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d1c4      	bne.n	8003c90 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d1c:	e02f      	b.n	8003d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	68b9      	ldr	r1, [r7, #8]
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 f838 	bl	8003d98 <I2C_IsErrorOccurred>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e02d      	b.n	8003d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d32:	f7fe fa37 	bl	80021a4 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	68ba      	ldr	r2, [r7, #8]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d302      	bcc.n	8003d48 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d11a      	bne.n	8003d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699b      	ldr	r3, [r3, #24]
 8003d4e:	f003 0320 	and.w	r3, r3, #32
 8003d52:	2b20      	cmp	r3, #32
 8003d54:	d013      	beq.n	8003d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5a:	f043 0220 	orr.w	r2, r3, #32
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2220      	movs	r2, #32
 8003d66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e007      	b.n	8003d8e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	f003 0320 	and.w	r3, r3, #32
 8003d88:	2b20      	cmp	r3, #32
 8003d8a:	d1c8      	bne.n	8003d1e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
	...

08003d98 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b08a      	sub	sp, #40	; 0x28
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003da4:	2300      	movs	r3, #0
 8003da6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003db2:	2300      	movs	r3, #0
 8003db4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	f003 0310 	and.w	r3, r3, #16
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d068      	beq.n	8003e96 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2210      	movs	r2, #16
 8003dca:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003dcc:	e049      	b.n	8003e62 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dd4:	d045      	beq.n	8003e62 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003dd6:	f7fe f9e5 	bl	80021a4 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	68ba      	ldr	r2, [r7, #8]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d302      	bcc.n	8003dec <I2C_IsErrorOccurred+0x54>
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d13a      	bne.n	8003e62 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003df6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003dfe:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e0e:	d121      	bne.n	8003e54 <I2C_IsErrorOccurred+0xbc>
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e16:	d01d      	beq.n	8003e54 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003e18:	7cfb      	ldrb	r3, [r7, #19]
 8003e1a:	2b20      	cmp	r3, #32
 8003e1c:	d01a      	beq.n	8003e54 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	685a      	ldr	r2, [r3, #4]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e2c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003e2e:	f7fe f9b9 	bl	80021a4 <HAL_GetTick>
 8003e32:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e34:	e00e      	b.n	8003e54 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003e36:	f7fe f9b5 	bl	80021a4 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b19      	cmp	r3, #25
 8003e42:	d907      	bls.n	8003e54 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003e44:	6a3b      	ldr	r3, [r7, #32]
 8003e46:	f043 0320 	orr.w	r3, r3, #32
 8003e4a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003e52:	e006      	b.n	8003e62 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	f003 0320 	and.w	r3, r3, #32
 8003e5e:	2b20      	cmp	r3, #32
 8003e60:	d1e9      	bne.n	8003e36 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	699b      	ldr	r3, [r3, #24]
 8003e68:	f003 0320 	and.w	r3, r3, #32
 8003e6c:	2b20      	cmp	r3, #32
 8003e6e:	d003      	beq.n	8003e78 <I2C_IsErrorOccurred+0xe0>
 8003e70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0aa      	beq.n	8003dce <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003e78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d103      	bne.n	8003e88 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2220      	movs	r2, #32
 8003e86:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003e88:	6a3b      	ldr	r3, [r7, #32]
 8003e8a:	f043 0304 	orr.w	r3, r3, #4
 8003e8e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	699b      	ldr	r3, [r3, #24]
 8003e9c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00b      	beq.n	8003ec0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003ea8:	6a3b      	ldr	r3, [r7, #32]
 8003eaa:	f043 0301 	orr.w	r3, r3, #1
 8003eae:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003eb8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00b      	beq.n	8003ee2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003eca:	6a3b      	ldr	r3, [r7, #32]
 8003ecc:	f043 0308 	orr.w	r3, r3, #8
 8003ed0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003eda:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00b      	beq.n	8003f04 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	f043 0302 	orr.w	r3, r3, #2
 8003ef2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003efc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003f04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d01c      	beq.n	8003f46 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f7ff fe45 	bl	8003b9c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6859      	ldr	r1, [r3, #4]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	4b0d      	ldr	r3, [pc, #52]	; (8003f54 <I2C_IsErrorOccurred+0x1bc>)
 8003f1e:	400b      	ands	r3, r1
 8003f20:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f26:	6a3b      	ldr	r3, [r7, #32]
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2220      	movs	r2, #32
 8003f32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003f46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3728      	adds	r7, #40	; 0x28
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	fe00e800 	.word	0xfe00e800

08003f58 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b087      	sub	sp, #28
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	607b      	str	r3, [r7, #4]
 8003f62:	460b      	mov	r3, r1
 8003f64:	817b      	strh	r3, [r7, #10]
 8003f66:	4613      	mov	r3, r2
 8003f68:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f6a:	897b      	ldrh	r3, [r7, #10]
 8003f6c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f70:	7a7b      	ldrb	r3, [r7, #9]
 8003f72:	041b      	lsls	r3, r3, #16
 8003f74:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f78:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003f7e:	6a3b      	ldr	r3, [r7, #32]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003f86:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685a      	ldr	r2, [r3, #4]
 8003f8e:	6a3b      	ldr	r3, [r7, #32]
 8003f90:	0d5b      	lsrs	r3, r3, #21
 8003f92:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003f96:	4b08      	ldr	r3, [pc, #32]	; (8003fb8 <I2C_TransferConfig+0x60>)
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	43db      	mvns	r3, r3
 8003f9c:	ea02 0103 	and.w	r1, r2, r3
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	697a      	ldr	r2, [r7, #20]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003faa:	bf00      	nop
 8003fac:	371c      	adds	r7, #28
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	03ff63ff 	.word	0x03ff63ff

08003fbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b20      	cmp	r3, #32
 8003fd0:	d138      	bne.n	8004044 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d101      	bne.n	8003fe0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003fdc:	2302      	movs	r3, #2
 8003fde:	e032      	b.n	8004046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2224      	movs	r2, #36	; 0x24
 8003fec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f022 0201 	bic.w	r2, r2, #1
 8003ffe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800400e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6819      	ldr	r1, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	430a      	orrs	r2, r1
 800401e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f042 0201 	orr.w	r2, r2, #1
 800402e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004040:	2300      	movs	r3, #0
 8004042:	e000      	b.n	8004046 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004044:	2302      	movs	r3, #2
  }
}
 8004046:	4618      	mov	r0, r3
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004052:	b480      	push	{r7}
 8004054:	b085      	sub	sp, #20
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
 800405a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b20      	cmp	r3, #32
 8004066:	d139      	bne.n	80040dc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800406e:	2b01      	cmp	r3, #1
 8004070:	d101      	bne.n	8004076 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004072:	2302      	movs	r3, #2
 8004074:	e033      	b.n	80040de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2224      	movs	r2, #36	; 0x24
 8004082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 0201 	bic.w	r2, r2, #1
 8004094:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80040a4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	021b      	lsls	r3, r3, #8
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68fa      	ldr	r2, [r7, #12]
 80040b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 0201 	orr.w	r2, r2, #1
 80040c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2220      	movs	r2, #32
 80040cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80040d8:	2300      	movs	r3, #0
 80040da:	e000      	b.n	80040de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80040dc:	2302      	movs	r3, #2
  }
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
	...

080040ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80040fc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004102:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d102      	bne.n	8004112 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	f001 b823 	b.w	8005158 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004112:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004116:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	2b00      	cmp	r3, #0
 8004124:	f000 817d 	beq.w	8004422 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004128:	4bbc      	ldr	r3, [pc, #752]	; (800441c <HAL_RCC_OscConfig+0x330>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f003 030c 	and.w	r3, r3, #12
 8004130:	2b04      	cmp	r3, #4
 8004132:	d00c      	beq.n	800414e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004134:	4bb9      	ldr	r3, [pc, #740]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f003 030c 	and.w	r3, r3, #12
 800413c:	2b08      	cmp	r3, #8
 800413e:	d15c      	bne.n	80041fa <HAL_RCC_OscConfig+0x10e>
 8004140:	4bb6      	ldr	r3, [pc, #728]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004148:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800414c:	d155      	bne.n	80041fa <HAL_RCC_OscConfig+0x10e>
 800414e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004152:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004156:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800415a:	fa93 f3a3 	rbit	r3, r3
 800415e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004162:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004166:	fab3 f383 	clz	r3, r3
 800416a:	b2db      	uxtb	r3, r3
 800416c:	095b      	lsrs	r3, r3, #5
 800416e:	b2db      	uxtb	r3, r3
 8004170:	f043 0301 	orr.w	r3, r3, #1
 8004174:	b2db      	uxtb	r3, r3
 8004176:	2b01      	cmp	r3, #1
 8004178:	d102      	bne.n	8004180 <HAL_RCC_OscConfig+0x94>
 800417a:	4ba8      	ldr	r3, [pc, #672]	; (800441c <HAL_RCC_OscConfig+0x330>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	e015      	b.n	80041ac <HAL_RCC_OscConfig+0xc0>
 8004180:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004184:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004188:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800418c:	fa93 f3a3 	rbit	r3, r3
 8004190:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004194:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004198:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800419c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80041a0:	fa93 f3a3 	rbit	r3, r3
 80041a4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80041a8:	4b9c      	ldr	r3, [pc, #624]	; (800441c <HAL_RCC_OscConfig+0x330>)
 80041aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80041b0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80041b4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80041b8:	fa92 f2a2 	rbit	r2, r2
 80041bc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80041c0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80041c4:	fab2 f282 	clz	r2, r2
 80041c8:	b2d2      	uxtb	r2, r2
 80041ca:	f042 0220 	orr.w	r2, r2, #32
 80041ce:	b2d2      	uxtb	r2, r2
 80041d0:	f002 021f 	and.w	r2, r2, #31
 80041d4:	2101      	movs	r1, #1
 80041d6:	fa01 f202 	lsl.w	r2, r1, r2
 80041da:	4013      	ands	r3, r2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	f000 811f 	beq.w	8004420 <HAL_RCC_OscConfig+0x334>
 80041e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	f040 8116 	bne.w	8004420 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	f000 bfaf 	b.w	8005158 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800420a:	d106      	bne.n	800421a <HAL_RCC_OscConfig+0x12e>
 800420c:	4b83      	ldr	r3, [pc, #524]	; (800441c <HAL_RCC_OscConfig+0x330>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a82      	ldr	r2, [pc, #520]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004212:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004216:	6013      	str	r3, [r2, #0]
 8004218:	e036      	b.n	8004288 <HAL_RCC_OscConfig+0x19c>
 800421a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800421e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10c      	bne.n	8004244 <HAL_RCC_OscConfig+0x158>
 800422a:	4b7c      	ldr	r3, [pc, #496]	; (800441c <HAL_RCC_OscConfig+0x330>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a7b      	ldr	r2, [pc, #492]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004230:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004234:	6013      	str	r3, [r2, #0]
 8004236:	4b79      	ldr	r3, [pc, #484]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a78      	ldr	r2, [pc, #480]	; (800441c <HAL_RCC_OscConfig+0x330>)
 800423c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004240:	6013      	str	r3, [r2, #0]
 8004242:	e021      	b.n	8004288 <HAL_RCC_OscConfig+0x19c>
 8004244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004248:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004254:	d10c      	bne.n	8004270 <HAL_RCC_OscConfig+0x184>
 8004256:	4b71      	ldr	r3, [pc, #452]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a70      	ldr	r2, [pc, #448]	; (800441c <HAL_RCC_OscConfig+0x330>)
 800425c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004260:	6013      	str	r3, [r2, #0]
 8004262:	4b6e      	ldr	r3, [pc, #440]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a6d      	ldr	r2, [pc, #436]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800426c:	6013      	str	r3, [r2, #0]
 800426e:	e00b      	b.n	8004288 <HAL_RCC_OscConfig+0x19c>
 8004270:	4b6a      	ldr	r3, [pc, #424]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a69      	ldr	r2, [pc, #420]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800427a:	6013      	str	r3, [r2, #0]
 800427c:	4b67      	ldr	r3, [pc, #412]	; (800441c <HAL_RCC_OscConfig+0x330>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a66      	ldr	r2, [pc, #408]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004282:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004286:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004288:	4b64      	ldr	r3, [pc, #400]	; (800441c <HAL_RCC_OscConfig+0x330>)
 800428a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428c:	f023 020f 	bic.w	r2, r3, #15
 8004290:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004294:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	495f      	ldr	r1, [pc, #380]	; (800441c <HAL_RCC_OscConfig+0x330>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d059      	beq.n	8004366 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b2:	f7fd ff77 	bl	80021a4 <HAL_GetTick>
 80042b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ba:	e00a      	b.n	80042d2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042bc:	f7fd ff72 	bl	80021a4 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b64      	cmp	r3, #100	; 0x64
 80042ca:	d902      	bls.n	80042d2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	f000 bf43 	b.w	8005158 <HAL_RCC_OscConfig+0x106c>
 80042d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042d6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042da:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80042de:	fa93 f3a3 	rbit	r3, r3
 80042e2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80042e6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ea:	fab3 f383 	clz	r3, r3
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	095b      	lsrs	r3, r3, #5
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	f043 0301 	orr.w	r3, r3, #1
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d102      	bne.n	8004304 <HAL_RCC_OscConfig+0x218>
 80042fe:	4b47      	ldr	r3, [pc, #284]	; (800441c <HAL_RCC_OscConfig+0x330>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	e015      	b.n	8004330 <HAL_RCC_OscConfig+0x244>
 8004304:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004308:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800430c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004310:	fa93 f3a3 	rbit	r3, r3
 8004314:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004318:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800431c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004320:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004324:	fa93 f3a3 	rbit	r3, r3
 8004328:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800432c:	4b3b      	ldr	r3, [pc, #236]	; (800441c <HAL_RCC_OscConfig+0x330>)
 800432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004330:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004334:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004338:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800433c:	fa92 f2a2 	rbit	r2, r2
 8004340:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004344:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004348:	fab2 f282 	clz	r2, r2
 800434c:	b2d2      	uxtb	r2, r2
 800434e:	f042 0220 	orr.w	r2, r2, #32
 8004352:	b2d2      	uxtb	r2, r2
 8004354:	f002 021f 	and.w	r2, r2, #31
 8004358:	2101      	movs	r1, #1
 800435a:	fa01 f202 	lsl.w	r2, r1, r2
 800435e:	4013      	ands	r3, r2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d0ab      	beq.n	80042bc <HAL_RCC_OscConfig+0x1d0>
 8004364:	e05d      	b.n	8004422 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004366:	f7fd ff1d 	bl	80021a4 <HAL_GetTick>
 800436a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800436e:	e00a      	b.n	8004386 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004370:	f7fd ff18 	bl	80021a4 <HAL_GetTick>
 8004374:	4602      	mov	r2, r0
 8004376:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800437a:	1ad3      	subs	r3, r2, r3
 800437c:	2b64      	cmp	r3, #100	; 0x64
 800437e:	d902      	bls.n	8004386 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	f000 bee9 	b.w	8005158 <HAL_RCC_OscConfig+0x106c>
 8004386:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800438a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004392:	fa93 f3a3 	rbit	r3, r3
 8004396:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800439a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800439e:	fab3 f383 	clz	r3, r3
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	095b      	lsrs	r3, r3, #5
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	f043 0301 	orr.w	r3, r3, #1
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d102      	bne.n	80043b8 <HAL_RCC_OscConfig+0x2cc>
 80043b2:	4b1a      	ldr	r3, [pc, #104]	; (800441c <HAL_RCC_OscConfig+0x330>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	e015      	b.n	80043e4 <HAL_RCC_OscConfig+0x2f8>
 80043b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043bc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80043c4:	fa93 f3a3 	rbit	r3, r3
 80043c8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80043cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80043d0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80043d4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80043d8:	fa93 f3a3 	rbit	r3, r3
 80043dc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80043e0:	4b0e      	ldr	r3, [pc, #56]	; (800441c <HAL_RCC_OscConfig+0x330>)
 80043e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80043e8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80043ec:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80043f0:	fa92 f2a2 	rbit	r2, r2
 80043f4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80043f8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80043fc:	fab2 f282 	clz	r2, r2
 8004400:	b2d2      	uxtb	r2, r2
 8004402:	f042 0220 	orr.w	r2, r2, #32
 8004406:	b2d2      	uxtb	r2, r2
 8004408:	f002 021f 	and.w	r2, r2, #31
 800440c:	2101      	movs	r1, #1
 800440e:	fa01 f202 	lsl.w	r2, r1, r2
 8004412:	4013      	ands	r3, r2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1ab      	bne.n	8004370 <HAL_RCC_OscConfig+0x284>
 8004418:	e003      	b.n	8004422 <HAL_RCC_OscConfig+0x336>
 800441a:	bf00      	nop
 800441c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004420:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004422:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004426:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 817d 	beq.w	8004732 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004438:	4ba6      	ldr	r3, [pc, #664]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f003 030c 	and.w	r3, r3, #12
 8004440:	2b00      	cmp	r3, #0
 8004442:	d00b      	beq.n	800445c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004444:	4ba3      	ldr	r3, [pc, #652]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f003 030c 	and.w	r3, r3, #12
 800444c:	2b08      	cmp	r3, #8
 800444e:	d172      	bne.n	8004536 <HAL_RCC_OscConfig+0x44a>
 8004450:	4ba0      	ldr	r3, [pc, #640]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d16c      	bne.n	8004536 <HAL_RCC_OscConfig+0x44a>
 800445c:	2302      	movs	r3, #2
 800445e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004462:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004466:	fa93 f3a3 	rbit	r3, r3
 800446a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800446e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004472:	fab3 f383 	clz	r3, r3
 8004476:	b2db      	uxtb	r3, r3
 8004478:	095b      	lsrs	r3, r3, #5
 800447a:	b2db      	uxtb	r3, r3
 800447c:	f043 0301 	orr.w	r3, r3, #1
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b01      	cmp	r3, #1
 8004484:	d102      	bne.n	800448c <HAL_RCC_OscConfig+0x3a0>
 8004486:	4b93      	ldr	r3, [pc, #588]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	e013      	b.n	80044b4 <HAL_RCC_OscConfig+0x3c8>
 800448c:	2302      	movs	r3, #2
 800448e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004492:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004496:	fa93 f3a3 	rbit	r3, r3
 800449a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800449e:	2302      	movs	r3, #2
 80044a0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80044a4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80044a8:	fa93 f3a3 	rbit	r3, r3
 80044ac:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80044b0:	4b88      	ldr	r3, [pc, #544]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 80044b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b4:	2202      	movs	r2, #2
 80044b6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80044ba:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80044be:	fa92 f2a2 	rbit	r2, r2
 80044c2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80044c6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80044ca:	fab2 f282 	clz	r2, r2
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	f042 0220 	orr.w	r2, r2, #32
 80044d4:	b2d2      	uxtb	r2, r2
 80044d6:	f002 021f 	and.w	r2, r2, #31
 80044da:	2101      	movs	r1, #1
 80044dc:	fa01 f202 	lsl.w	r2, r1, r2
 80044e0:	4013      	ands	r3, r2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d00a      	beq.n	80044fc <HAL_RCC_OscConfig+0x410>
 80044e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d002      	beq.n	80044fc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	f000 be2e 	b.w	8005158 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044fc:	4b75      	ldr	r3, [pc, #468]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004504:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004508:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	21f8      	movs	r1, #248	; 0xf8
 8004512:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004516:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800451a:	fa91 f1a1 	rbit	r1, r1
 800451e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004522:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004526:	fab1 f181 	clz	r1, r1
 800452a:	b2c9      	uxtb	r1, r1
 800452c:	408b      	lsls	r3, r1
 800452e:	4969      	ldr	r1, [pc, #420]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 8004530:	4313      	orrs	r3, r2
 8004532:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004534:	e0fd      	b.n	8004732 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004536:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800453a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	2b00      	cmp	r3, #0
 8004544:	f000 8088 	beq.w	8004658 <HAL_RCC_OscConfig+0x56c>
 8004548:	2301      	movs	r3, #1
 800454a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800454e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004552:	fa93 f3a3 	rbit	r3, r3
 8004556:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800455a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800455e:	fab3 f383 	clz	r3, r3
 8004562:	b2db      	uxtb	r3, r3
 8004564:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004568:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	461a      	mov	r2, r3
 8004570:	2301      	movs	r3, #1
 8004572:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004574:	f7fd fe16 	bl	80021a4 <HAL_GetTick>
 8004578:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800457c:	e00a      	b.n	8004594 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800457e:	f7fd fe11 	bl	80021a4 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b02      	cmp	r3, #2
 800458c:	d902      	bls.n	8004594 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	f000 bde2 	b.w	8005158 <HAL_RCC_OscConfig+0x106c>
 8004594:	2302      	movs	r3, #2
 8004596:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800459a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800459e:	fa93 f3a3 	rbit	r3, r3
 80045a2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80045a6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045aa:	fab3 f383 	clz	r3, r3
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	095b      	lsrs	r3, r3, #5
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	f043 0301 	orr.w	r3, r3, #1
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d102      	bne.n	80045c4 <HAL_RCC_OscConfig+0x4d8>
 80045be:	4b45      	ldr	r3, [pc, #276]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	e013      	b.n	80045ec <HAL_RCC_OscConfig+0x500>
 80045c4:	2302      	movs	r3, #2
 80045c6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80045ce:	fa93 f3a3 	rbit	r3, r3
 80045d2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80045d6:	2302      	movs	r3, #2
 80045d8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80045dc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80045e0:	fa93 f3a3 	rbit	r3, r3
 80045e4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80045e8:	4b3a      	ldr	r3, [pc, #232]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 80045ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ec:	2202      	movs	r2, #2
 80045ee:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80045f2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80045f6:	fa92 f2a2 	rbit	r2, r2
 80045fa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80045fe:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004602:	fab2 f282 	clz	r2, r2
 8004606:	b2d2      	uxtb	r2, r2
 8004608:	f042 0220 	orr.w	r2, r2, #32
 800460c:	b2d2      	uxtb	r2, r2
 800460e:	f002 021f 	and.w	r2, r2, #31
 8004612:	2101      	movs	r1, #1
 8004614:	fa01 f202 	lsl.w	r2, r1, r2
 8004618:	4013      	ands	r3, r2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d0af      	beq.n	800457e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800461e:	4b2d      	ldr	r3, [pc, #180]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004626:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800462a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	21f8      	movs	r1, #248	; 0xf8
 8004634:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004638:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800463c:	fa91 f1a1 	rbit	r1, r1
 8004640:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004644:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004648:	fab1 f181 	clz	r1, r1
 800464c:	b2c9      	uxtb	r1, r1
 800464e:	408b      	lsls	r3, r1
 8004650:	4920      	ldr	r1, [pc, #128]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 8004652:	4313      	orrs	r3, r2
 8004654:	600b      	str	r3, [r1, #0]
 8004656:	e06c      	b.n	8004732 <HAL_RCC_OscConfig+0x646>
 8004658:	2301      	movs	r3, #1
 800465a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800465e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004662:	fa93 f3a3 	rbit	r3, r3
 8004666:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800466a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800466e:	fab3 f383 	clz	r3, r3
 8004672:	b2db      	uxtb	r3, r3
 8004674:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004678:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	461a      	mov	r2, r3
 8004680:	2300      	movs	r3, #0
 8004682:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004684:	f7fd fd8e 	bl	80021a4 <HAL_GetTick>
 8004688:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800468c:	e00a      	b.n	80046a4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800468e:	f7fd fd89 	bl	80021a4 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b02      	cmp	r3, #2
 800469c:	d902      	bls.n	80046a4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	f000 bd5a 	b.w	8005158 <HAL_RCC_OscConfig+0x106c>
 80046a4:	2302      	movs	r3, #2
 80046a6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80046ae:	fa93 f3a3 	rbit	r3, r3
 80046b2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80046b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046ba:	fab3 f383 	clz	r3, r3
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	095b      	lsrs	r3, r3, #5
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	f043 0301 	orr.w	r3, r3, #1
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d104      	bne.n	80046d8 <HAL_RCC_OscConfig+0x5ec>
 80046ce:	4b01      	ldr	r3, [pc, #4]	; (80046d4 <HAL_RCC_OscConfig+0x5e8>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	e015      	b.n	8004700 <HAL_RCC_OscConfig+0x614>
 80046d4:	40021000 	.word	0x40021000
 80046d8:	2302      	movs	r3, #2
 80046da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80046e2:	fa93 f3a3 	rbit	r3, r3
 80046e6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80046ea:	2302      	movs	r3, #2
 80046ec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80046f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80046f4:	fa93 f3a3 	rbit	r3, r3
 80046f8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80046fc:	4bc8      	ldr	r3, [pc, #800]	; (8004a20 <HAL_RCC_OscConfig+0x934>)
 80046fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004700:	2202      	movs	r2, #2
 8004702:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004706:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800470a:	fa92 f2a2 	rbit	r2, r2
 800470e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004712:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004716:	fab2 f282 	clz	r2, r2
 800471a:	b2d2      	uxtb	r2, r2
 800471c:	f042 0220 	orr.w	r2, r2, #32
 8004720:	b2d2      	uxtb	r2, r2
 8004722:	f002 021f 	and.w	r2, r2, #31
 8004726:	2101      	movs	r1, #1
 8004728:	fa01 f202 	lsl.w	r2, r1, r2
 800472c:	4013      	ands	r3, r2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1ad      	bne.n	800468e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004732:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004736:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0308 	and.w	r3, r3, #8
 8004742:	2b00      	cmp	r3, #0
 8004744:	f000 8110 	beq.w	8004968 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004748:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800474c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d079      	beq.n	800484c <HAL_RCC_OscConfig+0x760>
 8004758:	2301      	movs	r3, #1
 800475a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800475e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004762:	fa93 f3a3 	rbit	r3, r3
 8004766:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800476a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800476e:	fab3 f383 	clz	r3, r3
 8004772:	b2db      	uxtb	r3, r3
 8004774:	461a      	mov	r2, r3
 8004776:	4bab      	ldr	r3, [pc, #684]	; (8004a24 <HAL_RCC_OscConfig+0x938>)
 8004778:	4413      	add	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	461a      	mov	r2, r3
 800477e:	2301      	movs	r3, #1
 8004780:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004782:	f7fd fd0f 	bl	80021a4 <HAL_GetTick>
 8004786:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800478a:	e00a      	b.n	80047a2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800478c:	f7fd fd0a 	bl	80021a4 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	2b02      	cmp	r3, #2
 800479a:	d902      	bls.n	80047a2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	f000 bcdb 	b.w	8005158 <HAL_RCC_OscConfig+0x106c>
 80047a2:	2302      	movs	r3, #2
 80047a4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80047ac:	fa93 f3a3 	rbit	r3, r3
 80047b0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80047b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047b8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80047bc:	2202      	movs	r2, #2
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047c4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	fa93 f2a3 	rbit	r2, r3
 80047ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80047d6:	601a      	str	r2, [r3, #0]
 80047d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047e0:	2202      	movs	r2, #2
 80047e2:	601a      	str	r2, [r3, #0]
 80047e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	fa93 f2a3 	rbit	r2, r3
 80047f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80047fa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047fc:	4b88      	ldr	r3, [pc, #544]	; (8004a20 <HAL_RCC_OscConfig+0x934>)
 80047fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004800:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004804:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004808:	2102      	movs	r1, #2
 800480a:	6019      	str	r1, [r3, #0]
 800480c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004810:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	fa93 f1a3 	rbit	r1, r3
 800481a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800481e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004822:	6019      	str	r1, [r3, #0]
  return result;
 8004824:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004828:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	fab3 f383 	clz	r3, r3
 8004832:	b2db      	uxtb	r3, r3
 8004834:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004838:	b2db      	uxtb	r3, r3
 800483a:	f003 031f 	and.w	r3, r3, #31
 800483e:	2101      	movs	r1, #1
 8004840:	fa01 f303 	lsl.w	r3, r1, r3
 8004844:	4013      	ands	r3, r2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d0a0      	beq.n	800478c <HAL_RCC_OscConfig+0x6a0>
 800484a:	e08d      	b.n	8004968 <HAL_RCC_OscConfig+0x87c>
 800484c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004850:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004854:	2201      	movs	r2, #1
 8004856:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004858:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800485c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	fa93 f2a3 	rbit	r2, r3
 8004866:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800486a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800486e:	601a      	str	r2, [r3, #0]
  return result;
 8004870:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004874:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004878:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800487a:	fab3 f383 	clz	r3, r3
 800487e:	b2db      	uxtb	r3, r3
 8004880:	461a      	mov	r2, r3
 8004882:	4b68      	ldr	r3, [pc, #416]	; (8004a24 <HAL_RCC_OscConfig+0x938>)
 8004884:	4413      	add	r3, r2
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	461a      	mov	r2, r3
 800488a:	2300      	movs	r3, #0
 800488c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800488e:	f7fd fc89 	bl	80021a4 <HAL_GetTick>
 8004892:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004896:	e00a      	b.n	80048ae <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004898:	f7fd fc84 	bl	80021a4 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	2b02      	cmp	r3, #2
 80048a6:	d902      	bls.n	80048ae <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	f000 bc55 	b.w	8005158 <HAL_RCC_OscConfig+0x106c>
 80048ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048b2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80048b6:	2202      	movs	r2, #2
 80048b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048be:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	fa93 f2a3 	rbit	r2, r3
 80048c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048cc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048d6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80048da:	2202      	movs	r2, #2
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048e2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	fa93 f2a3 	rbit	r2, r3
 80048ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80048f4:	601a      	str	r2, [r3, #0]
 80048f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80048fe:	2202      	movs	r2, #2
 8004900:	601a      	str	r2, [r3, #0]
 8004902:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004906:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	fa93 f2a3 	rbit	r2, r3
 8004910:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004914:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004918:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800491a:	4b41      	ldr	r3, [pc, #260]	; (8004a20 <HAL_RCC_OscConfig+0x934>)
 800491c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800491e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004922:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004926:	2102      	movs	r1, #2
 8004928:	6019      	str	r1, [r3, #0]
 800492a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800492e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	fa93 f1a3 	rbit	r1, r3
 8004938:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800493c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004940:	6019      	str	r1, [r3, #0]
  return result;
 8004942:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004946:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	fab3 f383 	clz	r3, r3
 8004950:	b2db      	uxtb	r3, r3
 8004952:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004956:	b2db      	uxtb	r3, r3
 8004958:	f003 031f 	and.w	r3, r3, #31
 800495c:	2101      	movs	r1, #1
 800495e:	fa01 f303 	lsl.w	r3, r1, r3
 8004962:	4013      	ands	r3, r2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d197      	bne.n	8004898 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004968:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800496c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0304 	and.w	r3, r3, #4
 8004978:	2b00      	cmp	r3, #0
 800497a:	f000 81a1 	beq.w	8004cc0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800497e:	2300      	movs	r3, #0
 8004980:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004984:	4b26      	ldr	r3, [pc, #152]	; (8004a20 <HAL_RCC_OscConfig+0x934>)
 8004986:	69db      	ldr	r3, [r3, #28]
 8004988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d116      	bne.n	80049be <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004990:	4b23      	ldr	r3, [pc, #140]	; (8004a20 <HAL_RCC_OscConfig+0x934>)
 8004992:	69db      	ldr	r3, [r3, #28]
 8004994:	4a22      	ldr	r2, [pc, #136]	; (8004a20 <HAL_RCC_OscConfig+0x934>)
 8004996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800499a:	61d3      	str	r3, [r2, #28]
 800499c:	4b20      	ldr	r3, [pc, #128]	; (8004a20 <HAL_RCC_OscConfig+0x934>)
 800499e:	69db      	ldr	r3, [r3, #28]
 80049a0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80049a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049a8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049b2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80049b6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80049b8:	2301      	movs	r3, #1
 80049ba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049be:	4b1a      	ldr	r3, [pc, #104]	; (8004a28 <HAL_RCC_OscConfig+0x93c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d11a      	bne.n	8004a00 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049ca:	4b17      	ldr	r3, [pc, #92]	; (8004a28 <HAL_RCC_OscConfig+0x93c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a16      	ldr	r2, [pc, #88]	; (8004a28 <HAL_RCC_OscConfig+0x93c>)
 80049d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049d4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049d6:	f7fd fbe5 	bl	80021a4 <HAL_GetTick>
 80049da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049de:	e009      	b.n	80049f4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049e0:	f7fd fbe0 	bl	80021a4 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	2b64      	cmp	r3, #100	; 0x64
 80049ee:	d901      	bls.n	80049f4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e3b1      	b.n	8005158 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f4:	4b0c      	ldr	r3, [pc, #48]	; (8004a28 <HAL_RCC_OscConfig+0x93c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d0ef      	beq.n	80049e0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68db      	ldr	r3, [r3, #12]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d10d      	bne.n	8004a2c <HAL_RCC_OscConfig+0x940>
 8004a10:	4b03      	ldr	r3, [pc, #12]	; (8004a20 <HAL_RCC_OscConfig+0x934>)
 8004a12:	6a1b      	ldr	r3, [r3, #32]
 8004a14:	4a02      	ldr	r2, [pc, #8]	; (8004a20 <HAL_RCC_OscConfig+0x934>)
 8004a16:	f043 0301 	orr.w	r3, r3, #1
 8004a1a:	6213      	str	r3, [r2, #32]
 8004a1c:	e03c      	b.n	8004a98 <HAL_RCC_OscConfig+0x9ac>
 8004a1e:	bf00      	nop
 8004a20:	40021000 	.word	0x40021000
 8004a24:	10908120 	.word	0x10908120
 8004a28:	40007000 	.word	0x40007000
 8004a2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a30:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d10c      	bne.n	8004a56 <HAL_RCC_OscConfig+0x96a>
 8004a3c:	4bc1      	ldr	r3, [pc, #772]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	4ac0      	ldr	r2, [pc, #768]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a42:	f023 0301 	bic.w	r3, r3, #1
 8004a46:	6213      	str	r3, [r2, #32]
 8004a48:	4bbe      	ldr	r3, [pc, #760]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	4abd      	ldr	r2, [pc, #756]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a4e:	f023 0304 	bic.w	r3, r3, #4
 8004a52:	6213      	str	r3, [r2, #32]
 8004a54:	e020      	b.n	8004a98 <HAL_RCC_OscConfig+0x9ac>
 8004a56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	2b05      	cmp	r3, #5
 8004a64:	d10c      	bne.n	8004a80 <HAL_RCC_OscConfig+0x994>
 8004a66:	4bb7      	ldr	r3, [pc, #732]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	4ab6      	ldr	r2, [pc, #728]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a6c:	f043 0304 	orr.w	r3, r3, #4
 8004a70:	6213      	str	r3, [r2, #32]
 8004a72:	4bb4      	ldr	r3, [pc, #720]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	4ab3      	ldr	r2, [pc, #716]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a78:	f043 0301 	orr.w	r3, r3, #1
 8004a7c:	6213      	str	r3, [r2, #32]
 8004a7e:	e00b      	b.n	8004a98 <HAL_RCC_OscConfig+0x9ac>
 8004a80:	4bb0      	ldr	r3, [pc, #704]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a82:	6a1b      	ldr	r3, [r3, #32]
 8004a84:	4aaf      	ldr	r2, [pc, #700]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a86:	f023 0301 	bic.w	r3, r3, #1
 8004a8a:	6213      	str	r3, [r2, #32]
 8004a8c:	4bad      	ldr	r3, [pc, #692]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	4aac      	ldr	r2, [pc, #688]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004a92:	f023 0304 	bic.w	r3, r3, #4
 8004a96:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a9c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f000 8081 	beq.w	8004bac <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aaa:	f7fd fb7b 	bl	80021a4 <HAL_GetTick>
 8004aae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab2:	e00b      	b.n	8004acc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ab4:	f7fd fb76 	bl	80021a4 <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e345      	b.n	8005158 <HAL_RCC_OscConfig+0x106c>
 8004acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ad0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004ad4:	2202      	movs	r2, #2
 8004ad6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004adc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	fa93 f2a3 	rbit	r2, r3
 8004ae6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004aea:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004af4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004af8:	2202      	movs	r2, #2
 8004afa:	601a      	str	r2, [r3, #0]
 8004afc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b00:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	fa93 f2a3 	rbit	r2, r3
 8004b0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b0e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004b12:	601a      	str	r2, [r3, #0]
  return result;
 8004b14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b18:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004b1c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b1e:	fab3 f383 	clz	r3, r3
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	095b      	lsrs	r3, r3, #5
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	f043 0302 	orr.w	r3, r3, #2
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d102      	bne.n	8004b38 <HAL_RCC_OscConfig+0xa4c>
 8004b32:	4b84      	ldr	r3, [pc, #528]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004b34:	6a1b      	ldr	r3, [r3, #32]
 8004b36:	e013      	b.n	8004b60 <HAL_RCC_OscConfig+0xa74>
 8004b38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b3c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004b40:	2202      	movs	r2, #2
 8004b42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b48:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	fa93 f2a3 	rbit	r2, r3
 8004b52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b56:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004b5a:	601a      	str	r2, [r3, #0]
 8004b5c:	4b79      	ldr	r3, [pc, #484]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b60:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b64:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004b68:	2102      	movs	r1, #2
 8004b6a:	6011      	str	r1, [r2, #0]
 8004b6c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b70:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004b74:	6812      	ldr	r2, [r2, #0]
 8004b76:	fa92 f1a2 	rbit	r1, r2
 8004b7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b7e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004b82:	6011      	str	r1, [r2, #0]
  return result;
 8004b84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b88:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004b8c:	6812      	ldr	r2, [r2, #0]
 8004b8e:	fab2 f282 	clz	r2, r2
 8004b92:	b2d2      	uxtb	r2, r2
 8004b94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b98:	b2d2      	uxtb	r2, r2
 8004b9a:	f002 021f 	and.w	r2, r2, #31
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d084      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x9c8>
 8004baa:	e07f      	b.n	8004cac <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bac:	f7fd fafa 	bl	80021a4 <HAL_GetTick>
 8004bb0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bb4:	e00b      	b.n	8004bce <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bb6:	f7fd faf5 	bl	80021a4 <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d901      	bls.n	8004bce <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e2c4      	b.n	8005158 <HAL_RCC_OscConfig+0x106c>
 8004bce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bd2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bde:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	fa93 f2a3 	rbit	r2, r3
 8004be8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bec:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004bf0:	601a      	str	r2, [r3, #0]
 8004bf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bf6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004bfa:	2202      	movs	r2, #2
 8004bfc:	601a      	str	r2, [r3, #0]
 8004bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c02:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	fa93 f2a3 	rbit	r2, r3
 8004c0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c10:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004c14:	601a      	str	r2, [r3, #0]
  return result;
 8004c16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c1a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004c1e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c20:	fab3 f383 	clz	r3, r3
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	095b      	lsrs	r3, r3, #5
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	f043 0302 	orr.w	r3, r3, #2
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d102      	bne.n	8004c3a <HAL_RCC_OscConfig+0xb4e>
 8004c34:	4b43      	ldr	r3, [pc, #268]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004c36:	6a1b      	ldr	r3, [r3, #32]
 8004c38:	e013      	b.n	8004c62 <HAL_RCC_OscConfig+0xb76>
 8004c3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c3e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004c42:	2202      	movs	r2, #2
 8004c44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c4a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	fa93 f2a3 	rbit	r2, r3
 8004c54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c58:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004c5c:	601a      	str	r2, [r3, #0]
 8004c5e:	4b39      	ldr	r3, [pc, #228]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c62:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c66:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004c6a:	2102      	movs	r1, #2
 8004c6c:	6011      	str	r1, [r2, #0]
 8004c6e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c72:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004c76:	6812      	ldr	r2, [r2, #0]
 8004c78:	fa92 f1a2 	rbit	r1, r2
 8004c7c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c80:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004c84:	6011      	str	r1, [r2, #0]
  return result;
 8004c86:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c8a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004c8e:	6812      	ldr	r2, [r2, #0]
 8004c90:	fab2 f282 	clz	r2, r2
 8004c94:	b2d2      	uxtb	r2, r2
 8004c96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c9a:	b2d2      	uxtb	r2, r2
 8004c9c:	f002 021f 	and.w	r2, r2, #31
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d184      	bne.n	8004bb6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004cac:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d105      	bne.n	8004cc0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cb4:	4b23      	ldr	r3, [pc, #140]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004cb6:	69db      	ldr	r3, [r3, #28]
 8004cb8:	4a22      	ldr	r2, [pc, #136]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004cba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cbe:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004cc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cc4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	69db      	ldr	r3, [r3, #28]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 8242 	beq.w	8005156 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004cd2:	4b1c      	ldr	r3, [pc, #112]	; (8004d44 <HAL_RCC_OscConfig+0xc58>)
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f003 030c 	and.w	r3, r3, #12
 8004cda:	2b08      	cmp	r3, #8
 8004cdc:	f000 8213 	beq.w	8005106 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ce0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ce4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	f040 8162 	bne.w	8004fb6 <HAL_RCC_OscConfig+0xeca>
 8004cf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cf6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004cfa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004cfe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d04:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	fa93 f2a3 	rbit	r2, r3
 8004d0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d12:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004d16:	601a      	str	r2, [r3, #0]
  return result;
 8004d18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d1c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004d20:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d22:	fab3 f383 	clz	r3, r3
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004d2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	461a      	mov	r2, r3
 8004d34:	2300      	movs	r3, #0
 8004d36:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d38:	f7fd fa34 	bl	80021a4 <HAL_GetTick>
 8004d3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d40:	e00c      	b.n	8004d5c <HAL_RCC_OscConfig+0xc70>
 8004d42:	bf00      	nop
 8004d44:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d48:	f7fd fa2c 	bl	80021a4 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	2b02      	cmp	r3, #2
 8004d56:	d901      	bls.n	8004d5c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e1fd      	b.n	8005158 <HAL_RCC_OscConfig+0x106c>
 8004d5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d60:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004d64:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004d68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d6e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	fa93 f2a3 	rbit	r2, r3
 8004d78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d7c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004d80:	601a      	str	r2, [r3, #0]
  return result;
 8004d82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d86:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004d8a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d8c:	fab3 f383 	clz	r3, r3
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	095b      	lsrs	r3, r3, #5
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	f043 0301 	orr.w	r3, r3, #1
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d102      	bne.n	8004da6 <HAL_RCC_OscConfig+0xcba>
 8004da0:	4bb0      	ldr	r3, [pc, #704]	; (8005064 <HAL_RCC_OscConfig+0xf78>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	e027      	b.n	8004df6 <HAL_RCC_OscConfig+0xd0a>
 8004da6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004daa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004dae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004db2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004db8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	fa93 f2a3 	rbit	r2, r3
 8004dc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dc6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004dca:	601a      	str	r2, [r3, #0]
 8004dcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dd0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004dd4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004dd8:	601a      	str	r2, [r3, #0]
 8004dda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dde:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	fa93 f2a3 	rbit	r2, r3
 8004de8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004df0:	601a      	str	r2, [r3, #0]
 8004df2:	4b9c      	ldr	r3, [pc, #624]	; (8005064 <HAL_RCC_OscConfig+0xf78>)
 8004df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004dfa:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004dfe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004e02:	6011      	str	r1, [r2, #0]
 8004e04:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e08:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004e0c:	6812      	ldr	r2, [r2, #0]
 8004e0e:	fa92 f1a2 	rbit	r1, r2
 8004e12:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e16:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004e1a:	6011      	str	r1, [r2, #0]
  return result;
 8004e1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e20:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004e24:	6812      	ldr	r2, [r2, #0]
 8004e26:	fab2 f282 	clz	r2, r2
 8004e2a:	b2d2      	uxtb	r2, r2
 8004e2c:	f042 0220 	orr.w	r2, r2, #32
 8004e30:	b2d2      	uxtb	r2, r2
 8004e32:	f002 021f 	and.w	r2, r2, #31
 8004e36:	2101      	movs	r1, #1
 8004e38:	fa01 f202 	lsl.w	r2, r1, r2
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d182      	bne.n	8004d48 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e42:	4b88      	ldr	r3, [pc, #544]	; (8005064 <HAL_RCC_OscConfig+0xf78>)
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004e4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004e56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	430b      	orrs	r3, r1
 8004e64:	497f      	ldr	r1, [pc, #508]	; (8005064 <HAL_RCC_OscConfig+0xf78>)
 8004e66:	4313      	orrs	r3, r2
 8004e68:	604b      	str	r3, [r1, #4]
 8004e6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e6e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004e72:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e7c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	fa93 f2a3 	rbit	r2, r3
 8004e86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e8a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004e8e:	601a      	str	r2, [r3, #0]
  return result;
 8004e90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e94:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004e98:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e9a:	fab3 f383 	clz	r3, r3
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004ea4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	461a      	mov	r2, r3
 8004eac:	2301      	movs	r3, #1
 8004eae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb0:	f7fd f978 	bl	80021a4 <HAL_GetTick>
 8004eb4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004eb8:	e009      	b.n	8004ece <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004eba:	f7fd f973 	bl	80021a4 <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e144      	b.n	8005158 <HAL_RCC_OscConfig+0x106c>
 8004ece:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ed2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004ed6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004eda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004edc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ee0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	fa93 f2a3 	rbit	r2, r3
 8004eea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eee:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004ef2:	601a      	str	r2, [r3, #0]
  return result;
 8004ef4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ef8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004efc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004efe:	fab3 f383 	clz	r3, r3
 8004f02:	b2db      	uxtb	r3, r3
 8004f04:	095b      	lsrs	r3, r3, #5
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	f043 0301 	orr.w	r3, r3, #1
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d102      	bne.n	8004f18 <HAL_RCC_OscConfig+0xe2c>
 8004f12:	4b54      	ldr	r3, [pc, #336]	; (8005064 <HAL_RCC_OscConfig+0xf78>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	e027      	b.n	8004f68 <HAL_RCC_OscConfig+0xe7c>
 8004f18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f1c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004f20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f2a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	fa93 f2a3 	rbit	r2, r3
 8004f34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f38:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f42:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004f46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f4a:	601a      	str	r2, [r3, #0]
 8004f4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f50:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	fa93 f2a3 	rbit	r2, r3
 8004f5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f5e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	4b3f      	ldr	r3, [pc, #252]	; (8005064 <HAL_RCC_OscConfig+0xf78>)
 8004f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f68:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f6c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004f70:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004f74:	6011      	str	r1, [r2, #0]
 8004f76:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f7a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004f7e:	6812      	ldr	r2, [r2, #0]
 8004f80:	fa92 f1a2 	rbit	r1, r2
 8004f84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f88:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004f8c:	6011      	str	r1, [r2, #0]
  return result;
 8004f8e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f92:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004f96:	6812      	ldr	r2, [r2, #0]
 8004f98:	fab2 f282 	clz	r2, r2
 8004f9c:	b2d2      	uxtb	r2, r2
 8004f9e:	f042 0220 	orr.w	r2, r2, #32
 8004fa2:	b2d2      	uxtb	r2, r2
 8004fa4:	f002 021f 	and.w	r2, r2, #31
 8004fa8:	2101      	movs	r1, #1
 8004faa:	fa01 f202 	lsl.w	r2, r1, r2
 8004fae:	4013      	ands	r3, r2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d082      	beq.n	8004eba <HAL_RCC_OscConfig+0xdce>
 8004fb4:	e0cf      	b.n	8005156 <HAL_RCC_OscConfig+0x106a>
 8004fb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fba:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004fbe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004fc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fc8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	fa93 f2a3 	rbit	r2, r3
 8004fd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fd6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004fda:	601a      	str	r2, [r3, #0]
  return result;
 8004fdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fe0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004fe4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fe6:	fab3 f383 	clz	r3, r3
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004ff0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	461a      	mov	r2, r3
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ffc:	f7fd f8d2 	bl	80021a4 <HAL_GetTick>
 8005000:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005004:	e009      	b.n	800501a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005006:	f7fd f8cd 	bl	80021a4 <HAL_GetTick>
 800500a:	4602      	mov	r2, r0
 800500c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005010:	1ad3      	subs	r3, r2, r3
 8005012:	2b02      	cmp	r3, #2
 8005014:	d901      	bls.n	800501a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e09e      	b.n	8005158 <HAL_RCC_OscConfig+0x106c>
 800501a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800501e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005022:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005026:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005028:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800502c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	fa93 f2a3 	rbit	r2, r3
 8005036:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800503a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800503e:	601a      	str	r2, [r3, #0]
  return result;
 8005040:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005044:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005048:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800504a:	fab3 f383 	clz	r3, r3
 800504e:	b2db      	uxtb	r3, r3
 8005050:	095b      	lsrs	r3, r3, #5
 8005052:	b2db      	uxtb	r3, r3
 8005054:	f043 0301 	orr.w	r3, r3, #1
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b01      	cmp	r3, #1
 800505c:	d104      	bne.n	8005068 <HAL_RCC_OscConfig+0xf7c>
 800505e:	4b01      	ldr	r3, [pc, #4]	; (8005064 <HAL_RCC_OscConfig+0xf78>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	e029      	b.n	80050b8 <HAL_RCC_OscConfig+0xfcc>
 8005064:	40021000 	.word	0x40021000
 8005068:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800506c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005070:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005074:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005076:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800507a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	fa93 f2a3 	rbit	r2, r3
 8005084:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005088:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005092:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005096:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800509a:	601a      	str	r2, [r3, #0]
 800509c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050a0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	fa93 f2a3 	rbit	r2, r3
 80050aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ae:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80050b2:	601a      	str	r2, [r3, #0]
 80050b4:	4b2b      	ldr	r3, [pc, #172]	; (8005164 <HAL_RCC_OscConfig+0x1078>)
 80050b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050bc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80050c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80050c4:	6011      	str	r1, [r2, #0]
 80050c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050ca:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80050ce:	6812      	ldr	r2, [r2, #0]
 80050d0:	fa92 f1a2 	rbit	r1, r2
 80050d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050d8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80050dc:	6011      	str	r1, [r2, #0]
  return result;
 80050de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050e2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80050e6:	6812      	ldr	r2, [r2, #0]
 80050e8:	fab2 f282 	clz	r2, r2
 80050ec:	b2d2      	uxtb	r2, r2
 80050ee:	f042 0220 	orr.w	r2, r2, #32
 80050f2:	b2d2      	uxtb	r2, r2
 80050f4:	f002 021f 	and.w	r2, r2, #31
 80050f8:	2101      	movs	r1, #1
 80050fa:	fa01 f202 	lsl.w	r2, r1, r2
 80050fe:	4013      	ands	r3, r2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d180      	bne.n	8005006 <HAL_RCC_OscConfig+0xf1a>
 8005104:	e027      	b.n	8005156 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005106:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800510a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	69db      	ldr	r3, [r3, #28]
 8005112:	2b01      	cmp	r3, #1
 8005114:	d101      	bne.n	800511a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e01e      	b.n	8005158 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800511a:	4b12      	ldr	r3, [pc, #72]	; (8005164 <HAL_RCC_OscConfig+0x1078>)
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005122:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005126:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800512a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800512e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	429a      	cmp	r2, r3
 8005138:	d10b      	bne.n	8005152 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800513a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800513e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005142:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005146:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800514e:	429a      	cmp	r2, r3
 8005150:	d001      	beq.n	8005156 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e000      	b.n	8005158 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	40021000 	.word	0x40021000

08005168 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b09e      	sub	sp, #120	; 0x78
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005172:	2300      	movs	r3, #0
 8005174:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e162      	b.n	8005446 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005180:	4b90      	ldr	r3, [pc, #576]	; (80053c4 <HAL_RCC_ClockConfig+0x25c>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0307 	and.w	r3, r3, #7
 8005188:	683a      	ldr	r2, [r7, #0]
 800518a:	429a      	cmp	r2, r3
 800518c:	d910      	bls.n	80051b0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800518e:	4b8d      	ldr	r3, [pc, #564]	; (80053c4 <HAL_RCC_ClockConfig+0x25c>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f023 0207 	bic.w	r2, r3, #7
 8005196:	498b      	ldr	r1, [pc, #556]	; (80053c4 <HAL_RCC_ClockConfig+0x25c>)
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	4313      	orrs	r3, r2
 800519c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800519e:	4b89      	ldr	r3, [pc, #548]	; (80053c4 <HAL_RCC_ClockConfig+0x25c>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0307 	and.w	r3, r3, #7
 80051a6:	683a      	ldr	r2, [r7, #0]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d001      	beq.n	80051b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e14a      	b.n	8005446 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0302 	and.w	r3, r3, #2
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d008      	beq.n	80051ce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051bc:	4b82      	ldr	r3, [pc, #520]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	497f      	ldr	r1, [pc, #508]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f000 80dc 	beq.w	8005394 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d13c      	bne.n	800525e <HAL_RCC_ClockConfig+0xf6>
 80051e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051e8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80051ec:	fa93 f3a3 	rbit	r3, r3
 80051f0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80051f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051f4:	fab3 f383 	clz	r3, r3
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	095b      	lsrs	r3, r3, #5
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	f043 0301 	orr.w	r3, r3, #1
 8005202:	b2db      	uxtb	r3, r3
 8005204:	2b01      	cmp	r3, #1
 8005206:	d102      	bne.n	800520e <HAL_RCC_ClockConfig+0xa6>
 8005208:	4b6f      	ldr	r3, [pc, #444]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	e00f      	b.n	800522e <HAL_RCC_ClockConfig+0xc6>
 800520e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005212:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005214:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005216:	fa93 f3a3 	rbit	r3, r3
 800521a:	667b      	str	r3, [r7, #100]	; 0x64
 800521c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005220:	663b      	str	r3, [r7, #96]	; 0x60
 8005222:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005224:	fa93 f3a3 	rbit	r3, r3
 8005228:	65fb      	str	r3, [r7, #92]	; 0x5c
 800522a:	4b67      	ldr	r3, [pc, #412]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 800522c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005232:	65ba      	str	r2, [r7, #88]	; 0x58
 8005234:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005236:	fa92 f2a2 	rbit	r2, r2
 800523a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800523c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800523e:	fab2 f282 	clz	r2, r2
 8005242:	b2d2      	uxtb	r2, r2
 8005244:	f042 0220 	orr.w	r2, r2, #32
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	f002 021f 	and.w	r2, r2, #31
 800524e:	2101      	movs	r1, #1
 8005250:	fa01 f202 	lsl.w	r2, r1, r2
 8005254:	4013      	ands	r3, r2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d17b      	bne.n	8005352 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e0f3      	b.n	8005446 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	2b02      	cmp	r3, #2
 8005264:	d13c      	bne.n	80052e0 <HAL_RCC_ClockConfig+0x178>
 8005266:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800526a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800526c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800526e:	fa93 f3a3 	rbit	r3, r3
 8005272:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005274:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005276:	fab3 f383 	clz	r3, r3
 800527a:	b2db      	uxtb	r3, r3
 800527c:	095b      	lsrs	r3, r3, #5
 800527e:	b2db      	uxtb	r3, r3
 8005280:	f043 0301 	orr.w	r3, r3, #1
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b01      	cmp	r3, #1
 8005288:	d102      	bne.n	8005290 <HAL_RCC_ClockConfig+0x128>
 800528a:	4b4f      	ldr	r3, [pc, #316]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	e00f      	b.n	80052b0 <HAL_RCC_ClockConfig+0x148>
 8005290:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005294:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005296:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005298:	fa93 f3a3 	rbit	r3, r3
 800529c:	647b      	str	r3, [r7, #68]	; 0x44
 800529e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052a2:	643b      	str	r3, [r7, #64]	; 0x40
 80052a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052a6:	fa93 f3a3 	rbit	r3, r3
 80052aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052ac:	4b46      	ldr	r3, [pc, #280]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 80052ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052b4:	63ba      	str	r2, [r7, #56]	; 0x38
 80052b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052b8:	fa92 f2a2 	rbit	r2, r2
 80052bc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80052be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052c0:	fab2 f282 	clz	r2, r2
 80052c4:	b2d2      	uxtb	r2, r2
 80052c6:	f042 0220 	orr.w	r2, r2, #32
 80052ca:	b2d2      	uxtb	r2, r2
 80052cc:	f002 021f 	and.w	r2, r2, #31
 80052d0:	2101      	movs	r1, #1
 80052d2:	fa01 f202 	lsl.w	r2, r1, r2
 80052d6:	4013      	ands	r3, r2
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d13a      	bne.n	8005352 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e0b2      	b.n	8005446 <HAL_RCC_ClockConfig+0x2de>
 80052e0:	2302      	movs	r3, #2
 80052e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052e6:	fa93 f3a3 	rbit	r3, r3
 80052ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80052ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ee:	fab3 f383 	clz	r3, r3
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	095b      	lsrs	r3, r3, #5
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	f043 0301 	orr.w	r3, r3, #1
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d102      	bne.n	8005308 <HAL_RCC_ClockConfig+0x1a0>
 8005302:	4b31      	ldr	r3, [pc, #196]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	e00d      	b.n	8005324 <HAL_RCC_ClockConfig+0x1bc>
 8005308:	2302      	movs	r3, #2
 800530a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800530e:	fa93 f3a3 	rbit	r3, r3
 8005312:	627b      	str	r3, [r7, #36]	; 0x24
 8005314:	2302      	movs	r3, #2
 8005316:	623b      	str	r3, [r7, #32]
 8005318:	6a3b      	ldr	r3, [r7, #32]
 800531a:	fa93 f3a3 	rbit	r3, r3
 800531e:	61fb      	str	r3, [r7, #28]
 8005320:	4b29      	ldr	r3, [pc, #164]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 8005322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005324:	2202      	movs	r2, #2
 8005326:	61ba      	str	r2, [r7, #24]
 8005328:	69ba      	ldr	r2, [r7, #24]
 800532a:	fa92 f2a2 	rbit	r2, r2
 800532e:	617a      	str	r2, [r7, #20]
  return result;
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	fab2 f282 	clz	r2, r2
 8005336:	b2d2      	uxtb	r2, r2
 8005338:	f042 0220 	orr.w	r2, r2, #32
 800533c:	b2d2      	uxtb	r2, r2
 800533e:	f002 021f 	and.w	r2, r2, #31
 8005342:	2101      	movs	r1, #1
 8005344:	fa01 f202 	lsl.w	r2, r1, r2
 8005348:	4013      	ands	r3, r2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d101      	bne.n	8005352 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e079      	b.n	8005446 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005352:	4b1d      	ldr	r3, [pc, #116]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	f023 0203 	bic.w	r2, r3, #3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	491a      	ldr	r1, [pc, #104]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 8005360:	4313      	orrs	r3, r2
 8005362:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005364:	f7fc ff1e 	bl	80021a4 <HAL_GetTick>
 8005368:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800536a:	e00a      	b.n	8005382 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800536c:	f7fc ff1a 	bl	80021a4 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	f241 3288 	movw	r2, #5000	; 0x1388
 800537a:	4293      	cmp	r3, r2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e061      	b.n	8005446 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005382:	4b11      	ldr	r3, [pc, #68]	; (80053c8 <HAL_RCC_ClockConfig+0x260>)
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	f003 020c 	and.w	r2, r3, #12
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	429a      	cmp	r2, r3
 8005392:	d1eb      	bne.n	800536c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005394:	4b0b      	ldr	r3, [pc, #44]	; (80053c4 <HAL_RCC_ClockConfig+0x25c>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0307 	and.w	r3, r3, #7
 800539c:	683a      	ldr	r2, [r7, #0]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d214      	bcs.n	80053cc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053a2:	4b08      	ldr	r3, [pc, #32]	; (80053c4 <HAL_RCC_ClockConfig+0x25c>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f023 0207 	bic.w	r2, r3, #7
 80053aa:	4906      	ldr	r1, [pc, #24]	; (80053c4 <HAL_RCC_ClockConfig+0x25c>)
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053b2:	4b04      	ldr	r3, [pc, #16]	; (80053c4 <HAL_RCC_ClockConfig+0x25c>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 0307 	and.w	r3, r3, #7
 80053ba:	683a      	ldr	r2, [r7, #0]
 80053bc:	429a      	cmp	r2, r3
 80053be:	d005      	beq.n	80053cc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e040      	b.n	8005446 <HAL_RCC_ClockConfig+0x2de>
 80053c4:	40022000 	.word	0x40022000
 80053c8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0304 	and.w	r3, r3, #4
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d008      	beq.n	80053ea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053d8:	4b1d      	ldr	r3, [pc, #116]	; (8005450 <HAL_RCC_ClockConfig+0x2e8>)
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	491a      	ldr	r1, [pc, #104]	; (8005450 <HAL_RCC_ClockConfig+0x2e8>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0308 	and.w	r3, r3, #8
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d009      	beq.n	800540a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053f6:	4b16      	ldr	r3, [pc, #88]	; (8005450 <HAL_RCC_ClockConfig+0x2e8>)
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	691b      	ldr	r3, [r3, #16]
 8005402:	00db      	lsls	r3, r3, #3
 8005404:	4912      	ldr	r1, [pc, #72]	; (8005450 <HAL_RCC_ClockConfig+0x2e8>)
 8005406:	4313      	orrs	r3, r2
 8005408:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800540a:	f000 f829 	bl	8005460 <HAL_RCC_GetSysClockFreq>
 800540e:	4601      	mov	r1, r0
 8005410:	4b0f      	ldr	r3, [pc, #60]	; (8005450 <HAL_RCC_ClockConfig+0x2e8>)
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005418:	22f0      	movs	r2, #240	; 0xf0
 800541a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800541c:	693a      	ldr	r2, [r7, #16]
 800541e:	fa92 f2a2 	rbit	r2, r2
 8005422:	60fa      	str	r2, [r7, #12]
  return result;
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	fab2 f282 	clz	r2, r2
 800542a:	b2d2      	uxtb	r2, r2
 800542c:	40d3      	lsrs	r3, r2
 800542e:	4a09      	ldr	r2, [pc, #36]	; (8005454 <HAL_RCC_ClockConfig+0x2ec>)
 8005430:	5cd3      	ldrb	r3, [r2, r3]
 8005432:	fa21 f303 	lsr.w	r3, r1, r3
 8005436:	4a08      	ldr	r2, [pc, #32]	; (8005458 <HAL_RCC_ClockConfig+0x2f0>)
 8005438:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800543a:	4b08      	ldr	r3, [pc, #32]	; (800545c <HAL_RCC_ClockConfig+0x2f4>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4618      	mov	r0, r3
 8005440:	f7fc fe6c 	bl	800211c <HAL_InitTick>
  
  return HAL_OK;
 8005444:	2300      	movs	r3, #0
}
 8005446:	4618      	mov	r0, r3
 8005448:	3778      	adds	r7, #120	; 0x78
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}
 800544e:	bf00      	nop
 8005450:	40021000 	.word	0x40021000
 8005454:	0800b418 	.word	0x0800b418
 8005458:	20000360 	.word	0x20000360
 800545c:	20000364 	.word	0x20000364

08005460 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005460:	b480      	push	{r7}
 8005462:	b08b      	sub	sp, #44	; 0x2c
 8005464:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005466:	2300      	movs	r3, #0
 8005468:	61fb      	str	r3, [r7, #28]
 800546a:	2300      	movs	r3, #0
 800546c:	61bb      	str	r3, [r7, #24]
 800546e:	2300      	movs	r3, #0
 8005470:	627b      	str	r3, [r7, #36]	; 0x24
 8005472:	2300      	movs	r3, #0
 8005474:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005476:	2300      	movs	r3, #0
 8005478:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800547a:	4b29      	ldr	r3, [pc, #164]	; (8005520 <HAL_RCC_GetSysClockFreq+0xc0>)
 800547c:	685b      	ldr	r3, [r3, #4]
 800547e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	f003 030c 	and.w	r3, r3, #12
 8005486:	2b04      	cmp	r3, #4
 8005488:	d002      	beq.n	8005490 <HAL_RCC_GetSysClockFreq+0x30>
 800548a:	2b08      	cmp	r3, #8
 800548c:	d003      	beq.n	8005496 <HAL_RCC_GetSysClockFreq+0x36>
 800548e:	e03c      	b.n	800550a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005490:	4b24      	ldr	r3, [pc, #144]	; (8005524 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005492:	623b      	str	r3, [r7, #32]
      break;
 8005494:	e03c      	b.n	8005510 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800549c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80054a0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	fa92 f2a2 	rbit	r2, r2
 80054a8:	607a      	str	r2, [r7, #4]
  return result;
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	fab2 f282 	clz	r2, r2
 80054b0:	b2d2      	uxtb	r2, r2
 80054b2:	40d3      	lsrs	r3, r2
 80054b4:	4a1c      	ldr	r2, [pc, #112]	; (8005528 <HAL_RCC_GetSysClockFreq+0xc8>)
 80054b6:	5cd3      	ldrb	r3, [r2, r3]
 80054b8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80054ba:	4b19      	ldr	r3, [pc, #100]	; (8005520 <HAL_RCC_GetSysClockFreq+0xc0>)
 80054bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054be:	f003 030f 	and.w	r3, r3, #15
 80054c2:	220f      	movs	r2, #15
 80054c4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	fa92 f2a2 	rbit	r2, r2
 80054cc:	60fa      	str	r2, [r7, #12]
  return result;
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	fab2 f282 	clz	r2, r2
 80054d4:	b2d2      	uxtb	r2, r2
 80054d6:	40d3      	lsrs	r3, r2
 80054d8:	4a14      	ldr	r2, [pc, #80]	; (800552c <HAL_RCC_GetSysClockFreq+0xcc>)
 80054da:	5cd3      	ldrb	r3, [r2, r3]
 80054dc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d008      	beq.n	80054fa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80054e8:	4a0e      	ldr	r2, [pc, #56]	; (8005524 <HAL_RCC_GetSysClockFreq+0xc4>)
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	fb02 f303 	mul.w	r3, r2, r3
 80054f6:	627b      	str	r3, [r7, #36]	; 0x24
 80054f8:	e004      	b.n	8005504 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	4a0c      	ldr	r2, [pc, #48]	; (8005530 <HAL_RCC_GetSysClockFreq+0xd0>)
 80054fe:	fb02 f303 	mul.w	r3, r2, r3
 8005502:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005506:	623b      	str	r3, [r7, #32]
      break;
 8005508:	e002      	b.n	8005510 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800550a:	4b06      	ldr	r3, [pc, #24]	; (8005524 <HAL_RCC_GetSysClockFreq+0xc4>)
 800550c:	623b      	str	r3, [r7, #32]
      break;
 800550e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005510:	6a3b      	ldr	r3, [r7, #32]
}
 8005512:	4618      	mov	r0, r3
 8005514:	372c      	adds	r7, #44	; 0x2c
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	40021000 	.word	0x40021000
 8005524:	007a1200 	.word	0x007a1200
 8005528:	0800b430 	.word	0x0800b430
 800552c:	0800b440 	.word	0x0800b440
 8005530:	003d0900 	.word	0x003d0900

08005534 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005534:	b480      	push	{r7}
 8005536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005538:	4b03      	ldr	r3, [pc, #12]	; (8005548 <HAL_RCC_GetHCLKFreq+0x14>)
 800553a:	681b      	ldr	r3, [r3, #0]
}
 800553c:	4618      	mov	r0, r3
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	20000360 	.word	0x20000360

0800554c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b082      	sub	sp, #8
 8005550:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005552:	f7ff ffef 	bl	8005534 <HAL_RCC_GetHCLKFreq>
 8005556:	4601      	mov	r1, r0
 8005558:	4b0b      	ldr	r3, [pc, #44]	; (8005588 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005560:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005564:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	fa92 f2a2 	rbit	r2, r2
 800556c:	603a      	str	r2, [r7, #0]
  return result;
 800556e:	683a      	ldr	r2, [r7, #0]
 8005570:	fab2 f282 	clz	r2, r2
 8005574:	b2d2      	uxtb	r2, r2
 8005576:	40d3      	lsrs	r3, r2
 8005578:	4a04      	ldr	r2, [pc, #16]	; (800558c <HAL_RCC_GetPCLK1Freq+0x40>)
 800557a:	5cd3      	ldrb	r3, [r2, r3]
 800557c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005580:	4618      	mov	r0, r3
 8005582:	3708      	adds	r7, #8
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	40021000 	.word	0x40021000
 800558c:	0800b428 	.word	0x0800b428

08005590 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005596:	f7ff ffcd 	bl	8005534 <HAL_RCC_GetHCLKFreq>
 800559a:	4601      	mov	r1, r0
 800559c:	4b0b      	ldr	r3, [pc, #44]	; (80055cc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80055a4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80055a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	fa92 f2a2 	rbit	r2, r2
 80055b0:	603a      	str	r2, [r7, #0]
  return result;
 80055b2:	683a      	ldr	r2, [r7, #0]
 80055b4:	fab2 f282 	clz	r2, r2
 80055b8:	b2d2      	uxtb	r2, r2
 80055ba:	40d3      	lsrs	r3, r2
 80055bc:	4a04      	ldr	r2, [pc, #16]	; (80055d0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80055be:	5cd3      	ldrb	r3, [r2, r3]
 80055c0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80055c4:	4618      	mov	r0, r3
 80055c6:	3708      	adds	r7, #8
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	40021000 	.word	0x40021000
 80055d0:	0800b428 	.word	0x0800b428

080055d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b092      	sub	sp, #72	; 0x48
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80055dc:	2300      	movs	r3, #0
 80055de:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80055e0:	2300      	movs	r3, #0
 80055e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80055e4:	2300      	movs	r3, #0
 80055e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f000 80d4 	beq.w	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055f8:	4b4e      	ldr	r3, [pc, #312]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055fa:	69db      	ldr	r3, [r3, #28]
 80055fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10e      	bne.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005604:	4b4b      	ldr	r3, [pc, #300]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005606:	69db      	ldr	r3, [r3, #28]
 8005608:	4a4a      	ldr	r2, [pc, #296]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800560a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800560e:	61d3      	str	r3, [r2, #28]
 8005610:	4b48      	ldr	r3, [pc, #288]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005612:	69db      	ldr	r3, [r3, #28]
 8005614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005618:	60bb      	str	r3, [r7, #8]
 800561a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800561c:	2301      	movs	r3, #1
 800561e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005622:	4b45      	ldr	r3, [pc, #276]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800562a:	2b00      	cmp	r3, #0
 800562c:	d118      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800562e:	4b42      	ldr	r3, [pc, #264]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a41      	ldr	r2, [pc, #260]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005634:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005638:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800563a:	f7fc fdb3 	bl	80021a4 <HAL_GetTick>
 800563e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005640:	e008      	b.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005642:	f7fc fdaf 	bl	80021a4 <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b64      	cmp	r3, #100	; 0x64
 800564e:	d901      	bls.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e14b      	b.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005654:	4b38      	ldr	r3, [pc, #224]	; (8005738 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800565c:	2b00      	cmp	r3, #0
 800565e:	d0f0      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005660:	4b34      	ldr	r3, [pc, #208]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005662:	6a1b      	ldr	r3, [r3, #32]
 8005664:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005668:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800566a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800566c:	2b00      	cmp	r3, #0
 800566e:	f000 8084 	beq.w	800577a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800567a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800567c:	429a      	cmp	r2, r3
 800567e:	d07c      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005680:	4b2c      	ldr	r3, [pc, #176]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005688:	63fb      	str	r3, [r7, #60]	; 0x3c
 800568a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800568e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005692:	fa93 f3a3 	rbit	r3, r3
 8005696:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800569a:	fab3 f383 	clz	r3, r3
 800569e:	b2db      	uxtb	r3, r3
 80056a0:	461a      	mov	r2, r3
 80056a2:	4b26      	ldr	r3, [pc, #152]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80056a4:	4413      	add	r3, r2
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	461a      	mov	r2, r3
 80056aa:	2301      	movs	r3, #1
 80056ac:	6013      	str	r3, [r2, #0]
 80056ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80056b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056b6:	fa93 f3a3 	rbit	r3, r3
 80056ba:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80056bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80056be:	fab3 f383 	clz	r3, r3
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	461a      	mov	r2, r3
 80056c6:	4b1d      	ldr	r3, [pc, #116]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80056c8:	4413      	add	r3, r2
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	461a      	mov	r2, r3
 80056ce:	2300      	movs	r3, #0
 80056d0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80056d2:	4a18      	ldr	r2, [pc, #96]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056d6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80056d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056da:	f003 0301 	and.w	r3, r3, #1
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d04b      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056e2:	f7fc fd5f 	bl	80021a4 <HAL_GetTick>
 80056e6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056e8:	e00a      	b.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056ea:	f7fc fd5b 	bl	80021a4 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d901      	bls.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80056fc:	2303      	movs	r3, #3
 80056fe:	e0f5      	b.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x318>
 8005700:	2302      	movs	r3, #2
 8005702:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005706:	fa93 f3a3 	rbit	r3, r3
 800570a:	627b      	str	r3, [r7, #36]	; 0x24
 800570c:	2302      	movs	r3, #2
 800570e:	623b      	str	r3, [r7, #32]
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	fa93 f3a3 	rbit	r3, r3
 8005716:	61fb      	str	r3, [r7, #28]
  return result;
 8005718:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800571a:	fab3 f383 	clz	r3, r3
 800571e:	b2db      	uxtb	r3, r3
 8005720:	095b      	lsrs	r3, r3, #5
 8005722:	b2db      	uxtb	r3, r3
 8005724:	f043 0302 	orr.w	r3, r3, #2
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b02      	cmp	r3, #2
 800572c:	d108      	bne.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800572e:	4b01      	ldr	r3, [pc, #4]	; (8005734 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005730:	6a1b      	ldr	r3, [r3, #32]
 8005732:	e00d      	b.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005734:	40021000 	.word	0x40021000
 8005738:	40007000 	.word	0x40007000
 800573c:	10908100 	.word	0x10908100
 8005740:	2302      	movs	r3, #2
 8005742:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	fa93 f3a3 	rbit	r3, r3
 800574a:	617b      	str	r3, [r7, #20]
 800574c:	4b69      	ldr	r3, [pc, #420]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800574e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005750:	2202      	movs	r2, #2
 8005752:	613a      	str	r2, [r7, #16]
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	fa92 f2a2 	rbit	r2, r2
 800575a:	60fa      	str	r2, [r7, #12]
  return result;
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	fab2 f282 	clz	r2, r2
 8005762:	b2d2      	uxtb	r2, r2
 8005764:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005768:	b2d2      	uxtb	r2, r2
 800576a:	f002 021f 	and.w	r2, r2, #31
 800576e:	2101      	movs	r1, #1
 8005770:	fa01 f202 	lsl.w	r2, r1, r2
 8005774:	4013      	ands	r3, r2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d0b7      	beq.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800577a:	4b5e      	ldr	r3, [pc, #376]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	495b      	ldr	r1, [pc, #364]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005788:	4313      	orrs	r3, r2
 800578a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800578c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005790:	2b01      	cmp	r3, #1
 8005792:	d105      	bne.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005794:	4b57      	ldr	r3, [pc, #348]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005796:	69db      	ldr	r3, [r3, #28]
 8005798:	4a56      	ldr	r2, [pc, #344]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800579a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800579e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0301 	and.w	r3, r3, #1
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d008      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80057ac:	4b51      	ldr	r3, [pc, #324]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80057ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b0:	f023 0203 	bic.w	r2, r3, #3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	494e      	ldr	r1, [pc, #312]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80057ba:	4313      	orrs	r3, r2
 80057bc:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0320 	and.w	r3, r3, #32
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d008      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057ca:	4b4a      	ldr	r3, [pc, #296]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80057cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ce:	f023 0210 	bic.w	r2, r3, #16
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	4947      	ldr	r1, [pc, #284]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80057d8:	4313      	orrs	r3, r2
 80057da:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d008      	beq.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80057e8:	4b42      	ldr	r3, [pc, #264]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f4:	493f      	ldr	r1, [pc, #252]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005802:	2b00      	cmp	r3, #0
 8005804:	d008      	beq.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005806:	4b3b      	ldr	r3, [pc, #236]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800580a:	f023 0220 	bic.w	r2, r3, #32
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	4938      	ldr	r1, [pc, #224]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005814:	4313      	orrs	r3, r2
 8005816:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d008      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005824:	4b33      	ldr	r3, [pc, #204]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005828:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	4930      	ldr	r1, [pc, #192]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005832:	4313      	orrs	r3, r2
 8005834:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800583e:	2b00      	cmp	r3, #0
 8005840:	d008      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005842:	4b2c      	ldr	r3, [pc, #176]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	4929      	ldr	r1, [pc, #164]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005850:	4313      	orrs	r3, r2
 8005852:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800585c:	2b00      	cmp	r3, #0
 800585e:	d008      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8005860:	4b24      	ldr	r3, [pc, #144]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005864:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	4921      	ldr	r1, [pc, #132]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800586e:	4313      	orrs	r3, r2
 8005870:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d008      	beq.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800587e:	4b1d      	ldr	r3, [pc, #116]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005882:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a1b      	ldr	r3, [r3, #32]
 800588a:	491a      	ldr	r1, [pc, #104]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800588c:	4313      	orrs	r3, r2
 800588e:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005898:	2b00      	cmp	r3, #0
 800589a:	d008      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800589c:	4b15      	ldr	r3, [pc, #84]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800589e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a8:	4912      	ldr	r1, [pc, #72]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d008      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80058ba:	4b0e      	ldr	r3, [pc, #56]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058be:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c6:	490b      	ldr	r1, [pc, #44]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d008      	beq.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80058d8:	4b06      	ldr	r3, [pc, #24]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058dc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058e4:	4903      	ldr	r1, [pc, #12]	; (80058f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80058ea:	2300      	movs	r3, #0
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3748      	adds	r7, #72	; 0x48
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	40021000 	.word	0x40021000

080058f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e049      	b.n	800599e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d106      	bne.n	8005924 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7fc fa06 	bl	8001d30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2202      	movs	r2, #2
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	3304      	adds	r3, #4
 8005934:	4619      	mov	r1, r3
 8005936:	4610      	mov	r0, r2
 8005938:	f000 fd26 	bl	8006388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3708      	adds	r7, #8
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
	...

080059a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b085      	sub	sp, #20
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d001      	beq.n	80059c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	e03b      	b.n	8005a38 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2202      	movs	r2, #2
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68da      	ldr	r2, [r3, #12]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f042 0201 	orr.w	r2, r2, #1
 80059d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a19      	ldr	r2, [pc, #100]	; (8005a44 <HAL_TIM_Base_Start_IT+0x9c>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d009      	beq.n	80059f6 <HAL_TIM_Base_Start_IT+0x4e>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059ea:	d004      	beq.n	80059f6 <HAL_TIM_Base_Start_IT+0x4e>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a15      	ldr	r2, [pc, #84]	; (8005a48 <HAL_TIM_Base_Start_IT+0xa0>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d115      	bne.n	8005a22 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	4b13      	ldr	r3, [pc, #76]	; (8005a4c <HAL_TIM_Base_Start_IT+0xa4>)
 80059fe:	4013      	ands	r3, r2
 8005a00:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2b06      	cmp	r3, #6
 8005a06:	d015      	beq.n	8005a34 <HAL_TIM_Base_Start_IT+0x8c>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a0e:	d011      	beq.n	8005a34 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f042 0201 	orr.w	r2, r2, #1
 8005a1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a20:	e008      	b.n	8005a34 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f042 0201 	orr.w	r2, r2, #1
 8005a30:	601a      	str	r2, [r3, #0]
 8005a32:	e000      	b.n	8005a36 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a34:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr
 8005a44:	40012c00 	.word	0x40012c00
 8005a48:	40014000 	.word	0x40014000
 8005a4c:	00010007 	.word	0x00010007

08005a50 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68da      	ldr	r2, [r3, #12]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f022 0201 	bic.w	r2, r2, #1
 8005a66:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	6a1a      	ldr	r2, [r3, #32]
 8005a6e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005a72:	4013      	ands	r3, r2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d10f      	bne.n	8005a98 <HAL_TIM_Base_Stop_IT+0x48>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6a1a      	ldr	r2, [r3, #32]
 8005a7e:	f240 4344 	movw	r3, #1092	; 0x444
 8005a82:	4013      	ands	r3, r2
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d107      	bne.n	8005a98 <HAL_TIM_Base_Stop_IT+0x48>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 0201 	bic.w	r2, r2, #1
 8005a96:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	370c      	adds	r7, #12
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr

08005aae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005aae:	b580      	push	{r7, lr}
 8005ab0:	b082      	sub	sp, #8
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d101      	bne.n	8005ac0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	e049      	b.n	8005b54 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d106      	bne.n	8005ada <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f841 	bl	8005b5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2202      	movs	r2, #2
 8005ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	3304      	adds	r3, #4
 8005aea:	4619      	mov	r1, r3
 8005aec:	4610      	mov	r0, r2
 8005aee:	f000 fc4b 	bl	8006388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2201      	movs	r2, #1
 8005b16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3708      	adds	r7, #8
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d109      	bne.n	8005b94 <HAL_TIM_PWM_Start+0x24>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	bf14      	ite	ne
 8005b8c:	2301      	movne	r3, #1
 8005b8e:	2300      	moveq	r3, #0
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	e03c      	b.n	8005c0e <HAL_TIM_PWM_Start+0x9e>
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2b04      	cmp	r3, #4
 8005b98:	d109      	bne.n	8005bae <HAL_TIM_PWM_Start+0x3e>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	bf14      	ite	ne
 8005ba6:	2301      	movne	r3, #1
 8005ba8:	2300      	moveq	r3, #0
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	e02f      	b.n	8005c0e <HAL_TIM_PWM_Start+0x9e>
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	2b08      	cmp	r3, #8
 8005bb2:	d109      	bne.n	8005bc8 <HAL_TIM_PWM_Start+0x58>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	bf14      	ite	ne
 8005bc0:	2301      	movne	r3, #1
 8005bc2:	2300      	moveq	r3, #0
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	e022      	b.n	8005c0e <HAL_TIM_PWM_Start+0x9e>
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	2b0c      	cmp	r3, #12
 8005bcc:	d109      	bne.n	8005be2 <HAL_TIM_PWM_Start+0x72>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	bf14      	ite	ne
 8005bda:	2301      	movne	r3, #1
 8005bdc:	2300      	moveq	r3, #0
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	e015      	b.n	8005c0e <HAL_TIM_PWM_Start+0x9e>
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b10      	cmp	r3, #16
 8005be6:	d109      	bne.n	8005bfc <HAL_TIM_PWM_Start+0x8c>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	bf14      	ite	ne
 8005bf4:	2301      	movne	r3, #1
 8005bf6:	2300      	moveq	r3, #0
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	e008      	b.n	8005c0e <HAL_TIM_PWM_Start+0x9e>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	bf14      	ite	ne
 8005c08:	2301      	movne	r3, #1
 8005c0a:	2300      	moveq	r3, #0
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d001      	beq.n	8005c16 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e083      	b.n	8005d1e <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d104      	bne.n	8005c26 <HAL_TIM_PWM_Start+0xb6>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c24:	e023      	b.n	8005c6e <HAL_TIM_PWM_Start+0xfe>
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b04      	cmp	r3, #4
 8005c2a:	d104      	bne.n	8005c36 <HAL_TIM_PWM_Start+0xc6>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2202      	movs	r2, #2
 8005c30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c34:	e01b      	b.n	8005c6e <HAL_TIM_PWM_Start+0xfe>
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b08      	cmp	r3, #8
 8005c3a:	d104      	bne.n	8005c46 <HAL_TIM_PWM_Start+0xd6>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c44:	e013      	b.n	8005c6e <HAL_TIM_PWM_Start+0xfe>
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b0c      	cmp	r3, #12
 8005c4a:	d104      	bne.n	8005c56 <HAL_TIM_PWM_Start+0xe6>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c54:	e00b      	b.n	8005c6e <HAL_TIM_PWM_Start+0xfe>
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b10      	cmp	r3, #16
 8005c5a:	d104      	bne.n	8005c66 <HAL_TIM_PWM_Start+0xf6>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c64:	e003      	b.n	8005c6e <HAL_TIM_PWM_Start+0xfe>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2202      	movs	r2, #2
 8005c6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2201      	movs	r2, #1
 8005c74:	6839      	ldr	r1, [r7, #0]
 8005c76:	4618      	mov	r0, r3
 8005c78:	f000 ff34 	bl	8006ae4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a29      	ldr	r2, [pc, #164]	; (8005d28 <HAL_TIM_PWM_Start+0x1b8>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d00e      	beq.n	8005ca4 <HAL_TIM_PWM_Start+0x134>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a28      	ldr	r2, [pc, #160]	; (8005d2c <HAL_TIM_PWM_Start+0x1bc>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d009      	beq.n	8005ca4 <HAL_TIM_PWM_Start+0x134>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a26      	ldr	r2, [pc, #152]	; (8005d30 <HAL_TIM_PWM_Start+0x1c0>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d004      	beq.n	8005ca4 <HAL_TIM_PWM_Start+0x134>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a25      	ldr	r2, [pc, #148]	; (8005d34 <HAL_TIM_PWM_Start+0x1c4>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d101      	bne.n	8005ca8 <HAL_TIM_PWM_Start+0x138>
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e000      	b.n	8005caa <HAL_TIM_PWM_Start+0x13a>
 8005ca8:	2300      	movs	r3, #0
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d007      	beq.n	8005cbe <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005cbc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a19      	ldr	r2, [pc, #100]	; (8005d28 <HAL_TIM_PWM_Start+0x1b8>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d009      	beq.n	8005cdc <HAL_TIM_PWM_Start+0x16c>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cd0:	d004      	beq.n	8005cdc <HAL_TIM_PWM_Start+0x16c>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a15      	ldr	r2, [pc, #84]	; (8005d2c <HAL_TIM_PWM_Start+0x1bc>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d115      	bne.n	8005d08 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689a      	ldr	r2, [r3, #8]
 8005ce2:	4b15      	ldr	r3, [pc, #84]	; (8005d38 <HAL_TIM_PWM_Start+0x1c8>)
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2b06      	cmp	r3, #6
 8005cec:	d015      	beq.n	8005d1a <HAL_TIM_PWM_Start+0x1aa>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cf4:	d011      	beq.n	8005d1a <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f042 0201 	orr.w	r2, r2, #1
 8005d04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d06:	e008      	b.n	8005d1a <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f042 0201 	orr.w	r2, r2, #1
 8005d16:	601a      	str	r2, [r3, #0]
 8005d18:	e000      	b.n	8005d1c <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d1a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005d1c:	2300      	movs	r3, #0
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3710      	adds	r7, #16
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	40012c00 	.word	0x40012c00
 8005d2c:	40014000 	.word	0x40014000
 8005d30:	40014400 	.word	0x40014400
 8005d34:	40014800 	.word	0x40014800
 8005d38:	00010007 	.word	0x00010007

08005d3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d122      	bne.n	8005d98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	f003 0302 	and.w	r3, r3, #2
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d11b      	bne.n	8005d98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f06f 0202 	mvn.w	r2, #2
 8005d68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	f003 0303 	and.w	r3, r3, #3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d003      	beq.n	8005d86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 fae3 	bl	800634a <HAL_TIM_IC_CaptureCallback>
 8005d84:	e005      	b.n	8005d92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 fad5 	bl	8006336 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 fae6 	bl	800635e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	f003 0304 	and.w	r3, r3, #4
 8005da2:	2b04      	cmp	r3, #4
 8005da4:	d122      	bne.n	8005dec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	f003 0304 	and.w	r3, r3, #4
 8005db0:	2b04      	cmp	r3, #4
 8005db2:	d11b      	bne.n	8005dec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f06f 0204 	mvn.w	r2, #4
 8005dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2202      	movs	r2, #2
 8005dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	699b      	ldr	r3, [r3, #24]
 8005dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 fab9 	bl	800634a <HAL_TIM_IC_CaptureCallback>
 8005dd8:	e005      	b.n	8005de6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 faab 	bl	8006336 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fabc 	bl	800635e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	f003 0308 	and.w	r3, r3, #8
 8005df6:	2b08      	cmp	r3, #8
 8005df8:	d122      	bne.n	8005e40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	f003 0308 	and.w	r3, r3, #8
 8005e04:	2b08      	cmp	r3, #8
 8005e06:	d11b      	bne.n	8005e40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f06f 0208 	mvn.w	r2, #8
 8005e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2204      	movs	r2, #4
 8005e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	f003 0303 	and.w	r3, r3, #3
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d003      	beq.n	8005e2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 fa8f 	bl	800634a <HAL_TIM_IC_CaptureCallback>
 8005e2c:	e005      	b.n	8005e3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 fa81 	bl	8006336 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 fa92 	bl	800635e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	f003 0310 	and.w	r3, r3, #16
 8005e4a:	2b10      	cmp	r3, #16
 8005e4c:	d122      	bne.n	8005e94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	f003 0310 	and.w	r3, r3, #16
 8005e58:	2b10      	cmp	r3, #16
 8005e5a:	d11b      	bne.n	8005e94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f06f 0210 	mvn.w	r2, #16
 8005e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2208      	movs	r2, #8
 8005e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d003      	beq.n	8005e82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fa65 	bl	800634a <HAL_TIM_IC_CaptureCallback>
 8005e80:	e005      	b.n	8005e8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 fa57 	bl	8006336 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 fa68 	bl	800635e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	f003 0301 	and.w	r3, r3, #1
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d10e      	bne.n	8005ec0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	f003 0301 	and.w	r3, r3, #1
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d107      	bne.n	8005ec0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f06f 0201 	mvn.w	r2, #1
 8005eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f7fb fa74 	bl	80013a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eca:	2b80      	cmp	r3, #128	; 0x80
 8005ecc:	d10e      	bne.n	8005eec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ed8:	2b80      	cmp	r3, #128	; 0x80
 8005eda:	d107      	bne.n	8005eec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 ff0a 	bl	8006d00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ef6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005efa:	d10e      	bne.n	8005f1a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f06:	2b80      	cmp	r3, #128	; 0x80
 8005f08:	d107      	bne.n	8005f1a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f000 fefd 	bl	8006d14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f24:	2b40      	cmp	r3, #64	; 0x40
 8005f26:	d10e      	bne.n	8005f46 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f32:	2b40      	cmp	r3, #64	; 0x40
 8005f34:	d107      	bne.n	8005f46 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 fa16 	bl	8006372 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	691b      	ldr	r3, [r3, #16]
 8005f4c:	f003 0320 	and.w	r3, r3, #32
 8005f50:	2b20      	cmp	r3, #32
 8005f52:	d10e      	bne.n	8005f72 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	f003 0320 	and.w	r3, r3, #32
 8005f5e:	2b20      	cmp	r3, #32
 8005f60:	d107      	bne.n	8005f72 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f06f 0220 	mvn.w	r2, #32
 8005f6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 febd 	bl	8006cec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f72:	bf00      	nop
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
	...

08005f7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b086      	sub	sp, #24
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	60b9      	str	r1, [r7, #8]
 8005f86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d101      	bne.n	8005f9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f96:	2302      	movs	r3, #2
 8005f98:	e0ff      	b.n	800619a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2b14      	cmp	r3, #20
 8005fa6:	f200 80f0 	bhi.w	800618a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005faa:	a201      	add	r2, pc, #4	; (adr r2, 8005fb0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fb0:	08006005 	.word	0x08006005
 8005fb4:	0800618b 	.word	0x0800618b
 8005fb8:	0800618b 	.word	0x0800618b
 8005fbc:	0800618b 	.word	0x0800618b
 8005fc0:	08006045 	.word	0x08006045
 8005fc4:	0800618b 	.word	0x0800618b
 8005fc8:	0800618b 	.word	0x0800618b
 8005fcc:	0800618b 	.word	0x0800618b
 8005fd0:	08006087 	.word	0x08006087
 8005fd4:	0800618b 	.word	0x0800618b
 8005fd8:	0800618b 	.word	0x0800618b
 8005fdc:	0800618b 	.word	0x0800618b
 8005fe0:	080060c7 	.word	0x080060c7
 8005fe4:	0800618b 	.word	0x0800618b
 8005fe8:	0800618b 	.word	0x0800618b
 8005fec:	0800618b 	.word	0x0800618b
 8005ff0:	08006109 	.word	0x08006109
 8005ff4:	0800618b 	.word	0x0800618b
 8005ff8:	0800618b 	.word	0x0800618b
 8005ffc:	0800618b 	.word	0x0800618b
 8006000:	08006149 	.word	0x08006149
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68b9      	ldr	r1, [r7, #8]
 800600a:	4618      	mov	r0, r3
 800600c:	f000 fa2a 	bl	8006464 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	699a      	ldr	r2, [r3, #24]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f042 0208 	orr.w	r2, r2, #8
 800601e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	699a      	ldr	r2, [r3, #24]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f022 0204 	bic.w	r2, r2, #4
 800602e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	6999      	ldr	r1, [r3, #24]
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	691a      	ldr	r2, [r3, #16]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	430a      	orrs	r2, r1
 8006040:	619a      	str	r2, [r3, #24]
      break;
 8006042:	e0a5      	b.n	8006190 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	68b9      	ldr	r1, [r7, #8]
 800604a:	4618      	mov	r0, r3
 800604c:	f000 fa90 	bl	8006570 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	699a      	ldr	r2, [r3, #24]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800605e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	699a      	ldr	r2, [r3, #24]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800606e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	6999      	ldr	r1, [r3, #24]
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	021a      	lsls	r2, r3, #8
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	430a      	orrs	r2, r1
 8006082:	619a      	str	r2, [r3, #24]
      break;
 8006084:	e084      	b.n	8006190 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	68b9      	ldr	r1, [r7, #8]
 800608c:	4618      	mov	r0, r3
 800608e:	f000 faef 	bl	8006670 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	69da      	ldr	r2, [r3, #28]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f042 0208 	orr.w	r2, r2, #8
 80060a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	69da      	ldr	r2, [r3, #28]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f022 0204 	bic.w	r2, r2, #4
 80060b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	69d9      	ldr	r1, [r3, #28]
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	691a      	ldr	r2, [r3, #16]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	430a      	orrs	r2, r1
 80060c2:	61da      	str	r2, [r3, #28]
      break;
 80060c4:	e064      	b.n	8006190 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68b9      	ldr	r1, [r7, #8]
 80060cc:	4618      	mov	r0, r3
 80060ce:	f000 fb4d 	bl	800676c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	69da      	ldr	r2, [r3, #28]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80060e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	69da      	ldr	r2, [r3, #28]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	69d9      	ldr	r1, [r3, #28]
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	021a      	lsls	r2, r3, #8
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	430a      	orrs	r2, r1
 8006104:	61da      	str	r2, [r3, #28]
      break;
 8006106:	e043      	b.n	8006190 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68b9      	ldr	r1, [r7, #8]
 800610e:	4618      	mov	r0, r3
 8006110:	f000 fb90 	bl	8006834 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f042 0208 	orr.w	r2, r2, #8
 8006122:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f022 0204 	bic.w	r2, r2, #4
 8006132:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	691a      	ldr	r2, [r3, #16]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	430a      	orrs	r2, r1
 8006144:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006146:	e023      	b.n	8006190 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68b9      	ldr	r1, [r7, #8]
 800614e:	4618      	mov	r0, r3
 8006150:	f000 fbce 	bl	80068f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006162:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006172:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	691b      	ldr	r3, [r3, #16]
 800617e:	021a      	lsls	r2, r3, #8
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	430a      	orrs	r2, r1
 8006186:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006188:	e002      	b.n	8006190 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	75fb      	strb	r3, [r7, #23]
      break;
 800618e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006198:	7dfb      	ldrb	r3, [r7, #23]
}
 800619a:	4618      	mov	r0, r3
 800619c:	3718      	adds	r7, #24
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop

080061a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
 80061ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061ae:	2300      	movs	r3, #0
 80061b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d101      	bne.n	80061c0 <HAL_TIM_ConfigClockSource+0x1c>
 80061bc:	2302      	movs	r3, #2
 80061be:	e0b6      	b.n	800632e <HAL_TIM_ConfigClockSource+0x18a>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2201      	movs	r2, #1
 80061c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2202      	movs	r2, #2
 80061cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80061e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68ba      	ldr	r2, [r7, #8]
 80061f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061fc:	d03e      	beq.n	800627c <HAL_TIM_ConfigClockSource+0xd8>
 80061fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006202:	f200 8087 	bhi.w	8006314 <HAL_TIM_ConfigClockSource+0x170>
 8006206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800620a:	f000 8086 	beq.w	800631a <HAL_TIM_ConfigClockSource+0x176>
 800620e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006212:	d87f      	bhi.n	8006314 <HAL_TIM_ConfigClockSource+0x170>
 8006214:	2b70      	cmp	r3, #112	; 0x70
 8006216:	d01a      	beq.n	800624e <HAL_TIM_ConfigClockSource+0xaa>
 8006218:	2b70      	cmp	r3, #112	; 0x70
 800621a:	d87b      	bhi.n	8006314 <HAL_TIM_ConfigClockSource+0x170>
 800621c:	2b60      	cmp	r3, #96	; 0x60
 800621e:	d050      	beq.n	80062c2 <HAL_TIM_ConfigClockSource+0x11e>
 8006220:	2b60      	cmp	r3, #96	; 0x60
 8006222:	d877      	bhi.n	8006314 <HAL_TIM_ConfigClockSource+0x170>
 8006224:	2b50      	cmp	r3, #80	; 0x50
 8006226:	d03c      	beq.n	80062a2 <HAL_TIM_ConfigClockSource+0xfe>
 8006228:	2b50      	cmp	r3, #80	; 0x50
 800622a:	d873      	bhi.n	8006314 <HAL_TIM_ConfigClockSource+0x170>
 800622c:	2b40      	cmp	r3, #64	; 0x40
 800622e:	d058      	beq.n	80062e2 <HAL_TIM_ConfigClockSource+0x13e>
 8006230:	2b40      	cmp	r3, #64	; 0x40
 8006232:	d86f      	bhi.n	8006314 <HAL_TIM_ConfigClockSource+0x170>
 8006234:	2b30      	cmp	r3, #48	; 0x30
 8006236:	d064      	beq.n	8006302 <HAL_TIM_ConfigClockSource+0x15e>
 8006238:	2b30      	cmp	r3, #48	; 0x30
 800623a:	d86b      	bhi.n	8006314 <HAL_TIM_ConfigClockSource+0x170>
 800623c:	2b20      	cmp	r3, #32
 800623e:	d060      	beq.n	8006302 <HAL_TIM_ConfigClockSource+0x15e>
 8006240:	2b20      	cmp	r3, #32
 8006242:	d867      	bhi.n	8006314 <HAL_TIM_ConfigClockSource+0x170>
 8006244:	2b00      	cmp	r3, #0
 8006246:	d05c      	beq.n	8006302 <HAL_TIM_ConfigClockSource+0x15e>
 8006248:	2b10      	cmp	r3, #16
 800624a:	d05a      	beq.n	8006302 <HAL_TIM_ConfigClockSource+0x15e>
 800624c:	e062      	b.n	8006314 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800625e:	f000 fc21 	bl	8006aa4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006270:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68ba      	ldr	r2, [r7, #8]
 8006278:	609a      	str	r2, [r3, #8]
      break;
 800627a:	e04f      	b.n	800631c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800628c:	f000 fc0a 	bl	8006aa4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	689a      	ldr	r2, [r3, #8]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800629e:	609a      	str	r2, [r3, #8]
      break;
 80062a0:	e03c      	b.n	800631c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062ae:	461a      	mov	r2, r3
 80062b0:	f000 fb7e 	bl	80069b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2150      	movs	r1, #80	; 0x50
 80062ba:	4618      	mov	r0, r3
 80062bc:	f000 fbd7 	bl	8006a6e <TIM_ITRx_SetConfig>
      break;
 80062c0:	e02c      	b.n	800631c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80062ce:	461a      	mov	r2, r3
 80062d0:	f000 fb9d 	bl	8006a0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2160      	movs	r1, #96	; 0x60
 80062da:	4618      	mov	r0, r3
 80062dc:	f000 fbc7 	bl	8006a6e <TIM_ITRx_SetConfig>
      break;
 80062e0:	e01c      	b.n	800631c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062ee:	461a      	mov	r2, r3
 80062f0:	f000 fb5e 	bl	80069b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2140      	movs	r1, #64	; 0x40
 80062fa:	4618      	mov	r0, r3
 80062fc:	f000 fbb7 	bl	8006a6e <TIM_ITRx_SetConfig>
      break;
 8006300:	e00c      	b.n	800631c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4619      	mov	r1, r3
 800630c:	4610      	mov	r0, r2
 800630e:	f000 fbae 	bl	8006a6e <TIM_ITRx_SetConfig>
      break;
 8006312:	e003      	b.n	800631c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	73fb      	strb	r3, [r7, #15]
      break;
 8006318:	e000      	b.n	800631c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800631a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800632c:	7bfb      	ldrb	r3, [r7, #15]
}
 800632e:	4618      	mov	r0, r3
 8006330:	3710      	adds	r7, #16
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}

08006336 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006336:	b480      	push	{r7}
 8006338:	b083      	sub	sp, #12
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800633e:	bf00      	nop
 8006340:	370c      	adds	r7, #12
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr

0800634a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800634a:	b480      	push	{r7}
 800634c:	b083      	sub	sp, #12
 800634e:	af00      	add	r7, sp, #0
 8006350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006352:	bf00      	nop
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800635e:	b480      	push	{r7}
 8006360:	b083      	sub	sp, #12
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006366:	bf00      	nop
 8006368:	370c      	adds	r7, #12
 800636a:	46bd      	mov	sp, r7
 800636c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006370:	4770      	bx	lr

08006372 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006372:	b480      	push	{r7}
 8006374:	b083      	sub	sp, #12
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800637a:	bf00      	nop
 800637c:	370c      	adds	r7, #12
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
	...

08006388 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006388:	b480      	push	{r7}
 800638a:	b085      	sub	sp, #20
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a2e      	ldr	r2, [pc, #184]	; (8006454 <TIM_Base_SetConfig+0xcc>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d003      	beq.n	80063a8 <TIM_Base_SetConfig+0x20>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063a6:	d108      	bne.n	80063ba <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	68fa      	ldr	r2, [r7, #12]
 80063b6:	4313      	orrs	r3, r2
 80063b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a25      	ldr	r2, [pc, #148]	; (8006454 <TIM_Base_SetConfig+0xcc>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d00f      	beq.n	80063e2 <TIM_Base_SetConfig+0x5a>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063c8:	d00b      	beq.n	80063e2 <TIM_Base_SetConfig+0x5a>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	4a22      	ldr	r2, [pc, #136]	; (8006458 <TIM_Base_SetConfig+0xd0>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d007      	beq.n	80063e2 <TIM_Base_SetConfig+0x5a>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a21      	ldr	r2, [pc, #132]	; (800645c <TIM_Base_SetConfig+0xd4>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d003      	beq.n	80063e2 <TIM_Base_SetConfig+0x5a>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	4a20      	ldr	r2, [pc, #128]	; (8006460 <TIM_Base_SetConfig+0xd8>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d108      	bne.n	80063f4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	68fa      	ldr	r2, [r7, #12]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	4313      	orrs	r3, r2
 8006400:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	689a      	ldr	r2, [r3, #8]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a0e      	ldr	r2, [pc, #56]	; (8006454 <TIM_Base_SetConfig+0xcc>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d00b      	beq.n	8006438 <TIM_Base_SetConfig+0xb0>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a0d      	ldr	r2, [pc, #52]	; (8006458 <TIM_Base_SetConfig+0xd0>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d007      	beq.n	8006438 <TIM_Base_SetConfig+0xb0>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a0c      	ldr	r2, [pc, #48]	; (800645c <TIM_Base_SetConfig+0xd4>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d003      	beq.n	8006438 <TIM_Base_SetConfig+0xb0>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a0b      	ldr	r2, [pc, #44]	; (8006460 <TIM_Base_SetConfig+0xd8>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d103      	bne.n	8006440 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	691a      	ldr	r2, [r3, #16]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	615a      	str	r2, [r3, #20]
}
 8006446:	bf00      	nop
 8006448:	3714      	adds	r7, #20
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	40012c00 	.word	0x40012c00
 8006458:	40014000 	.word	0x40014000
 800645c:	40014400 	.word	0x40014400
 8006460:	40014800 	.word	0x40014800

08006464 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006464:	b480      	push	{r7}
 8006466:	b087      	sub	sp, #28
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a1b      	ldr	r3, [r3, #32]
 8006472:	f023 0201 	bic.w	r2, r3, #1
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	699b      	ldr	r3, [r3, #24]
 800648a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006492:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006496:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f023 0303 	bic.w	r3, r3, #3
 800649e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	f023 0302 	bic.w	r3, r3, #2
 80064b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a28      	ldr	r2, [pc, #160]	; (8006560 <TIM_OC1_SetConfig+0xfc>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d00b      	beq.n	80064dc <TIM_OC1_SetConfig+0x78>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a27      	ldr	r2, [pc, #156]	; (8006564 <TIM_OC1_SetConfig+0x100>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d007      	beq.n	80064dc <TIM_OC1_SetConfig+0x78>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a26      	ldr	r2, [pc, #152]	; (8006568 <TIM_OC1_SetConfig+0x104>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d003      	beq.n	80064dc <TIM_OC1_SetConfig+0x78>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a25      	ldr	r2, [pc, #148]	; (800656c <TIM_OC1_SetConfig+0x108>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d10c      	bne.n	80064f6 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	f023 0308 	bic.w	r3, r3, #8
 80064e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	697a      	ldr	r2, [r7, #20]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	f023 0304 	bic.w	r3, r3, #4
 80064f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a19      	ldr	r2, [pc, #100]	; (8006560 <TIM_OC1_SetConfig+0xfc>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d00b      	beq.n	8006516 <TIM_OC1_SetConfig+0xb2>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a18      	ldr	r2, [pc, #96]	; (8006564 <TIM_OC1_SetConfig+0x100>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d007      	beq.n	8006516 <TIM_OC1_SetConfig+0xb2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a17      	ldr	r2, [pc, #92]	; (8006568 <TIM_OC1_SetConfig+0x104>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d003      	beq.n	8006516 <TIM_OC1_SetConfig+0xb2>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a16      	ldr	r2, [pc, #88]	; (800656c <TIM_OC1_SetConfig+0x108>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d111      	bne.n	800653a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800651c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006524:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	695b      	ldr	r3, [r3, #20]
 800652a:	693a      	ldr	r2, [r7, #16]
 800652c:	4313      	orrs	r3, r2
 800652e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	699b      	ldr	r3, [r3, #24]
 8006534:	693a      	ldr	r2, [r7, #16]
 8006536:	4313      	orrs	r3, r2
 8006538:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	693a      	ldr	r2, [r7, #16]
 800653e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68fa      	ldr	r2, [r7, #12]
 8006544:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	685a      	ldr	r2, [r3, #4]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	621a      	str	r2, [r3, #32]
}
 8006554:	bf00      	nop
 8006556:	371c      	adds	r7, #28
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr
 8006560:	40012c00 	.word	0x40012c00
 8006564:	40014000 	.word	0x40014000
 8006568:	40014400 	.word	0x40014400
 800656c:	40014800 	.word	0x40014800

08006570 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006570:	b480      	push	{r7}
 8006572:	b087      	sub	sp, #28
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	f023 0210 	bic.w	r2, r3, #16
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	699b      	ldr	r3, [r3, #24]
 8006596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800659e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80065a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	021b      	lsls	r3, r3, #8
 80065b2:	68fa      	ldr	r2, [r7, #12]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	f023 0320 	bic.w	r3, r3, #32
 80065be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	011b      	lsls	r3, r3, #4
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4a24      	ldr	r2, [pc, #144]	; (8006660 <TIM_OC2_SetConfig+0xf0>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d10d      	bne.n	80065f0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	011b      	lsls	r3, r3, #4
 80065e2:	697a      	ldr	r2, [r7, #20]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a1b      	ldr	r2, [pc, #108]	; (8006660 <TIM_OC2_SetConfig+0xf0>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d00b      	beq.n	8006610 <TIM_OC2_SetConfig+0xa0>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	4a1a      	ldr	r2, [pc, #104]	; (8006664 <TIM_OC2_SetConfig+0xf4>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d007      	beq.n	8006610 <TIM_OC2_SetConfig+0xa0>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a19      	ldr	r2, [pc, #100]	; (8006668 <TIM_OC2_SetConfig+0xf8>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d003      	beq.n	8006610 <TIM_OC2_SetConfig+0xa0>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a18      	ldr	r2, [pc, #96]	; (800666c <TIM_OC2_SetConfig+0xfc>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d113      	bne.n	8006638 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006610:	693b      	ldr	r3, [r7, #16]
 8006612:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006616:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800661e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	695b      	ldr	r3, [r3, #20]
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	693a      	ldr	r2, [r7, #16]
 8006628:	4313      	orrs	r3, r2
 800662a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	693a      	ldr	r2, [r7, #16]
 8006634:	4313      	orrs	r3, r2
 8006636:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	693a      	ldr	r2, [r7, #16]
 800663c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	68fa      	ldr	r2, [r7, #12]
 8006642:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	685a      	ldr	r2, [r3, #4]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	697a      	ldr	r2, [r7, #20]
 8006650:	621a      	str	r2, [r3, #32]
}
 8006652:	bf00      	nop
 8006654:	371c      	adds	r7, #28
 8006656:	46bd      	mov	sp, r7
 8006658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665c:	4770      	bx	lr
 800665e:	bf00      	nop
 8006660:	40012c00 	.word	0x40012c00
 8006664:	40014000 	.word	0x40014000
 8006668:	40014400 	.word	0x40014400
 800666c:	40014800 	.word	0x40014800

08006670 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006670:	b480      	push	{r7}
 8006672:	b087      	sub	sp, #28
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a1b      	ldr	r3, [r3, #32]
 800668a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	69db      	ldr	r3, [r3, #28]
 8006696:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800669e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f023 0303 	bic.w	r3, r3, #3
 80066aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	4313      	orrs	r3, r2
 80066b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80066bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	021b      	lsls	r3, r3, #8
 80066c4:	697a      	ldr	r2, [r7, #20]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a23      	ldr	r2, [pc, #140]	; (800675c <TIM_OC3_SetConfig+0xec>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d10d      	bne.n	80066ee <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	021b      	lsls	r3, r3, #8
 80066e0:	697a      	ldr	r2, [r7, #20]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066ec:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a1a      	ldr	r2, [pc, #104]	; (800675c <TIM_OC3_SetConfig+0xec>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d00b      	beq.n	800670e <TIM_OC3_SetConfig+0x9e>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a19      	ldr	r2, [pc, #100]	; (8006760 <TIM_OC3_SetConfig+0xf0>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d007      	beq.n	800670e <TIM_OC3_SetConfig+0x9e>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a18      	ldr	r2, [pc, #96]	; (8006764 <TIM_OC3_SetConfig+0xf4>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d003      	beq.n	800670e <TIM_OC3_SetConfig+0x9e>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a17      	ldr	r2, [pc, #92]	; (8006768 <TIM_OC3_SetConfig+0xf8>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d113      	bne.n	8006736 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006714:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800671c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	011b      	lsls	r3, r3, #4
 8006724:	693a      	ldr	r2, [r7, #16]
 8006726:	4313      	orrs	r3, r2
 8006728:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	011b      	lsls	r3, r3, #4
 8006730:	693a      	ldr	r2, [r7, #16]
 8006732:	4313      	orrs	r3, r2
 8006734:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	685a      	ldr	r2, [r3, #4]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	697a      	ldr	r2, [r7, #20]
 800674e:	621a      	str	r2, [r3, #32]
}
 8006750:	bf00      	nop
 8006752:	371c      	adds	r7, #28
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr
 800675c:	40012c00 	.word	0x40012c00
 8006760:	40014000 	.word	0x40014000
 8006764:	40014400 	.word	0x40014400
 8006768:	40014800 	.word	0x40014800

0800676c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800676c:	b480      	push	{r7}
 800676e:	b087      	sub	sp, #28
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a1b      	ldr	r3, [r3, #32]
 800677a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	69db      	ldr	r3, [r3, #28]
 8006792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800679a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800679e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	021b      	lsls	r3, r3, #8
 80067ae:	68fa      	ldr	r2, [r7, #12]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	031b      	lsls	r3, r3, #12
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a16      	ldr	r2, [pc, #88]	; (8006824 <TIM_OC4_SetConfig+0xb8>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d00b      	beq.n	80067e8 <TIM_OC4_SetConfig+0x7c>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a15      	ldr	r2, [pc, #84]	; (8006828 <TIM_OC4_SetConfig+0xbc>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d007      	beq.n	80067e8 <TIM_OC4_SetConfig+0x7c>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a14      	ldr	r2, [pc, #80]	; (800682c <TIM_OC4_SetConfig+0xc0>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d003      	beq.n	80067e8 <TIM_OC4_SetConfig+0x7c>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a13      	ldr	r2, [pc, #76]	; (8006830 <TIM_OC4_SetConfig+0xc4>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d109      	bne.n	80067fc <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	695b      	ldr	r3, [r3, #20]
 80067f4:	019b      	lsls	r3, r3, #6
 80067f6:	697a      	ldr	r2, [r7, #20]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	697a      	ldr	r2, [r7, #20]
 8006800:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	68fa      	ldr	r2, [r7, #12]
 8006806:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	685a      	ldr	r2, [r3, #4]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	693a      	ldr	r2, [r7, #16]
 8006814:	621a      	str	r2, [r3, #32]
}
 8006816:	bf00      	nop
 8006818:	371c      	adds	r7, #28
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	40012c00 	.word	0x40012c00
 8006828:	40014000 	.word	0x40014000
 800682c:	40014400 	.word	0x40014400
 8006830:	40014800 	.word	0x40014800

08006834 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006834:	b480      	push	{r7}
 8006836:	b087      	sub	sp, #28
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6a1b      	ldr	r3, [r3, #32]
 8006842:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6a1b      	ldr	r3, [r3, #32]
 800684e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800685a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006862:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006866:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	4313      	orrs	r3, r2
 8006870:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006878:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	689b      	ldr	r3, [r3, #8]
 800687e:	041b      	lsls	r3, r3, #16
 8006880:	693a      	ldr	r2, [r7, #16]
 8006882:	4313      	orrs	r3, r2
 8006884:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a15      	ldr	r2, [pc, #84]	; (80068e0 <TIM_OC5_SetConfig+0xac>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d00b      	beq.n	80068a6 <TIM_OC5_SetConfig+0x72>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a14      	ldr	r2, [pc, #80]	; (80068e4 <TIM_OC5_SetConfig+0xb0>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d007      	beq.n	80068a6 <TIM_OC5_SetConfig+0x72>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a13      	ldr	r2, [pc, #76]	; (80068e8 <TIM_OC5_SetConfig+0xb4>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d003      	beq.n	80068a6 <TIM_OC5_SetConfig+0x72>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a12      	ldr	r2, [pc, #72]	; (80068ec <TIM_OC5_SetConfig+0xb8>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d109      	bne.n	80068ba <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	695b      	ldr	r3, [r3, #20]
 80068b2:	021b      	lsls	r3, r3, #8
 80068b4:	697a      	ldr	r2, [r7, #20]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	697a      	ldr	r2, [r7, #20]
 80068be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	621a      	str	r2, [r3, #32]
}
 80068d4:	bf00      	nop
 80068d6:	371c      	adds	r7, #28
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr
 80068e0:	40012c00 	.word	0x40012c00
 80068e4:	40014000 	.word	0x40014000
 80068e8:	40014400 	.word	0x40014400
 80068ec:	40014800 	.word	0x40014800

080068f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a1b      	ldr	r3, [r3, #32]
 80068fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a1b      	ldr	r3, [r3, #32]
 800690a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800691e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	021b      	lsls	r3, r3, #8
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	4313      	orrs	r3, r2
 800692e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006936:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	051b      	lsls	r3, r3, #20
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	4313      	orrs	r3, r2
 8006942:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a16      	ldr	r2, [pc, #88]	; (80069a0 <TIM_OC6_SetConfig+0xb0>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d00b      	beq.n	8006964 <TIM_OC6_SetConfig+0x74>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a15      	ldr	r2, [pc, #84]	; (80069a4 <TIM_OC6_SetConfig+0xb4>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d007      	beq.n	8006964 <TIM_OC6_SetConfig+0x74>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a14      	ldr	r2, [pc, #80]	; (80069a8 <TIM_OC6_SetConfig+0xb8>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d003      	beq.n	8006964 <TIM_OC6_SetConfig+0x74>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a13      	ldr	r2, [pc, #76]	; (80069ac <TIM_OC6_SetConfig+0xbc>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d109      	bne.n	8006978 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800696a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	695b      	ldr	r3, [r3, #20]
 8006970:	029b      	lsls	r3, r3, #10
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	4313      	orrs	r3, r2
 8006976:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	697a      	ldr	r2, [r7, #20]
 800697c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	685a      	ldr	r2, [r3, #4]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	693a      	ldr	r2, [r7, #16]
 8006990:	621a      	str	r2, [r3, #32]
}
 8006992:	bf00      	nop
 8006994:	371c      	adds	r7, #28
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	40012c00 	.word	0x40012c00
 80069a4:	40014000 	.word	0x40014000
 80069a8:	40014400 	.word	0x40014400
 80069ac:	40014800 	.word	0x40014800

080069b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b087      	sub	sp, #28
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	6a1b      	ldr	r3, [r3, #32]
 80069c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6a1b      	ldr	r3, [r3, #32]
 80069c6:	f023 0201 	bic.w	r2, r3, #1
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	699b      	ldr	r3, [r3, #24]
 80069d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80069da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	011b      	lsls	r3, r3, #4
 80069e0:	693a      	ldr	r2, [r7, #16]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	f023 030a 	bic.w	r3, r3, #10
 80069ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069ee:	697a      	ldr	r2, [r7, #20]
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	693a      	ldr	r2, [r7, #16]
 80069fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	621a      	str	r2, [r3, #32]
}
 8006a02:	bf00      	nop
 8006a04:	371c      	adds	r7, #28
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr

08006a0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b087      	sub	sp, #28
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	60f8      	str	r0, [r7, #12]
 8006a16:	60b9      	str	r1, [r7, #8]
 8006a18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6a1b      	ldr	r3, [r3, #32]
 8006a1e:	f023 0210 	bic.w	r2, r3, #16
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	699b      	ldr	r3, [r3, #24]
 8006a2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	6a1b      	ldr	r3, [r3, #32]
 8006a30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	031b      	lsls	r3, r3, #12
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	011b      	lsls	r3, r3, #4
 8006a50:	693a      	ldr	r2, [r7, #16]
 8006a52:	4313      	orrs	r3, r2
 8006a54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	697a      	ldr	r2, [r7, #20]
 8006a5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	621a      	str	r2, [r3, #32]
}
 8006a62:	bf00      	nop
 8006a64:	371c      	adds	r7, #28
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr

08006a6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b085      	sub	sp, #20
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
 8006a76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	f043 0307 	orr.w	r3, r3, #7
 8006a90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	609a      	str	r2, [r3, #8]
}
 8006a98:	bf00      	nop
 8006a9a:	3714      	adds	r7, #20
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b087      	sub	sp, #28
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
 8006ab0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006abe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	021a      	lsls	r2, r3, #8
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	431a      	orrs	r2, r3
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	697a      	ldr	r2, [r7, #20]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	697a      	ldr	r2, [r7, #20]
 8006ad6:	609a      	str	r2, [r3, #8]
}
 8006ad8:	bf00      	nop
 8006ada:	371c      	adds	r7, #28
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b087      	sub	sp, #28
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	60f8      	str	r0, [r7, #12]
 8006aec:	60b9      	str	r1, [r7, #8]
 8006aee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	f003 031f 	and.w	r3, r3, #31
 8006af6:	2201      	movs	r2, #1
 8006af8:	fa02 f303 	lsl.w	r3, r2, r3
 8006afc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6a1a      	ldr	r2, [r3, #32]
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	43db      	mvns	r3, r3
 8006b06:	401a      	ands	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	6a1a      	ldr	r2, [r3, #32]
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	f003 031f 	and.w	r3, r3, #31
 8006b16:	6879      	ldr	r1, [r7, #4]
 8006b18:	fa01 f303 	lsl.w	r3, r1, r3
 8006b1c:	431a      	orrs	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	621a      	str	r2, [r3, #32]
}
 8006b22:	bf00      	nop
 8006b24:	371c      	adds	r7, #28
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
	...

08006b30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b085      	sub	sp, #20
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d101      	bne.n	8006b48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b44:	2302      	movs	r3, #2
 8006b46:	e04f      	b.n	8006be8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2202      	movs	r2, #2
 8006b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a21      	ldr	r2, [pc, #132]	; (8006bf4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d108      	bne.n	8006b84 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006b78:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	68fa      	ldr	r2, [r7, #12]
 8006b9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a14      	ldr	r2, [pc, #80]	; (8006bf4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d009      	beq.n	8006bbc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bb0:	d004      	beq.n	8006bbc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a10      	ldr	r2, [pc, #64]	; (8006bf8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d10c      	bne.n	8006bd6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	68ba      	ldr	r2, [r7, #8]
 8006bd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3714      	adds	r7, #20
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr
 8006bf4:	40012c00 	.word	0x40012c00
 8006bf8:	40014000 	.word	0x40014000

08006bfc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b085      	sub	sp, #20
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c06:	2300      	movs	r3, #0
 8006c08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d101      	bne.n	8006c18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c14:	2302      	movs	r3, #2
 8006c16:	e060      	b.n	8006cda <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	695b      	ldr	r3, [r3, #20]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	699b      	ldr	r3, [r3, #24]
 8006c8c:	041b      	lsls	r3, r3, #16
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a14      	ldr	r2, [pc, #80]	; (8006ce8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d115      	bne.n	8006cc8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca6:	051b      	lsls	r3, r3, #20
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	69db      	ldr	r3, [r3, #28]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	6a1b      	ldr	r3, [r3, #32]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cd8:	2300      	movs	r3, #0
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3714      	adds	r7, #20
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
 8006ce6:	bf00      	nop
 8006ce8:	40012c00 	.word	0x40012c00

08006cec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d08:	bf00      	nop
 8006d0a:	370c      	adds	r7, #12
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e040      	b.n	8006dbc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d106      	bne.n	8006d50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7fb f860 	bl	8001e10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2224      	movs	r2, #36	; 0x24
 8006d54:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f022 0201 	bic.w	r2, r2, #1
 8006d64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 fc00 	bl	800756c <UART_SetConfig>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d101      	bne.n	8006d76 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e022      	b.n	8006dbc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d002      	beq.n	8006d84 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 fd2a 	bl	80077d8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	689a      	ldr	r2, [r3, #8]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006da2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f042 0201 	orr.w	r2, r2, #1
 8006db2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 fdb1 	bl	800791c <UART_CheckIdleState>
 8006dba:	4603      	mov	r3, r0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3708      	adds	r7, #8
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b08a      	sub	sp, #40	; 0x28
 8006dc8:	af02      	add	r7, sp, #8
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	603b      	str	r3, [r7, #0]
 8006dd0:	4613      	mov	r3, r2
 8006dd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006dd8:	2b20      	cmp	r3, #32
 8006dda:	d178      	bne.n	8006ece <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d002      	beq.n	8006de8 <HAL_UART_Transmit+0x24>
 8006de2:	88fb      	ldrh	r3, [r7, #6]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d101      	bne.n	8006dec <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e071      	b.n	8006ed0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2221      	movs	r2, #33	; 0x21
 8006df8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006dfa:	f7fb f9d3 	bl	80021a4 <HAL_GetTick>
 8006dfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	88fa      	ldrh	r2, [r7, #6]
 8006e04:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	88fa      	ldrh	r2, [r7, #6]
 8006e0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e18:	d108      	bne.n	8006e2c <HAL_UART_Transmit+0x68>
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d104      	bne.n	8006e2c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006e22:	2300      	movs	r3, #0
 8006e24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	61bb      	str	r3, [r7, #24]
 8006e2a:	e003      	b.n	8006e34 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e30:	2300      	movs	r3, #0
 8006e32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e34:	e030      	b.n	8006e98 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	9300      	str	r3, [sp, #0]
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	2180      	movs	r1, #128	; 0x80
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f000 fe13 	bl	8007a6c <UART_WaitOnFlagUntilTimeout>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d004      	beq.n	8006e56 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2220      	movs	r2, #32
 8006e50:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006e52:	2303      	movs	r3, #3
 8006e54:	e03c      	b.n	8006ed0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d10b      	bne.n	8006e74 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	881a      	ldrh	r2, [r3, #0]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e68:	b292      	uxth	r2, r2
 8006e6a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006e6c:	69bb      	ldr	r3, [r7, #24]
 8006e6e:	3302      	adds	r3, #2
 8006e70:	61bb      	str	r3, [r7, #24]
 8006e72:	e008      	b.n	8006e86 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	781a      	ldrb	r2, [r3, #0]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	b292      	uxth	r2, r2
 8006e7e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	3301      	adds	r3, #1
 8006e84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006e8c:	b29b      	uxth	r3, r3
 8006e8e:	3b01      	subs	r3, #1
 8006e90:	b29a      	uxth	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006e9e:	b29b      	uxth	r3, r3
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1c8      	bne.n	8006e36 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	9300      	str	r3, [sp, #0]
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	2140      	movs	r1, #64	; 0x40
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f000 fddc 	bl	8007a6c <UART_WaitOnFlagUntilTimeout>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d004      	beq.n	8006ec4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2220      	movs	r2, #32
 8006ebe:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	e005      	b.n	8006ed0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2220      	movs	r2, #32
 8006ec8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	e000      	b.n	8006ed0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8006ece:	2302      	movs	r3, #2
  }
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3720      	adds	r7, #32
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b08a      	sub	sp, #40	; 0x28
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	60f8      	str	r0, [r7, #12]
 8006ee0:	60b9      	str	r1, [r7, #8]
 8006ee2:	4613      	mov	r3, r2
 8006ee4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006eec:	2b20      	cmp	r3, #32
 8006eee:	d132      	bne.n	8006f56 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d002      	beq.n	8006efc <HAL_UART_Receive_IT+0x24>
 8006ef6:	88fb      	ldrh	r3, [r7, #6]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d101      	bne.n	8006f00 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006efc:	2301      	movs	r3, #1
 8006efe:	e02b      	b.n	8006f58 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	2200      	movs	r2, #0
 8006f04:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d018      	beq.n	8006f46 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	e853 3f00 	ldrex	r3, [r3]
 8006f20:	613b      	str	r3, [r7, #16]
   return(result);
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006f28:	627b      	str	r3, [r7, #36]	; 0x24
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	461a      	mov	r2, r3
 8006f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f32:	623b      	str	r3, [r7, #32]
 8006f34:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f36:	69f9      	ldr	r1, [r7, #28]
 8006f38:	6a3a      	ldr	r2, [r7, #32]
 8006f3a:	e841 2300 	strex	r3, r2, [r1]
 8006f3e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f40:	69bb      	ldr	r3, [r7, #24]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d1e6      	bne.n	8006f14 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006f46:	88fb      	ldrh	r3, [r7, #6]
 8006f48:	461a      	mov	r2, r3
 8006f4a:	68b9      	ldr	r1, [r7, #8]
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f000 fdf5 	bl	8007b3c <UART_Start_Receive_IT>
 8006f52:	4603      	mov	r3, r0
 8006f54:	e000      	b.n	8006f58 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006f56:	2302      	movs	r3, #2
  }
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3728      	adds	r7, #40	; 0x28
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b0ba      	sub	sp, #232	; 0xe8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	69db      	ldr	r3, [r3, #28]
 8006f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006f86:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006f8a:	f640 030f 	movw	r3, #2063	; 0x80f
 8006f8e:	4013      	ands	r3, r2
 8006f90:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006f94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d115      	bne.n	8006fc8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006fa0:	f003 0320 	and.w	r3, r3, #32
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d00f      	beq.n	8006fc8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006fac:	f003 0320 	and.w	r3, r3, #32
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d009      	beq.n	8006fc8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f000 82ab 	beq.w	8007514 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	4798      	blx	r3
      }
      return;
 8006fc6:	e2a5      	b.n	8007514 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006fc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 8117 	beq.w	8007200 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006fd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006fd6:	f003 0301 	and.w	r3, r3, #1
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d106      	bne.n	8006fec <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006fde:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006fe2:	4b85      	ldr	r3, [pc, #532]	; (80071f8 <HAL_UART_IRQHandler+0x298>)
 8006fe4:	4013      	ands	r3, r2
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	f000 810a 	beq.w	8007200 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ff0:	f003 0301 	and.w	r3, r3, #1
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d011      	beq.n	800701c <HAL_UART_IRQHandler+0xbc>
 8006ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007000:	2b00      	cmp	r3, #0
 8007002:	d00b      	beq.n	800701c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	2201      	movs	r2, #1
 800700a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007012:	f043 0201 	orr.w	r2, r3, #1
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800701c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007020:	f003 0302 	and.w	r3, r3, #2
 8007024:	2b00      	cmp	r3, #0
 8007026:	d011      	beq.n	800704c <HAL_UART_IRQHandler+0xec>
 8007028:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800702c:	f003 0301 	and.w	r3, r3, #1
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00b      	beq.n	800704c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2202      	movs	r2, #2
 800703a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007042:	f043 0204 	orr.w	r2, r3, #4
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800704c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007050:	f003 0304 	and.w	r3, r3, #4
 8007054:	2b00      	cmp	r3, #0
 8007056:	d011      	beq.n	800707c <HAL_UART_IRQHandler+0x11c>
 8007058:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800705c:	f003 0301 	and.w	r3, r3, #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	d00b      	beq.n	800707c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	2204      	movs	r2, #4
 800706a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007072:	f043 0202 	orr.w	r2, r3, #2
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800707c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007080:	f003 0308 	and.w	r3, r3, #8
 8007084:	2b00      	cmp	r3, #0
 8007086:	d017      	beq.n	80070b8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800708c:	f003 0320 	and.w	r3, r3, #32
 8007090:	2b00      	cmp	r3, #0
 8007092:	d105      	bne.n	80070a0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007094:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007098:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00b      	beq.n	80070b8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2208      	movs	r2, #8
 80070a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070ae:	f043 0208 	orr.w	r2, r3, #8
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80070b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d012      	beq.n	80070ea <HAL_UART_IRQHandler+0x18a>
 80070c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d00c      	beq.n	80070ea <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80070d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070e0:	f043 0220 	orr.w	r2, r3, #32
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 8211 	beq.w	8007518 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80070f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070fa:	f003 0320 	and.w	r3, r3, #32
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00d      	beq.n	800711e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007102:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007106:	f003 0320 	and.w	r3, r3, #32
 800710a:	2b00      	cmp	r3, #0
 800710c:	d007      	beq.n	800711e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007112:	2b00      	cmp	r3, #0
 8007114:	d003      	beq.n	800711e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007124:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007132:	2b40      	cmp	r3, #64	; 0x40
 8007134:	d005      	beq.n	8007142 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007136:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800713a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800713e:	2b00      	cmp	r3, #0
 8007140:	d04f      	beq.n	80071e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 fdc0 	bl	8007cc8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007152:	2b40      	cmp	r3, #64	; 0x40
 8007154:	d141      	bne.n	80071da <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	3308      	adds	r3, #8
 800715c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007160:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007164:	e853 3f00 	ldrex	r3, [r3]
 8007168:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800716c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007170:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007174:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	3308      	adds	r3, #8
 800717e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007182:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007186:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800718e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007192:	e841 2300 	strex	r3, r2, [r1]
 8007196:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800719a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d1d9      	bne.n	8007156 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d013      	beq.n	80071d2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071ae:	4a13      	ldr	r2, [pc, #76]	; (80071fc <HAL_UART_IRQHandler+0x29c>)
 80071b0:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071b6:	4618      	mov	r0, r3
 80071b8:	f7fc f81c 	bl	80031f4 <HAL_DMA_Abort_IT>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d017      	beq.n	80071f2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071c8:	687a      	ldr	r2, [r7, #4]
 80071ca:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80071cc:	4610      	mov	r0, r2
 80071ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071d0:	e00f      	b.n	80071f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 f9b4 	bl	8007540 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071d8:	e00b      	b.n	80071f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 f9b0 	bl	8007540 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071e0:	e007      	b.n	80071f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 f9ac 	bl	8007540 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2200      	movs	r2, #0
 80071ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80071f0:	e192      	b.n	8007518 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071f2:	bf00      	nop
    return;
 80071f4:	e190      	b.n	8007518 <HAL_UART_IRQHandler+0x5b8>
 80071f6:	bf00      	nop
 80071f8:	04000120 	.word	0x04000120
 80071fc:	08007d91 	.word	0x08007d91

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007204:	2b01      	cmp	r3, #1
 8007206:	f040 814b 	bne.w	80074a0 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800720a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800720e:	f003 0310 	and.w	r3, r3, #16
 8007212:	2b00      	cmp	r3, #0
 8007214:	f000 8144 	beq.w	80074a0 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800721c:	f003 0310 	and.w	r3, r3, #16
 8007220:	2b00      	cmp	r3, #0
 8007222:	f000 813d 	beq.w	80074a0 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2210      	movs	r2, #16
 800722c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007238:	2b40      	cmp	r3, #64	; 0x40
 800723a:	f040 80b5 	bne.w	80073a8 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800724a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800724e:	2b00      	cmp	r3, #0
 8007250:	f000 8164 	beq.w	800751c <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800725a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800725e:	429a      	cmp	r2, r3
 8007260:	f080 815c 	bcs.w	800751c <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800726a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007272:	699b      	ldr	r3, [r3, #24]
 8007274:	2b20      	cmp	r3, #32
 8007276:	f000 8086 	beq.w	8007386 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007282:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007286:	e853 3f00 	ldrex	r3, [r3]
 800728a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800728e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007292:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007296:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	461a      	mov	r2, r3
 80072a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80072a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80072a8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ac:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80072b0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80072b4:	e841 2300 	strex	r3, r2, [r1]
 80072b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80072bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1da      	bne.n	800727a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	3308      	adds	r3, #8
 80072ca:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80072ce:	e853 3f00 	ldrex	r3, [r3]
 80072d2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80072d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80072d6:	f023 0301 	bic.w	r3, r3, #1
 80072da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	3308      	adds	r3, #8
 80072e4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80072e8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80072ec:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ee:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80072f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80072f4:	e841 2300 	strex	r3, r2, [r1]
 80072f8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80072fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d1e1      	bne.n	80072c4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	3308      	adds	r3, #8
 8007306:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007308:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800730a:	e853 3f00 	ldrex	r3, [r3]
 800730e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007310:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007312:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007316:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	3308      	adds	r3, #8
 8007320:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007324:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007326:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007328:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800732a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800732c:	e841 2300 	strex	r3, r2, [r1]
 8007330:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007332:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007334:	2b00      	cmp	r3, #0
 8007336:	d1e3      	bne.n	8007300 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2220      	movs	r2, #32
 800733c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800734e:	e853 3f00 	ldrex	r3, [r3]
 8007352:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007354:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007356:	f023 0310 	bic.w	r3, r3, #16
 800735a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	461a      	mov	r2, r3
 8007364:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007368:	65bb      	str	r3, [r7, #88]	; 0x58
 800736a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800736e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007370:	e841 2300 	strex	r3, r2, [r1]
 8007374:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007376:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007378:	2b00      	cmp	r3, #0
 800737a:	d1e4      	bne.n	8007346 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007380:	4618      	mov	r0, r3
 8007382:	f7fb fefe 	bl	8003182 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2202      	movs	r2, #2
 800738a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007398:	b29b      	uxth	r3, r3
 800739a:	1ad3      	subs	r3, r2, r3
 800739c:	b29b      	uxth	r3, r3
 800739e:	4619      	mov	r1, r3
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 f8d7 	bl	8007554 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80073a6:	e0b9      	b.n	800751c <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f000 80ab 	beq.w	8007520 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80073ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	f000 80a6 	beq.w	8007520 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073dc:	e853 3f00 	ldrex	r3, [r3]
 80073e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80073e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80073e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	461a      	mov	r2, r3
 80073f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80073f6:	647b      	str	r3, [r7, #68]	; 0x44
 80073f8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80073fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80073fe:	e841 2300 	strex	r3, r2, [r1]
 8007402:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007404:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007406:	2b00      	cmp	r3, #0
 8007408:	d1e4      	bne.n	80073d4 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	3308      	adds	r3, #8
 8007410:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007414:	e853 3f00 	ldrex	r3, [r3]
 8007418:	623b      	str	r3, [r7, #32]
   return(result);
 800741a:	6a3b      	ldr	r3, [r7, #32]
 800741c:	f023 0301 	bic.w	r3, r3, #1
 8007420:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	3308      	adds	r3, #8
 800742a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800742e:	633a      	str	r2, [r7, #48]	; 0x30
 8007430:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007432:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007434:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007436:	e841 2300 	strex	r3, r2, [r1]
 800743a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800743c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800743e:	2b00      	cmp	r3, #0
 8007440:	d1e3      	bne.n	800740a <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2220      	movs	r2, #32
 8007446:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2200      	movs	r2, #0
 800744e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	e853 3f00 	ldrex	r3, [r3]
 8007462:	60fb      	str	r3, [r7, #12]
   return(result);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f023 0310 	bic.w	r3, r3, #16
 800746a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	461a      	mov	r2, r3
 8007474:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007478:	61fb      	str	r3, [r7, #28]
 800747a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747c:	69b9      	ldr	r1, [r7, #24]
 800747e:	69fa      	ldr	r2, [r7, #28]
 8007480:	e841 2300 	strex	r3, r2, [r1]
 8007484:	617b      	str	r3, [r7, #20]
   return(result);
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d1e4      	bne.n	8007456 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2202      	movs	r2, #2
 8007490:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007492:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007496:	4619      	mov	r1, r3
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f000 f85b 	bl	8007554 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800749e:	e03f      	b.n	8007520 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80074a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00e      	beq.n	80074ca <HAL_UART_IRQHandler+0x56a>
 80074ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80074b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d008      	beq.n	80074ca <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80074c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 fe4c 	bl	8008160 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80074c8:	e02d      	b.n	8007526 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80074ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00e      	beq.n	80074f4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80074d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d008      	beq.n	80074f4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d01c      	beq.n	8007524 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	4798      	blx	r3
    }
    return;
 80074f2:	e017      	b.n	8007524 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80074f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d012      	beq.n	8007526 <HAL_UART_IRQHandler+0x5c6>
 8007500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007508:	2b00      	cmp	r3, #0
 800750a:	d00c      	beq.n	8007526 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 fc55 	bl	8007dbc <UART_EndTransmit_IT>
    return;
 8007512:	e008      	b.n	8007526 <HAL_UART_IRQHandler+0x5c6>
      return;
 8007514:	bf00      	nop
 8007516:	e006      	b.n	8007526 <HAL_UART_IRQHandler+0x5c6>
    return;
 8007518:	bf00      	nop
 800751a:	e004      	b.n	8007526 <HAL_UART_IRQHandler+0x5c6>
      return;
 800751c:	bf00      	nop
 800751e:	e002      	b.n	8007526 <HAL_UART_IRQHandler+0x5c6>
      return;
 8007520:	bf00      	nop
 8007522:	e000      	b.n	8007526 <HAL_UART_IRQHandler+0x5c6>
    return;
 8007524:	bf00      	nop
  }

}
 8007526:	37e8      	adds	r7, #232	; 0xe8
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800752c:	b480      	push	{r7}
 800752e:	b083      	sub	sp, #12
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007534:	bf00      	nop
 8007536:	370c      	adds	r7, #12
 8007538:	46bd      	mov	sp, r7
 800753a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753e:	4770      	bx	lr

08007540 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007540:	b480      	push	{r7}
 8007542:	b083      	sub	sp, #12
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007548:	bf00      	nop
 800754a:	370c      	adds	r7, #12
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr

08007554 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007554:	b480      	push	{r7}
 8007556:	b083      	sub	sp, #12
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	460b      	mov	r3, r1
 800755e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr

0800756c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b088      	sub	sp, #32
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007574:	2300      	movs	r3, #0
 8007576:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	689a      	ldr	r2, [r3, #8]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	691b      	ldr	r3, [r3, #16]
 8007580:	431a      	orrs	r2, r3
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	695b      	ldr	r3, [r3, #20]
 8007586:	431a      	orrs	r2, r3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	69db      	ldr	r3, [r3, #28]
 800758c:	4313      	orrs	r3, r2
 800758e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	4b8a      	ldr	r3, [pc, #552]	; (80077c0 <UART_SetConfig+0x254>)
 8007598:	4013      	ands	r3, r2
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	6812      	ldr	r2, [r2, #0]
 800759e:	6979      	ldr	r1, [r7, #20]
 80075a0:	430b      	orrs	r3, r1
 80075a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	685b      	ldr	r3, [r3, #4]
 80075aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	68da      	ldr	r2, [r3, #12]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	430a      	orrs	r2, r1
 80075b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	699b      	ldr	r3, [r3, #24]
 80075be:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6a1b      	ldr	r3, [r3, #32]
 80075c4:	697a      	ldr	r2, [r7, #20]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	697a      	ldr	r2, [r7, #20]
 80075da:	430a      	orrs	r2, r1
 80075dc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a78      	ldr	r2, [pc, #480]	; (80077c4 <UART_SetConfig+0x258>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d120      	bne.n	800762a <UART_SetConfig+0xbe>
 80075e8:	4b77      	ldr	r3, [pc, #476]	; (80077c8 <UART_SetConfig+0x25c>)
 80075ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075ec:	f003 0303 	and.w	r3, r3, #3
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	d817      	bhi.n	8007624 <UART_SetConfig+0xb8>
 80075f4:	a201      	add	r2, pc, #4	; (adr r2, 80075fc <UART_SetConfig+0x90>)
 80075f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075fa:	bf00      	nop
 80075fc:	0800760d 	.word	0x0800760d
 8007600:	08007619 	.word	0x08007619
 8007604:	0800761f 	.word	0x0800761f
 8007608:	08007613 	.word	0x08007613
 800760c:	2300      	movs	r3, #0
 800760e:	77fb      	strb	r3, [r7, #31]
 8007610:	e01d      	b.n	800764e <UART_SetConfig+0xe2>
 8007612:	2302      	movs	r3, #2
 8007614:	77fb      	strb	r3, [r7, #31]
 8007616:	e01a      	b.n	800764e <UART_SetConfig+0xe2>
 8007618:	2304      	movs	r3, #4
 800761a:	77fb      	strb	r3, [r7, #31]
 800761c:	e017      	b.n	800764e <UART_SetConfig+0xe2>
 800761e:	2308      	movs	r3, #8
 8007620:	77fb      	strb	r3, [r7, #31]
 8007622:	e014      	b.n	800764e <UART_SetConfig+0xe2>
 8007624:	2310      	movs	r3, #16
 8007626:	77fb      	strb	r3, [r7, #31]
 8007628:	e011      	b.n	800764e <UART_SetConfig+0xe2>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a67      	ldr	r2, [pc, #412]	; (80077cc <UART_SetConfig+0x260>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d102      	bne.n	800763a <UART_SetConfig+0xce>
 8007634:	2300      	movs	r3, #0
 8007636:	77fb      	strb	r3, [r7, #31]
 8007638:	e009      	b.n	800764e <UART_SetConfig+0xe2>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a64      	ldr	r2, [pc, #400]	; (80077d0 <UART_SetConfig+0x264>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d102      	bne.n	800764a <UART_SetConfig+0xde>
 8007644:	2300      	movs	r3, #0
 8007646:	77fb      	strb	r3, [r7, #31]
 8007648:	e001      	b.n	800764e <UART_SetConfig+0xe2>
 800764a:	2310      	movs	r3, #16
 800764c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	69db      	ldr	r3, [r3, #28]
 8007652:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007656:	d15a      	bne.n	800770e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8007658:	7ffb      	ldrb	r3, [r7, #31]
 800765a:	2b08      	cmp	r3, #8
 800765c:	d827      	bhi.n	80076ae <UART_SetConfig+0x142>
 800765e:	a201      	add	r2, pc, #4	; (adr r2, 8007664 <UART_SetConfig+0xf8>)
 8007660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007664:	08007689 	.word	0x08007689
 8007668:	08007691 	.word	0x08007691
 800766c:	08007699 	.word	0x08007699
 8007670:	080076af 	.word	0x080076af
 8007674:	0800769f 	.word	0x0800769f
 8007678:	080076af 	.word	0x080076af
 800767c:	080076af 	.word	0x080076af
 8007680:	080076af 	.word	0x080076af
 8007684:	080076a7 	.word	0x080076a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007688:	f7fd ff60 	bl	800554c <HAL_RCC_GetPCLK1Freq>
 800768c:	61b8      	str	r0, [r7, #24]
        break;
 800768e:	e013      	b.n	80076b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007690:	f7fd ff7e 	bl	8005590 <HAL_RCC_GetPCLK2Freq>
 8007694:	61b8      	str	r0, [r7, #24]
        break;
 8007696:	e00f      	b.n	80076b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007698:	4b4e      	ldr	r3, [pc, #312]	; (80077d4 <UART_SetConfig+0x268>)
 800769a:	61bb      	str	r3, [r7, #24]
        break;
 800769c:	e00c      	b.n	80076b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800769e:	f7fd fedf 	bl	8005460 <HAL_RCC_GetSysClockFreq>
 80076a2:	61b8      	str	r0, [r7, #24]
        break;
 80076a4:	e008      	b.n	80076b8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80076aa:	61bb      	str	r3, [r7, #24]
        break;
 80076ac:	e004      	b.n	80076b8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80076ae:	2300      	movs	r3, #0
 80076b0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	77bb      	strb	r3, [r7, #30]
        break;
 80076b6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d074      	beq.n	80077a8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	005a      	lsls	r2, r3, #1
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	085b      	lsrs	r3, r3, #1
 80076c8:	441a      	add	r2, r3
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80076d2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	2b0f      	cmp	r3, #15
 80076d8:	d916      	bls.n	8007708 <UART_SetConfig+0x19c>
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076e0:	d212      	bcs.n	8007708 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	f023 030f 	bic.w	r3, r3, #15
 80076ea:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	085b      	lsrs	r3, r3, #1
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	f003 0307 	and.w	r3, r3, #7
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	89fb      	ldrh	r3, [r7, #14]
 80076fa:	4313      	orrs	r3, r2
 80076fc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	89fa      	ldrh	r2, [r7, #14]
 8007704:	60da      	str	r2, [r3, #12]
 8007706:	e04f      	b.n	80077a8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	77bb      	strb	r3, [r7, #30]
 800770c:	e04c      	b.n	80077a8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800770e:	7ffb      	ldrb	r3, [r7, #31]
 8007710:	2b08      	cmp	r3, #8
 8007712:	d828      	bhi.n	8007766 <UART_SetConfig+0x1fa>
 8007714:	a201      	add	r2, pc, #4	; (adr r2, 800771c <UART_SetConfig+0x1b0>)
 8007716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800771a:	bf00      	nop
 800771c:	08007741 	.word	0x08007741
 8007720:	08007749 	.word	0x08007749
 8007724:	08007751 	.word	0x08007751
 8007728:	08007767 	.word	0x08007767
 800772c:	08007757 	.word	0x08007757
 8007730:	08007767 	.word	0x08007767
 8007734:	08007767 	.word	0x08007767
 8007738:	08007767 	.word	0x08007767
 800773c:	0800775f 	.word	0x0800775f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007740:	f7fd ff04 	bl	800554c <HAL_RCC_GetPCLK1Freq>
 8007744:	61b8      	str	r0, [r7, #24]
        break;
 8007746:	e013      	b.n	8007770 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007748:	f7fd ff22 	bl	8005590 <HAL_RCC_GetPCLK2Freq>
 800774c:	61b8      	str	r0, [r7, #24]
        break;
 800774e:	e00f      	b.n	8007770 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007750:	4b20      	ldr	r3, [pc, #128]	; (80077d4 <UART_SetConfig+0x268>)
 8007752:	61bb      	str	r3, [r7, #24]
        break;
 8007754:	e00c      	b.n	8007770 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007756:	f7fd fe83 	bl	8005460 <HAL_RCC_GetSysClockFreq>
 800775a:	61b8      	str	r0, [r7, #24]
        break;
 800775c:	e008      	b.n	8007770 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800775e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007762:	61bb      	str	r3, [r7, #24]
        break;
 8007764:	e004      	b.n	8007770 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007766:	2300      	movs	r3, #0
 8007768:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	77bb      	strb	r3, [r7, #30]
        break;
 800776e:	bf00      	nop
    }

    if (pclk != 0U)
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d018      	beq.n	80077a8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	085a      	lsrs	r2, r3, #1
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	441a      	add	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	fbb2 f3f3 	udiv	r3, r2, r3
 8007788:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	2b0f      	cmp	r3, #15
 800778e:	d909      	bls.n	80077a4 <UART_SetConfig+0x238>
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007796:	d205      	bcs.n	80077a4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	b29a      	uxth	r2, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	60da      	str	r2, [r3, #12]
 80077a2:	e001      	b.n	80077a8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2200      	movs	r2, #0
 80077ac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80077b4:	7fbb      	ldrb	r3, [r7, #30]
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3720      	adds	r7, #32
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	efff69f3 	.word	0xefff69f3
 80077c4:	40013800 	.word	0x40013800
 80077c8:	40021000 	.word	0x40021000
 80077cc:	40004400 	.word	0x40004400
 80077d0:	40004800 	.word	0x40004800
 80077d4:	007a1200 	.word	0x007a1200

080077d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e4:	f003 0301 	and.w	r3, r3, #1
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d00a      	beq.n	8007802 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	430a      	orrs	r2, r1
 8007800:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007806:	f003 0302 	and.w	r3, r3, #2
 800780a:	2b00      	cmp	r3, #0
 800780c:	d00a      	beq.n	8007824 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	430a      	orrs	r2, r1
 8007822:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007828:	f003 0304 	and.w	r3, r3, #4
 800782c:	2b00      	cmp	r3, #0
 800782e:	d00a      	beq.n	8007846 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	430a      	orrs	r2, r1
 8007844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784a:	f003 0308 	and.w	r3, r3, #8
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00a      	beq.n	8007868 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	430a      	orrs	r2, r1
 8007866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800786c:	f003 0310 	and.w	r3, r3, #16
 8007870:	2b00      	cmp	r3, #0
 8007872:	d00a      	beq.n	800788a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	430a      	orrs	r2, r1
 8007888:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800788e:	f003 0320 	and.w	r3, r3, #32
 8007892:	2b00      	cmp	r3, #0
 8007894:	d00a      	beq.n	80078ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	430a      	orrs	r2, r1
 80078aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d01a      	beq.n	80078ee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	430a      	orrs	r2, r1
 80078cc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078d6:	d10a      	bne.n	80078ee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	430a      	orrs	r2, r1
 80078ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d00a      	beq.n	8007910 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	430a      	orrs	r2, r1
 800790e:	605a      	str	r2, [r3, #4]
  }
}
 8007910:	bf00      	nop
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b098      	sub	sp, #96	; 0x60
 8007920:	af02      	add	r7, sp, #8
 8007922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800792c:	f7fa fc3a 	bl	80021a4 <HAL_GetTick>
 8007930:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0308 	and.w	r3, r3, #8
 800793c:	2b08      	cmp	r3, #8
 800793e:	d12e      	bne.n	800799e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007940:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007948:	2200      	movs	r2, #0
 800794a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 f88c 	bl	8007a6c <UART_WaitOnFlagUntilTimeout>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d021      	beq.n	800799e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007960:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007962:	e853 3f00 	ldrex	r3, [r3]
 8007966:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800796a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800796e:	653b      	str	r3, [r7, #80]	; 0x50
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	461a      	mov	r2, r3
 8007976:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007978:	647b      	str	r3, [r7, #68]	; 0x44
 800797a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800797e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007980:	e841 2300 	strex	r3, r2, [r1]
 8007984:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007986:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007988:	2b00      	cmp	r3, #0
 800798a:	d1e6      	bne.n	800795a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2220      	movs	r2, #32
 8007990:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800799a:	2303      	movs	r3, #3
 800799c:	e062      	b.n	8007a64 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 0304 	and.w	r3, r3, #4
 80079a8:	2b04      	cmp	r3, #4
 80079aa:	d149      	bne.n	8007a40 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80079b0:	9300      	str	r3, [sp, #0]
 80079b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80079b4:	2200      	movs	r2, #0
 80079b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 f856 	bl	8007a6c <UART_WaitOnFlagUntilTimeout>
 80079c0:	4603      	mov	r3, r0
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d03c      	beq.n	8007a40 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ce:	e853 3f00 	ldrex	r3, [r3]
 80079d2:	623b      	str	r3, [r7, #32]
   return(result);
 80079d4:	6a3b      	ldr	r3, [r7, #32]
 80079d6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80079da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	461a      	mov	r2, r3
 80079e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079e4:	633b      	str	r3, [r7, #48]	; 0x30
 80079e6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079ec:	e841 2300 	strex	r3, r2, [r1]
 80079f0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d1e6      	bne.n	80079c6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	3308      	adds	r3, #8
 80079fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	e853 3f00 	ldrex	r3, [r3]
 8007a06:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	f023 0301 	bic.w	r3, r3, #1
 8007a0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	3308      	adds	r3, #8
 8007a16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a18:	61fa      	str	r2, [r7, #28]
 8007a1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a1c:	69b9      	ldr	r1, [r7, #24]
 8007a1e:	69fa      	ldr	r2, [r7, #28]
 8007a20:	e841 2300 	strex	r3, r2, [r1]
 8007a24:	617b      	str	r3, [r7, #20]
   return(result);
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d1e5      	bne.n	80079f8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2220      	movs	r2, #32
 8007a30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a3c:	2303      	movs	r3, #3
 8007a3e:	e011      	b.n	8007a64 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2220      	movs	r2, #32
 8007a44:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2220      	movs	r2, #32
 8007a4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3758      	adds	r7, #88	; 0x58
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	60f8      	str	r0, [r7, #12]
 8007a74:	60b9      	str	r1, [r7, #8]
 8007a76:	603b      	str	r3, [r7, #0]
 8007a78:	4613      	mov	r3, r2
 8007a7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a7c:	e049      	b.n	8007b12 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a84:	d045      	beq.n	8007b12 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a86:	f7fa fb8d 	bl	80021a4 <HAL_GetTick>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	1ad3      	subs	r3, r2, r3
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d302      	bcc.n	8007a9c <UART_WaitOnFlagUntilTimeout+0x30>
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d101      	bne.n	8007aa0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a9c:	2303      	movs	r3, #3
 8007a9e:	e048      	b.n	8007b32 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f003 0304 	and.w	r3, r3, #4
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d031      	beq.n	8007b12 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	69db      	ldr	r3, [r3, #28]
 8007ab4:	f003 0308 	and.w	r3, r3, #8
 8007ab8:	2b08      	cmp	r3, #8
 8007aba:	d110      	bne.n	8007ade <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2208      	movs	r2, #8
 8007ac2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007ac4:	68f8      	ldr	r0, [r7, #12]
 8007ac6:	f000 f8ff 	bl	8007cc8 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2208      	movs	r2, #8
 8007ace:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	e029      	b.n	8007b32 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	69db      	ldr	r3, [r3, #28]
 8007ae4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ae8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007aec:	d111      	bne.n	8007b12 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007af6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007af8:	68f8      	ldr	r0, [r7, #12]
 8007afa:	f000 f8e5 	bl	8007cc8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2220      	movs	r2, #32
 8007b02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007b0e:	2303      	movs	r3, #3
 8007b10:	e00f      	b.n	8007b32 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	69da      	ldr	r2, [r3, #28]
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	4013      	ands	r3, r2
 8007b1c:	68ba      	ldr	r2, [r7, #8]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	bf0c      	ite	eq
 8007b22:	2301      	moveq	r3, #1
 8007b24:	2300      	movne	r3, #0
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	461a      	mov	r2, r3
 8007b2a:	79fb      	ldrb	r3, [r7, #7]
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d0a6      	beq.n	8007a7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b30:	2300      	movs	r3, #0
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3710      	adds	r7, #16
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
	...

08007b3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b097      	sub	sp, #92	; 0x5c
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	4613      	mov	r3, r2
 8007b48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	68ba      	ldr	r2, [r7, #8]
 8007b4e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	88fa      	ldrh	r2, [r7, #6]
 8007b54:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	88fa      	ldrh	r2, [r7, #6]
 8007b5c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b6e:	d10e      	bne.n	8007b8e <UART_Start_Receive_IT+0x52>
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	691b      	ldr	r3, [r3, #16]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d105      	bne.n	8007b84 <UART_Start_Receive_IT+0x48>
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007b7e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007b82:	e02d      	b.n	8007be0 <UART_Start_Receive_IT+0xa4>
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	22ff      	movs	r2, #255	; 0xff
 8007b88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007b8c:	e028      	b.n	8007be0 <UART_Start_Receive_IT+0xa4>
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d10d      	bne.n	8007bb2 <UART_Start_Receive_IT+0x76>
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	691b      	ldr	r3, [r3, #16]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d104      	bne.n	8007ba8 <UART_Start_Receive_IT+0x6c>
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	22ff      	movs	r2, #255	; 0xff
 8007ba2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ba6:	e01b      	b.n	8007be0 <UART_Start_Receive_IT+0xa4>
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	227f      	movs	r2, #127	; 0x7f
 8007bac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007bb0:	e016      	b.n	8007be0 <UART_Start_Receive_IT+0xa4>
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007bba:	d10d      	bne.n	8007bd8 <UART_Start_Receive_IT+0x9c>
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	691b      	ldr	r3, [r3, #16]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d104      	bne.n	8007bce <UART_Start_Receive_IT+0x92>
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	227f      	movs	r2, #127	; 0x7f
 8007bc8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007bcc:	e008      	b.n	8007be0 <UART_Start_Receive_IT+0xa4>
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	223f      	movs	r2, #63	; 0x3f
 8007bd2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007bd6:	e003      	b.n	8007be0 <UART_Start_Receive_IT+0xa4>
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2200      	movs	r2, #0
 8007be4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2222      	movs	r2, #34	; 0x22
 8007bec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	3308      	adds	r3, #8
 8007bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bfa:	e853 3f00 	ldrex	r3, [r3]
 8007bfe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c02:	f043 0301 	orr.w	r3, r3, #1
 8007c06:	657b      	str	r3, [r7, #84]	; 0x54
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	3308      	adds	r3, #8
 8007c0e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007c10:	64ba      	str	r2, [r7, #72]	; 0x48
 8007c12:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c14:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007c16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c18:	e841 2300 	strex	r3, r2, [r1]
 8007c1c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007c1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d1e5      	bne.n	8007bf0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c2c:	d107      	bne.n	8007c3e <UART_Start_Receive_IT+0x102>
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	691b      	ldr	r3, [r3, #16]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d103      	bne.n	8007c3e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	4a21      	ldr	r2, [pc, #132]	; (8007cc0 <UART_Start_Receive_IT+0x184>)
 8007c3a:	669a      	str	r2, [r3, #104]	; 0x68
 8007c3c:	e002      	b.n	8007c44 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	4a20      	ldr	r2, [pc, #128]	; (8007cc4 <UART_Start_Receive_IT+0x188>)
 8007c42:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	691b      	ldr	r3, [r3, #16]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d019      	beq.n	8007c80 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c54:	e853 3f00 	ldrex	r3, [r3]
 8007c58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c5c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007c60:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	461a      	mov	r2, r3
 8007c68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c6a:	637b      	str	r3, [r7, #52]	; 0x34
 8007c6c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c6e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007c70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c72:	e841 2300 	strex	r3, r2, [r1]
 8007c76:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d1e6      	bne.n	8007c4c <UART_Start_Receive_IT+0x110>
 8007c7e:	e018      	b.n	8007cb2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	e853 3f00 	ldrex	r3, [r3]
 8007c8c:	613b      	str	r3, [r7, #16]
   return(result);
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	f043 0320 	orr.w	r3, r3, #32
 8007c94:	653b      	str	r3, [r7, #80]	; 0x50
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c9e:	623b      	str	r3, [r7, #32]
 8007ca0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca2:	69f9      	ldr	r1, [r7, #28]
 8007ca4:	6a3a      	ldr	r2, [r7, #32]
 8007ca6:	e841 2300 	strex	r3, r2, [r1]
 8007caa:	61bb      	str	r3, [r7, #24]
   return(result);
 8007cac:	69bb      	ldr	r3, [r7, #24]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d1e6      	bne.n	8007c80 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007cb2:	2300      	movs	r3, #0
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	375c      	adds	r7, #92	; 0x5c
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr
 8007cc0:	08007fb9 	.word	0x08007fb9
 8007cc4:	08007e11 	.word	0x08007e11

08007cc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b095      	sub	sp, #84	; 0x54
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cd8:	e853 3f00 	ldrex	r3, [r3]
 8007cdc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ce0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007ce4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	461a      	mov	r2, r3
 8007cec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cee:	643b      	str	r3, [r7, #64]	; 0x40
 8007cf0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cf2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007cf4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007cf6:	e841 2300 	strex	r3, r2, [r1]
 8007cfa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d1e6      	bne.n	8007cd0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	3308      	adds	r3, #8
 8007d08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d0a:	6a3b      	ldr	r3, [r7, #32]
 8007d0c:	e853 3f00 	ldrex	r3, [r3]
 8007d10:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	f023 0301 	bic.w	r3, r3, #1
 8007d18:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	3308      	adds	r3, #8
 8007d20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007d24:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007d28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d2a:	e841 2300 	strex	r3, r2, [r1]
 8007d2e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d1e5      	bne.n	8007d02 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d118      	bne.n	8007d70 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	e853 3f00 	ldrex	r3, [r3]
 8007d4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	f023 0310 	bic.w	r3, r3, #16
 8007d52:	647b      	str	r3, [r7, #68]	; 0x44
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	461a      	mov	r2, r3
 8007d5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d5c:	61bb      	str	r3, [r7, #24]
 8007d5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d60:	6979      	ldr	r1, [r7, #20]
 8007d62:	69ba      	ldr	r2, [r7, #24]
 8007d64:	e841 2300 	strex	r3, r2, [r1]
 8007d68:	613b      	str	r3, [r7, #16]
   return(result);
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d1e6      	bne.n	8007d3e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2220      	movs	r2, #32
 8007d74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2200      	movs	r2, #0
 8007d82:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007d84:	bf00      	nop
 8007d86:	3754      	adds	r7, #84	; 0x54
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr

08007d90 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007dae:	68f8      	ldr	r0, [r7, #12]
 8007db0:	f7ff fbc6 	bl	8007540 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007db4:	bf00      	nop
 8007db6:	3710      	adds	r7, #16
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b088      	sub	sp, #32
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	e853 3f00 	ldrex	r3, [r3]
 8007dd0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007dd8:	61fb      	str	r3, [r7, #28]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	461a      	mov	r2, r3
 8007de0:	69fb      	ldr	r3, [r7, #28]
 8007de2:	61bb      	str	r3, [r7, #24]
 8007de4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de6:	6979      	ldr	r1, [r7, #20]
 8007de8:	69ba      	ldr	r2, [r7, #24]
 8007dea:	e841 2300 	strex	r3, r2, [r1]
 8007dee:	613b      	str	r3, [r7, #16]
   return(result);
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d1e6      	bne.n	8007dc4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2220      	movs	r2, #32
 8007dfa:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f7ff fb92 	bl	800752c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e08:	bf00      	nop
 8007e0a:	3720      	adds	r7, #32
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b09c      	sub	sp, #112	; 0x70
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007e1e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e28:	2b22      	cmp	r3, #34	; 0x22
 8007e2a:	f040 80b9 	bne.w	8007fa0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007e34:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007e38:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007e3c:	b2d9      	uxtb	r1, r3
 8007e3e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007e42:	b2da      	uxtb	r2, r3
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e48:	400a      	ands	r2, r1
 8007e4a:	b2d2      	uxtb	r2, r2
 8007e4c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e52:	1c5a      	adds	r2, r3, #1
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	3b01      	subs	r3, #1
 8007e62:	b29a      	uxth	r2, r3
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	f040 809c 	bne.w	8007fb0 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e80:	e853 3f00 	ldrex	r3, [r3]
 8007e84:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007e86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e8c:	66bb      	str	r3, [r7, #104]	; 0x68
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	461a      	mov	r2, r3
 8007e94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007e96:	65bb      	str	r3, [r7, #88]	; 0x58
 8007e98:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e9a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007e9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007e9e:	e841 2300 	strex	r3, r2, [r1]
 8007ea2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007ea4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d1e6      	bne.n	8007e78 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	3308      	adds	r3, #8
 8007eb0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eb4:	e853 3f00 	ldrex	r3, [r3]
 8007eb8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ebc:	f023 0301 	bic.w	r3, r3, #1
 8007ec0:	667b      	str	r3, [r7, #100]	; 0x64
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	3308      	adds	r3, #8
 8007ec8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007eca:	647a      	str	r2, [r7, #68]	; 0x44
 8007ecc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ece:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ed0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ed2:	e841 2300 	strex	r3, r2, [r1]
 8007ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007ed8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d1e5      	bne.n	8007eaa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2220      	movs	r2, #32
 8007ee2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d018      	beq.n	8007f32 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f08:	e853 3f00 	ldrex	r3, [r3]
 8007f0c:	623b      	str	r3, [r7, #32]
   return(result);
 8007f0e:	6a3b      	ldr	r3, [r7, #32]
 8007f10:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007f14:	663b      	str	r3, [r7, #96]	; 0x60
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007f1e:	633b      	str	r3, [r7, #48]	; 0x30
 8007f20:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007f24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f26:	e841 2300 	strex	r3, r2, [r1]
 8007f2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d1e6      	bne.n	8007f00 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d12e      	bne.n	8007f98 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	e853 3f00 	ldrex	r3, [r3]
 8007f4c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f023 0310 	bic.w	r3, r3, #16
 8007f54:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007f5e:	61fb      	str	r3, [r7, #28]
 8007f60:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f62:	69b9      	ldr	r1, [r7, #24]
 8007f64:	69fa      	ldr	r2, [r7, #28]
 8007f66:	e841 2300 	strex	r3, r2, [r1]
 8007f6a:	617b      	str	r3, [r7, #20]
   return(result);
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d1e6      	bne.n	8007f40 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	69db      	ldr	r3, [r3, #28]
 8007f78:	f003 0310 	and.w	r3, r3, #16
 8007f7c:	2b10      	cmp	r3, #16
 8007f7e:	d103      	bne.n	8007f88 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	2210      	movs	r2, #16
 8007f86:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007f8e:	4619      	mov	r1, r3
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f7ff fadf 	bl	8007554 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f96:	e00b      	b.n	8007fb0 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f7f9 f9b3 	bl	8001304 <HAL_UART_RxCpltCallback>
}
 8007f9e:	e007      	b.n	8007fb0 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	699a      	ldr	r2, [r3, #24]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f042 0208 	orr.w	r2, r2, #8
 8007fae:	619a      	str	r2, [r3, #24]
}
 8007fb0:	bf00      	nop
 8007fb2:	3770      	adds	r7, #112	; 0x70
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b09c      	sub	sp, #112	; 0x70
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007fc6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007fd0:	2b22      	cmp	r3, #34	; 0x22
 8007fd2:	f040 80b9 	bne.w	8008148 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007fdc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fe4:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007fe6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8007fea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007fee:	4013      	ands	r3, r2
 8007ff0:	b29a      	uxth	r2, r3
 8007ff2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007ff4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ffa:	1c9a      	adds	r2, r3, #2
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008006:	b29b      	uxth	r3, r3
 8008008:	3b01      	subs	r3, #1
 800800a:	b29a      	uxth	r2, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008018:	b29b      	uxth	r3, r3
 800801a:	2b00      	cmp	r3, #0
 800801c:	f040 809c 	bne.w	8008158 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008026:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008028:	e853 3f00 	ldrex	r3, [r3]
 800802c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800802e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008030:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008034:	667b      	str	r3, [r7, #100]	; 0x64
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	461a      	mov	r2, r3
 800803c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800803e:	657b      	str	r3, [r7, #84]	; 0x54
 8008040:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008042:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008044:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008046:	e841 2300 	strex	r3, r2, [r1]
 800804a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800804c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1e6      	bne.n	8008020 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	3308      	adds	r3, #8
 8008058:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800805c:	e853 3f00 	ldrex	r3, [r3]
 8008060:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008064:	f023 0301 	bic.w	r3, r3, #1
 8008068:	663b      	str	r3, [r7, #96]	; 0x60
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	3308      	adds	r3, #8
 8008070:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008072:	643a      	str	r2, [r7, #64]	; 0x40
 8008074:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008076:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008078:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800807a:	e841 2300 	strex	r3, r2, [r1]
 800807e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1e5      	bne.n	8008052 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2220      	movs	r2, #32
 800808a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2200      	movs	r2, #0
 8008098:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d018      	beq.n	80080da <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ae:	6a3b      	ldr	r3, [r7, #32]
 80080b0:	e853 3f00 	ldrex	r3, [r3]
 80080b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80080b6:	69fb      	ldr	r3, [r7, #28]
 80080b8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80080bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	461a      	mov	r2, r3
 80080c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080c8:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80080cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80080ce:	e841 2300 	strex	r3, r2, [r1]
 80080d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1e6      	bne.n	80080a8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d12e      	bne.n	8008140 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	e853 3f00 	ldrex	r3, [r3]
 80080f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	f023 0310 	bic.w	r3, r3, #16
 80080fc:	65bb      	str	r3, [r7, #88]	; 0x58
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	461a      	mov	r2, r3
 8008104:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008106:	61bb      	str	r3, [r7, #24]
 8008108:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810a:	6979      	ldr	r1, [r7, #20]
 800810c:	69ba      	ldr	r2, [r7, #24]
 800810e:	e841 2300 	strex	r3, r2, [r1]
 8008112:	613b      	str	r3, [r7, #16]
   return(result);
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d1e6      	bne.n	80080e8 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	69db      	ldr	r3, [r3, #28]
 8008120:	f003 0310 	and.w	r3, r3, #16
 8008124:	2b10      	cmp	r3, #16
 8008126:	d103      	bne.n	8008130 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2210      	movs	r2, #16
 800812e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008136:	4619      	mov	r1, r3
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f7ff fa0b 	bl	8007554 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800813e:	e00b      	b.n	8008158 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7f9 f8df 	bl	8001304 <HAL_UART_RxCpltCallback>
}
 8008146:	e007      	b.n	8008158 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	699a      	ldr	r2, [r3, #24]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f042 0208 	orr.w	r2, r2, #8
 8008156:	619a      	str	r2, [r3, #24]
}
 8008158:	bf00      	nop
 800815a:	3770      	adds	r7, #112	; 0x70
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008160:	b480      	push	{r7}
 8008162:	b083      	sub	sp, #12
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008168:	bf00      	nop
 800816a:	370c      	adds	r7, #12
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <atoi>:
 8008174:	220a      	movs	r2, #10
 8008176:	2100      	movs	r1, #0
 8008178:	f000 b882 	b.w	8008280 <strtol>

0800817c <_strtol_l.constprop.0>:
 800817c:	2b01      	cmp	r3, #1
 800817e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008182:	d001      	beq.n	8008188 <_strtol_l.constprop.0+0xc>
 8008184:	2b24      	cmp	r3, #36	; 0x24
 8008186:	d906      	bls.n	8008196 <_strtol_l.constprop.0+0x1a>
 8008188:	f001 f8c6 	bl	8009318 <__errno>
 800818c:	2316      	movs	r3, #22
 800818e:	6003      	str	r3, [r0, #0]
 8008190:	2000      	movs	r0, #0
 8008192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008196:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800827c <_strtol_l.constprop.0+0x100>
 800819a:	460d      	mov	r5, r1
 800819c:	462e      	mov	r6, r5
 800819e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80081a2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80081a6:	f017 0708 	ands.w	r7, r7, #8
 80081aa:	d1f7      	bne.n	800819c <_strtol_l.constprop.0+0x20>
 80081ac:	2c2d      	cmp	r4, #45	; 0x2d
 80081ae:	d132      	bne.n	8008216 <_strtol_l.constprop.0+0x9a>
 80081b0:	782c      	ldrb	r4, [r5, #0]
 80081b2:	2701      	movs	r7, #1
 80081b4:	1cb5      	adds	r5, r6, #2
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d05b      	beq.n	8008272 <_strtol_l.constprop.0+0xf6>
 80081ba:	2b10      	cmp	r3, #16
 80081bc:	d109      	bne.n	80081d2 <_strtol_l.constprop.0+0x56>
 80081be:	2c30      	cmp	r4, #48	; 0x30
 80081c0:	d107      	bne.n	80081d2 <_strtol_l.constprop.0+0x56>
 80081c2:	782c      	ldrb	r4, [r5, #0]
 80081c4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80081c8:	2c58      	cmp	r4, #88	; 0x58
 80081ca:	d14d      	bne.n	8008268 <_strtol_l.constprop.0+0xec>
 80081cc:	786c      	ldrb	r4, [r5, #1]
 80081ce:	2310      	movs	r3, #16
 80081d0:	3502      	adds	r5, #2
 80081d2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80081d6:	f108 38ff 	add.w	r8, r8, #4294967295
 80081da:	f04f 0e00 	mov.w	lr, #0
 80081de:	fbb8 f9f3 	udiv	r9, r8, r3
 80081e2:	4676      	mov	r6, lr
 80081e4:	fb03 8a19 	mls	sl, r3, r9, r8
 80081e8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80081ec:	f1bc 0f09 	cmp.w	ip, #9
 80081f0:	d816      	bhi.n	8008220 <_strtol_l.constprop.0+0xa4>
 80081f2:	4664      	mov	r4, ip
 80081f4:	42a3      	cmp	r3, r4
 80081f6:	dd24      	ble.n	8008242 <_strtol_l.constprop.0+0xc6>
 80081f8:	f1be 3fff 	cmp.w	lr, #4294967295
 80081fc:	d008      	beq.n	8008210 <_strtol_l.constprop.0+0x94>
 80081fe:	45b1      	cmp	r9, r6
 8008200:	d31c      	bcc.n	800823c <_strtol_l.constprop.0+0xc0>
 8008202:	d101      	bne.n	8008208 <_strtol_l.constprop.0+0x8c>
 8008204:	45a2      	cmp	sl, r4
 8008206:	db19      	blt.n	800823c <_strtol_l.constprop.0+0xc0>
 8008208:	fb06 4603 	mla	r6, r6, r3, r4
 800820c:	f04f 0e01 	mov.w	lr, #1
 8008210:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008214:	e7e8      	b.n	80081e8 <_strtol_l.constprop.0+0x6c>
 8008216:	2c2b      	cmp	r4, #43	; 0x2b
 8008218:	bf04      	itt	eq
 800821a:	782c      	ldrbeq	r4, [r5, #0]
 800821c:	1cb5      	addeq	r5, r6, #2
 800821e:	e7ca      	b.n	80081b6 <_strtol_l.constprop.0+0x3a>
 8008220:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008224:	f1bc 0f19 	cmp.w	ip, #25
 8008228:	d801      	bhi.n	800822e <_strtol_l.constprop.0+0xb2>
 800822a:	3c37      	subs	r4, #55	; 0x37
 800822c:	e7e2      	b.n	80081f4 <_strtol_l.constprop.0+0x78>
 800822e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008232:	f1bc 0f19 	cmp.w	ip, #25
 8008236:	d804      	bhi.n	8008242 <_strtol_l.constprop.0+0xc6>
 8008238:	3c57      	subs	r4, #87	; 0x57
 800823a:	e7db      	b.n	80081f4 <_strtol_l.constprop.0+0x78>
 800823c:	f04f 3eff 	mov.w	lr, #4294967295
 8008240:	e7e6      	b.n	8008210 <_strtol_l.constprop.0+0x94>
 8008242:	f1be 3fff 	cmp.w	lr, #4294967295
 8008246:	d105      	bne.n	8008254 <_strtol_l.constprop.0+0xd8>
 8008248:	2322      	movs	r3, #34	; 0x22
 800824a:	6003      	str	r3, [r0, #0]
 800824c:	4646      	mov	r6, r8
 800824e:	b942      	cbnz	r2, 8008262 <_strtol_l.constprop.0+0xe6>
 8008250:	4630      	mov	r0, r6
 8008252:	e79e      	b.n	8008192 <_strtol_l.constprop.0+0x16>
 8008254:	b107      	cbz	r7, 8008258 <_strtol_l.constprop.0+0xdc>
 8008256:	4276      	negs	r6, r6
 8008258:	2a00      	cmp	r2, #0
 800825a:	d0f9      	beq.n	8008250 <_strtol_l.constprop.0+0xd4>
 800825c:	f1be 0f00 	cmp.w	lr, #0
 8008260:	d000      	beq.n	8008264 <_strtol_l.constprop.0+0xe8>
 8008262:	1e69      	subs	r1, r5, #1
 8008264:	6011      	str	r1, [r2, #0]
 8008266:	e7f3      	b.n	8008250 <_strtol_l.constprop.0+0xd4>
 8008268:	2430      	movs	r4, #48	; 0x30
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1b1      	bne.n	80081d2 <_strtol_l.constprop.0+0x56>
 800826e:	2308      	movs	r3, #8
 8008270:	e7af      	b.n	80081d2 <_strtol_l.constprop.0+0x56>
 8008272:	2c30      	cmp	r4, #48	; 0x30
 8008274:	d0a5      	beq.n	80081c2 <_strtol_l.constprop.0+0x46>
 8008276:	230a      	movs	r3, #10
 8008278:	e7ab      	b.n	80081d2 <_strtol_l.constprop.0+0x56>
 800827a:	bf00      	nop
 800827c:	0800b451 	.word	0x0800b451

08008280 <strtol>:
 8008280:	4613      	mov	r3, r2
 8008282:	460a      	mov	r2, r1
 8008284:	4601      	mov	r1, r0
 8008286:	4802      	ldr	r0, [pc, #8]	; (8008290 <strtol+0x10>)
 8008288:	6800      	ldr	r0, [r0, #0]
 800828a:	f7ff bf77 	b.w	800817c <_strtol_l.constprop.0>
 800828e:	bf00      	nop
 8008290:	200003c4 	.word	0x200003c4

08008294 <__cvt>:
 8008294:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008298:	ec55 4b10 	vmov	r4, r5, d0
 800829c:	2d00      	cmp	r5, #0
 800829e:	460e      	mov	r6, r1
 80082a0:	4619      	mov	r1, r3
 80082a2:	462b      	mov	r3, r5
 80082a4:	bfbb      	ittet	lt
 80082a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80082aa:	461d      	movlt	r5, r3
 80082ac:	2300      	movge	r3, #0
 80082ae:	232d      	movlt	r3, #45	; 0x2d
 80082b0:	700b      	strb	r3, [r1, #0]
 80082b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80082b8:	4691      	mov	r9, r2
 80082ba:	f023 0820 	bic.w	r8, r3, #32
 80082be:	bfbc      	itt	lt
 80082c0:	4622      	movlt	r2, r4
 80082c2:	4614      	movlt	r4, r2
 80082c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80082c8:	d005      	beq.n	80082d6 <__cvt+0x42>
 80082ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80082ce:	d100      	bne.n	80082d2 <__cvt+0x3e>
 80082d0:	3601      	adds	r6, #1
 80082d2:	2102      	movs	r1, #2
 80082d4:	e000      	b.n	80082d8 <__cvt+0x44>
 80082d6:	2103      	movs	r1, #3
 80082d8:	ab03      	add	r3, sp, #12
 80082da:	9301      	str	r3, [sp, #4]
 80082dc:	ab02      	add	r3, sp, #8
 80082de:	9300      	str	r3, [sp, #0]
 80082e0:	ec45 4b10 	vmov	d0, r4, r5
 80082e4:	4653      	mov	r3, sl
 80082e6:	4632      	mov	r2, r6
 80082e8:	f001 f8ce 	bl	8009488 <_dtoa_r>
 80082ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80082f0:	4607      	mov	r7, r0
 80082f2:	d102      	bne.n	80082fa <__cvt+0x66>
 80082f4:	f019 0f01 	tst.w	r9, #1
 80082f8:	d022      	beq.n	8008340 <__cvt+0xac>
 80082fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80082fe:	eb07 0906 	add.w	r9, r7, r6
 8008302:	d110      	bne.n	8008326 <__cvt+0x92>
 8008304:	783b      	ldrb	r3, [r7, #0]
 8008306:	2b30      	cmp	r3, #48	; 0x30
 8008308:	d10a      	bne.n	8008320 <__cvt+0x8c>
 800830a:	2200      	movs	r2, #0
 800830c:	2300      	movs	r3, #0
 800830e:	4620      	mov	r0, r4
 8008310:	4629      	mov	r1, r5
 8008312:	f7f8 fbe9 	bl	8000ae8 <__aeabi_dcmpeq>
 8008316:	b918      	cbnz	r0, 8008320 <__cvt+0x8c>
 8008318:	f1c6 0601 	rsb	r6, r6, #1
 800831c:	f8ca 6000 	str.w	r6, [sl]
 8008320:	f8da 3000 	ldr.w	r3, [sl]
 8008324:	4499      	add	r9, r3
 8008326:	2200      	movs	r2, #0
 8008328:	2300      	movs	r3, #0
 800832a:	4620      	mov	r0, r4
 800832c:	4629      	mov	r1, r5
 800832e:	f7f8 fbdb 	bl	8000ae8 <__aeabi_dcmpeq>
 8008332:	b108      	cbz	r0, 8008338 <__cvt+0xa4>
 8008334:	f8cd 900c 	str.w	r9, [sp, #12]
 8008338:	2230      	movs	r2, #48	; 0x30
 800833a:	9b03      	ldr	r3, [sp, #12]
 800833c:	454b      	cmp	r3, r9
 800833e:	d307      	bcc.n	8008350 <__cvt+0xbc>
 8008340:	9b03      	ldr	r3, [sp, #12]
 8008342:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008344:	1bdb      	subs	r3, r3, r7
 8008346:	4638      	mov	r0, r7
 8008348:	6013      	str	r3, [r2, #0]
 800834a:	b004      	add	sp, #16
 800834c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008350:	1c59      	adds	r1, r3, #1
 8008352:	9103      	str	r1, [sp, #12]
 8008354:	701a      	strb	r2, [r3, #0]
 8008356:	e7f0      	b.n	800833a <__cvt+0xa6>

08008358 <__exponent>:
 8008358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800835a:	4603      	mov	r3, r0
 800835c:	2900      	cmp	r1, #0
 800835e:	bfb8      	it	lt
 8008360:	4249      	neglt	r1, r1
 8008362:	f803 2b02 	strb.w	r2, [r3], #2
 8008366:	bfb4      	ite	lt
 8008368:	222d      	movlt	r2, #45	; 0x2d
 800836a:	222b      	movge	r2, #43	; 0x2b
 800836c:	2909      	cmp	r1, #9
 800836e:	7042      	strb	r2, [r0, #1]
 8008370:	dd2a      	ble.n	80083c8 <__exponent+0x70>
 8008372:	f10d 0207 	add.w	r2, sp, #7
 8008376:	4617      	mov	r7, r2
 8008378:	260a      	movs	r6, #10
 800837a:	4694      	mov	ip, r2
 800837c:	fb91 f5f6 	sdiv	r5, r1, r6
 8008380:	fb06 1415 	mls	r4, r6, r5, r1
 8008384:	3430      	adds	r4, #48	; 0x30
 8008386:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800838a:	460c      	mov	r4, r1
 800838c:	2c63      	cmp	r4, #99	; 0x63
 800838e:	f102 32ff 	add.w	r2, r2, #4294967295
 8008392:	4629      	mov	r1, r5
 8008394:	dcf1      	bgt.n	800837a <__exponent+0x22>
 8008396:	3130      	adds	r1, #48	; 0x30
 8008398:	f1ac 0402 	sub.w	r4, ip, #2
 800839c:	f802 1c01 	strb.w	r1, [r2, #-1]
 80083a0:	1c41      	adds	r1, r0, #1
 80083a2:	4622      	mov	r2, r4
 80083a4:	42ba      	cmp	r2, r7
 80083a6:	d30a      	bcc.n	80083be <__exponent+0x66>
 80083a8:	f10d 0209 	add.w	r2, sp, #9
 80083ac:	eba2 020c 	sub.w	r2, r2, ip
 80083b0:	42bc      	cmp	r4, r7
 80083b2:	bf88      	it	hi
 80083b4:	2200      	movhi	r2, #0
 80083b6:	4413      	add	r3, r2
 80083b8:	1a18      	subs	r0, r3, r0
 80083ba:	b003      	add	sp, #12
 80083bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083be:	f812 5b01 	ldrb.w	r5, [r2], #1
 80083c2:	f801 5f01 	strb.w	r5, [r1, #1]!
 80083c6:	e7ed      	b.n	80083a4 <__exponent+0x4c>
 80083c8:	2330      	movs	r3, #48	; 0x30
 80083ca:	3130      	adds	r1, #48	; 0x30
 80083cc:	7083      	strb	r3, [r0, #2]
 80083ce:	70c1      	strb	r1, [r0, #3]
 80083d0:	1d03      	adds	r3, r0, #4
 80083d2:	e7f1      	b.n	80083b8 <__exponent+0x60>

080083d4 <_printf_float>:
 80083d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d8:	ed2d 8b02 	vpush	{d8}
 80083dc:	b08d      	sub	sp, #52	; 0x34
 80083de:	460c      	mov	r4, r1
 80083e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80083e4:	4616      	mov	r6, r2
 80083e6:	461f      	mov	r7, r3
 80083e8:	4605      	mov	r5, r0
 80083ea:	f000 ff4b 	bl	8009284 <_localeconv_r>
 80083ee:	f8d0 a000 	ldr.w	sl, [r0]
 80083f2:	4650      	mov	r0, sl
 80083f4:	f7f7 ff4c 	bl	8000290 <strlen>
 80083f8:	2300      	movs	r3, #0
 80083fa:	930a      	str	r3, [sp, #40]	; 0x28
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	9305      	str	r3, [sp, #20]
 8008400:	f8d8 3000 	ldr.w	r3, [r8]
 8008404:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008408:	3307      	adds	r3, #7
 800840a:	f023 0307 	bic.w	r3, r3, #7
 800840e:	f103 0208 	add.w	r2, r3, #8
 8008412:	f8c8 2000 	str.w	r2, [r8]
 8008416:	e9d3 8900 	ldrd	r8, r9, [r3]
 800841a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800841e:	9307      	str	r3, [sp, #28]
 8008420:	f8cd 8018 	str.w	r8, [sp, #24]
 8008424:	ee08 0a10 	vmov	s16, r0
 8008428:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800842c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008430:	4b9e      	ldr	r3, [pc, #632]	; (80086ac <_printf_float+0x2d8>)
 8008432:	f04f 32ff 	mov.w	r2, #4294967295
 8008436:	f7f8 fb89 	bl	8000b4c <__aeabi_dcmpun>
 800843a:	bb88      	cbnz	r0, 80084a0 <_printf_float+0xcc>
 800843c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008440:	4b9a      	ldr	r3, [pc, #616]	; (80086ac <_printf_float+0x2d8>)
 8008442:	f04f 32ff 	mov.w	r2, #4294967295
 8008446:	f7f8 fb63 	bl	8000b10 <__aeabi_dcmple>
 800844a:	bb48      	cbnz	r0, 80084a0 <_printf_float+0xcc>
 800844c:	2200      	movs	r2, #0
 800844e:	2300      	movs	r3, #0
 8008450:	4640      	mov	r0, r8
 8008452:	4649      	mov	r1, r9
 8008454:	f7f8 fb52 	bl	8000afc <__aeabi_dcmplt>
 8008458:	b110      	cbz	r0, 8008460 <_printf_float+0x8c>
 800845a:	232d      	movs	r3, #45	; 0x2d
 800845c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008460:	4a93      	ldr	r2, [pc, #588]	; (80086b0 <_printf_float+0x2dc>)
 8008462:	4b94      	ldr	r3, [pc, #592]	; (80086b4 <_printf_float+0x2e0>)
 8008464:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008468:	bf94      	ite	ls
 800846a:	4690      	movls	r8, r2
 800846c:	4698      	movhi	r8, r3
 800846e:	2303      	movs	r3, #3
 8008470:	6123      	str	r3, [r4, #16]
 8008472:	9b05      	ldr	r3, [sp, #20]
 8008474:	f023 0304 	bic.w	r3, r3, #4
 8008478:	6023      	str	r3, [r4, #0]
 800847a:	f04f 0900 	mov.w	r9, #0
 800847e:	9700      	str	r7, [sp, #0]
 8008480:	4633      	mov	r3, r6
 8008482:	aa0b      	add	r2, sp, #44	; 0x2c
 8008484:	4621      	mov	r1, r4
 8008486:	4628      	mov	r0, r5
 8008488:	f000 f9da 	bl	8008840 <_printf_common>
 800848c:	3001      	adds	r0, #1
 800848e:	f040 8090 	bne.w	80085b2 <_printf_float+0x1de>
 8008492:	f04f 30ff 	mov.w	r0, #4294967295
 8008496:	b00d      	add	sp, #52	; 0x34
 8008498:	ecbd 8b02 	vpop	{d8}
 800849c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a0:	4642      	mov	r2, r8
 80084a2:	464b      	mov	r3, r9
 80084a4:	4640      	mov	r0, r8
 80084a6:	4649      	mov	r1, r9
 80084a8:	f7f8 fb50 	bl	8000b4c <__aeabi_dcmpun>
 80084ac:	b140      	cbz	r0, 80084c0 <_printf_float+0xec>
 80084ae:	464b      	mov	r3, r9
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	bfbc      	itt	lt
 80084b4:	232d      	movlt	r3, #45	; 0x2d
 80084b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80084ba:	4a7f      	ldr	r2, [pc, #508]	; (80086b8 <_printf_float+0x2e4>)
 80084bc:	4b7f      	ldr	r3, [pc, #508]	; (80086bc <_printf_float+0x2e8>)
 80084be:	e7d1      	b.n	8008464 <_printf_float+0x90>
 80084c0:	6863      	ldr	r3, [r4, #4]
 80084c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80084c6:	9206      	str	r2, [sp, #24]
 80084c8:	1c5a      	adds	r2, r3, #1
 80084ca:	d13f      	bne.n	800854c <_printf_float+0x178>
 80084cc:	2306      	movs	r3, #6
 80084ce:	6063      	str	r3, [r4, #4]
 80084d0:	9b05      	ldr	r3, [sp, #20]
 80084d2:	6861      	ldr	r1, [r4, #4]
 80084d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80084d8:	2300      	movs	r3, #0
 80084da:	9303      	str	r3, [sp, #12]
 80084dc:	ab0a      	add	r3, sp, #40	; 0x28
 80084de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80084e2:	ab09      	add	r3, sp, #36	; 0x24
 80084e4:	ec49 8b10 	vmov	d0, r8, r9
 80084e8:	9300      	str	r3, [sp, #0]
 80084ea:	6022      	str	r2, [r4, #0]
 80084ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80084f0:	4628      	mov	r0, r5
 80084f2:	f7ff fecf 	bl	8008294 <__cvt>
 80084f6:	9b06      	ldr	r3, [sp, #24]
 80084f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80084fa:	2b47      	cmp	r3, #71	; 0x47
 80084fc:	4680      	mov	r8, r0
 80084fe:	d108      	bne.n	8008512 <_printf_float+0x13e>
 8008500:	1cc8      	adds	r0, r1, #3
 8008502:	db02      	blt.n	800850a <_printf_float+0x136>
 8008504:	6863      	ldr	r3, [r4, #4]
 8008506:	4299      	cmp	r1, r3
 8008508:	dd41      	ble.n	800858e <_printf_float+0x1ba>
 800850a:	f1ab 0302 	sub.w	r3, fp, #2
 800850e:	fa5f fb83 	uxtb.w	fp, r3
 8008512:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008516:	d820      	bhi.n	800855a <_printf_float+0x186>
 8008518:	3901      	subs	r1, #1
 800851a:	465a      	mov	r2, fp
 800851c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008520:	9109      	str	r1, [sp, #36]	; 0x24
 8008522:	f7ff ff19 	bl	8008358 <__exponent>
 8008526:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008528:	1813      	adds	r3, r2, r0
 800852a:	2a01      	cmp	r2, #1
 800852c:	4681      	mov	r9, r0
 800852e:	6123      	str	r3, [r4, #16]
 8008530:	dc02      	bgt.n	8008538 <_printf_float+0x164>
 8008532:	6822      	ldr	r2, [r4, #0]
 8008534:	07d2      	lsls	r2, r2, #31
 8008536:	d501      	bpl.n	800853c <_printf_float+0x168>
 8008538:	3301      	adds	r3, #1
 800853a:	6123      	str	r3, [r4, #16]
 800853c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008540:	2b00      	cmp	r3, #0
 8008542:	d09c      	beq.n	800847e <_printf_float+0xaa>
 8008544:	232d      	movs	r3, #45	; 0x2d
 8008546:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800854a:	e798      	b.n	800847e <_printf_float+0xaa>
 800854c:	9a06      	ldr	r2, [sp, #24]
 800854e:	2a47      	cmp	r2, #71	; 0x47
 8008550:	d1be      	bne.n	80084d0 <_printf_float+0xfc>
 8008552:	2b00      	cmp	r3, #0
 8008554:	d1bc      	bne.n	80084d0 <_printf_float+0xfc>
 8008556:	2301      	movs	r3, #1
 8008558:	e7b9      	b.n	80084ce <_printf_float+0xfa>
 800855a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800855e:	d118      	bne.n	8008592 <_printf_float+0x1be>
 8008560:	2900      	cmp	r1, #0
 8008562:	6863      	ldr	r3, [r4, #4]
 8008564:	dd0b      	ble.n	800857e <_printf_float+0x1aa>
 8008566:	6121      	str	r1, [r4, #16]
 8008568:	b913      	cbnz	r3, 8008570 <_printf_float+0x19c>
 800856a:	6822      	ldr	r2, [r4, #0]
 800856c:	07d0      	lsls	r0, r2, #31
 800856e:	d502      	bpl.n	8008576 <_printf_float+0x1a2>
 8008570:	3301      	adds	r3, #1
 8008572:	440b      	add	r3, r1
 8008574:	6123      	str	r3, [r4, #16]
 8008576:	65a1      	str	r1, [r4, #88]	; 0x58
 8008578:	f04f 0900 	mov.w	r9, #0
 800857c:	e7de      	b.n	800853c <_printf_float+0x168>
 800857e:	b913      	cbnz	r3, 8008586 <_printf_float+0x1b2>
 8008580:	6822      	ldr	r2, [r4, #0]
 8008582:	07d2      	lsls	r2, r2, #31
 8008584:	d501      	bpl.n	800858a <_printf_float+0x1b6>
 8008586:	3302      	adds	r3, #2
 8008588:	e7f4      	b.n	8008574 <_printf_float+0x1a0>
 800858a:	2301      	movs	r3, #1
 800858c:	e7f2      	b.n	8008574 <_printf_float+0x1a0>
 800858e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008594:	4299      	cmp	r1, r3
 8008596:	db05      	blt.n	80085a4 <_printf_float+0x1d0>
 8008598:	6823      	ldr	r3, [r4, #0]
 800859a:	6121      	str	r1, [r4, #16]
 800859c:	07d8      	lsls	r0, r3, #31
 800859e:	d5ea      	bpl.n	8008576 <_printf_float+0x1a2>
 80085a0:	1c4b      	adds	r3, r1, #1
 80085a2:	e7e7      	b.n	8008574 <_printf_float+0x1a0>
 80085a4:	2900      	cmp	r1, #0
 80085a6:	bfd4      	ite	le
 80085a8:	f1c1 0202 	rsble	r2, r1, #2
 80085ac:	2201      	movgt	r2, #1
 80085ae:	4413      	add	r3, r2
 80085b0:	e7e0      	b.n	8008574 <_printf_float+0x1a0>
 80085b2:	6823      	ldr	r3, [r4, #0]
 80085b4:	055a      	lsls	r2, r3, #21
 80085b6:	d407      	bmi.n	80085c8 <_printf_float+0x1f4>
 80085b8:	6923      	ldr	r3, [r4, #16]
 80085ba:	4642      	mov	r2, r8
 80085bc:	4631      	mov	r1, r6
 80085be:	4628      	mov	r0, r5
 80085c0:	47b8      	blx	r7
 80085c2:	3001      	adds	r0, #1
 80085c4:	d12c      	bne.n	8008620 <_printf_float+0x24c>
 80085c6:	e764      	b.n	8008492 <_printf_float+0xbe>
 80085c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80085cc:	f240 80e0 	bls.w	8008790 <_printf_float+0x3bc>
 80085d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085d4:	2200      	movs	r2, #0
 80085d6:	2300      	movs	r3, #0
 80085d8:	f7f8 fa86 	bl	8000ae8 <__aeabi_dcmpeq>
 80085dc:	2800      	cmp	r0, #0
 80085de:	d034      	beq.n	800864a <_printf_float+0x276>
 80085e0:	4a37      	ldr	r2, [pc, #220]	; (80086c0 <_printf_float+0x2ec>)
 80085e2:	2301      	movs	r3, #1
 80085e4:	4631      	mov	r1, r6
 80085e6:	4628      	mov	r0, r5
 80085e8:	47b8      	blx	r7
 80085ea:	3001      	adds	r0, #1
 80085ec:	f43f af51 	beq.w	8008492 <_printf_float+0xbe>
 80085f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80085f4:	429a      	cmp	r2, r3
 80085f6:	db02      	blt.n	80085fe <_printf_float+0x22a>
 80085f8:	6823      	ldr	r3, [r4, #0]
 80085fa:	07d8      	lsls	r0, r3, #31
 80085fc:	d510      	bpl.n	8008620 <_printf_float+0x24c>
 80085fe:	ee18 3a10 	vmov	r3, s16
 8008602:	4652      	mov	r2, sl
 8008604:	4631      	mov	r1, r6
 8008606:	4628      	mov	r0, r5
 8008608:	47b8      	blx	r7
 800860a:	3001      	adds	r0, #1
 800860c:	f43f af41 	beq.w	8008492 <_printf_float+0xbe>
 8008610:	f04f 0800 	mov.w	r8, #0
 8008614:	f104 091a 	add.w	r9, r4, #26
 8008618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800861a:	3b01      	subs	r3, #1
 800861c:	4543      	cmp	r3, r8
 800861e:	dc09      	bgt.n	8008634 <_printf_float+0x260>
 8008620:	6823      	ldr	r3, [r4, #0]
 8008622:	079b      	lsls	r3, r3, #30
 8008624:	f100 8107 	bmi.w	8008836 <_printf_float+0x462>
 8008628:	68e0      	ldr	r0, [r4, #12]
 800862a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800862c:	4298      	cmp	r0, r3
 800862e:	bfb8      	it	lt
 8008630:	4618      	movlt	r0, r3
 8008632:	e730      	b.n	8008496 <_printf_float+0xc2>
 8008634:	2301      	movs	r3, #1
 8008636:	464a      	mov	r2, r9
 8008638:	4631      	mov	r1, r6
 800863a:	4628      	mov	r0, r5
 800863c:	47b8      	blx	r7
 800863e:	3001      	adds	r0, #1
 8008640:	f43f af27 	beq.w	8008492 <_printf_float+0xbe>
 8008644:	f108 0801 	add.w	r8, r8, #1
 8008648:	e7e6      	b.n	8008618 <_printf_float+0x244>
 800864a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800864c:	2b00      	cmp	r3, #0
 800864e:	dc39      	bgt.n	80086c4 <_printf_float+0x2f0>
 8008650:	4a1b      	ldr	r2, [pc, #108]	; (80086c0 <_printf_float+0x2ec>)
 8008652:	2301      	movs	r3, #1
 8008654:	4631      	mov	r1, r6
 8008656:	4628      	mov	r0, r5
 8008658:	47b8      	blx	r7
 800865a:	3001      	adds	r0, #1
 800865c:	f43f af19 	beq.w	8008492 <_printf_float+0xbe>
 8008660:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008664:	4313      	orrs	r3, r2
 8008666:	d102      	bne.n	800866e <_printf_float+0x29a>
 8008668:	6823      	ldr	r3, [r4, #0]
 800866a:	07d9      	lsls	r1, r3, #31
 800866c:	d5d8      	bpl.n	8008620 <_printf_float+0x24c>
 800866e:	ee18 3a10 	vmov	r3, s16
 8008672:	4652      	mov	r2, sl
 8008674:	4631      	mov	r1, r6
 8008676:	4628      	mov	r0, r5
 8008678:	47b8      	blx	r7
 800867a:	3001      	adds	r0, #1
 800867c:	f43f af09 	beq.w	8008492 <_printf_float+0xbe>
 8008680:	f04f 0900 	mov.w	r9, #0
 8008684:	f104 0a1a 	add.w	sl, r4, #26
 8008688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800868a:	425b      	negs	r3, r3
 800868c:	454b      	cmp	r3, r9
 800868e:	dc01      	bgt.n	8008694 <_printf_float+0x2c0>
 8008690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008692:	e792      	b.n	80085ba <_printf_float+0x1e6>
 8008694:	2301      	movs	r3, #1
 8008696:	4652      	mov	r2, sl
 8008698:	4631      	mov	r1, r6
 800869a:	4628      	mov	r0, r5
 800869c:	47b8      	blx	r7
 800869e:	3001      	adds	r0, #1
 80086a0:	f43f aef7 	beq.w	8008492 <_printf_float+0xbe>
 80086a4:	f109 0901 	add.w	r9, r9, #1
 80086a8:	e7ee      	b.n	8008688 <_printf_float+0x2b4>
 80086aa:	bf00      	nop
 80086ac:	7fefffff 	.word	0x7fefffff
 80086b0:	0800b551 	.word	0x0800b551
 80086b4:	0800b555 	.word	0x0800b555
 80086b8:	0800b559 	.word	0x0800b559
 80086bc:	0800b55d 	.word	0x0800b55d
 80086c0:	0800b561 	.word	0x0800b561
 80086c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80086c8:	429a      	cmp	r2, r3
 80086ca:	bfa8      	it	ge
 80086cc:	461a      	movge	r2, r3
 80086ce:	2a00      	cmp	r2, #0
 80086d0:	4691      	mov	r9, r2
 80086d2:	dc37      	bgt.n	8008744 <_printf_float+0x370>
 80086d4:	f04f 0b00 	mov.w	fp, #0
 80086d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086dc:	f104 021a 	add.w	r2, r4, #26
 80086e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80086e2:	9305      	str	r3, [sp, #20]
 80086e4:	eba3 0309 	sub.w	r3, r3, r9
 80086e8:	455b      	cmp	r3, fp
 80086ea:	dc33      	bgt.n	8008754 <_printf_float+0x380>
 80086ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086f0:	429a      	cmp	r2, r3
 80086f2:	db3b      	blt.n	800876c <_printf_float+0x398>
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	07da      	lsls	r2, r3, #31
 80086f8:	d438      	bmi.n	800876c <_printf_float+0x398>
 80086fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80086fe:	eba2 0903 	sub.w	r9, r2, r3
 8008702:	9b05      	ldr	r3, [sp, #20]
 8008704:	1ad2      	subs	r2, r2, r3
 8008706:	4591      	cmp	r9, r2
 8008708:	bfa8      	it	ge
 800870a:	4691      	movge	r9, r2
 800870c:	f1b9 0f00 	cmp.w	r9, #0
 8008710:	dc35      	bgt.n	800877e <_printf_float+0x3aa>
 8008712:	f04f 0800 	mov.w	r8, #0
 8008716:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800871a:	f104 0a1a 	add.w	sl, r4, #26
 800871e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008722:	1a9b      	subs	r3, r3, r2
 8008724:	eba3 0309 	sub.w	r3, r3, r9
 8008728:	4543      	cmp	r3, r8
 800872a:	f77f af79 	ble.w	8008620 <_printf_float+0x24c>
 800872e:	2301      	movs	r3, #1
 8008730:	4652      	mov	r2, sl
 8008732:	4631      	mov	r1, r6
 8008734:	4628      	mov	r0, r5
 8008736:	47b8      	blx	r7
 8008738:	3001      	adds	r0, #1
 800873a:	f43f aeaa 	beq.w	8008492 <_printf_float+0xbe>
 800873e:	f108 0801 	add.w	r8, r8, #1
 8008742:	e7ec      	b.n	800871e <_printf_float+0x34a>
 8008744:	4613      	mov	r3, r2
 8008746:	4631      	mov	r1, r6
 8008748:	4642      	mov	r2, r8
 800874a:	4628      	mov	r0, r5
 800874c:	47b8      	blx	r7
 800874e:	3001      	adds	r0, #1
 8008750:	d1c0      	bne.n	80086d4 <_printf_float+0x300>
 8008752:	e69e      	b.n	8008492 <_printf_float+0xbe>
 8008754:	2301      	movs	r3, #1
 8008756:	4631      	mov	r1, r6
 8008758:	4628      	mov	r0, r5
 800875a:	9205      	str	r2, [sp, #20]
 800875c:	47b8      	blx	r7
 800875e:	3001      	adds	r0, #1
 8008760:	f43f ae97 	beq.w	8008492 <_printf_float+0xbe>
 8008764:	9a05      	ldr	r2, [sp, #20]
 8008766:	f10b 0b01 	add.w	fp, fp, #1
 800876a:	e7b9      	b.n	80086e0 <_printf_float+0x30c>
 800876c:	ee18 3a10 	vmov	r3, s16
 8008770:	4652      	mov	r2, sl
 8008772:	4631      	mov	r1, r6
 8008774:	4628      	mov	r0, r5
 8008776:	47b8      	blx	r7
 8008778:	3001      	adds	r0, #1
 800877a:	d1be      	bne.n	80086fa <_printf_float+0x326>
 800877c:	e689      	b.n	8008492 <_printf_float+0xbe>
 800877e:	9a05      	ldr	r2, [sp, #20]
 8008780:	464b      	mov	r3, r9
 8008782:	4442      	add	r2, r8
 8008784:	4631      	mov	r1, r6
 8008786:	4628      	mov	r0, r5
 8008788:	47b8      	blx	r7
 800878a:	3001      	adds	r0, #1
 800878c:	d1c1      	bne.n	8008712 <_printf_float+0x33e>
 800878e:	e680      	b.n	8008492 <_printf_float+0xbe>
 8008790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008792:	2a01      	cmp	r2, #1
 8008794:	dc01      	bgt.n	800879a <_printf_float+0x3c6>
 8008796:	07db      	lsls	r3, r3, #31
 8008798:	d53a      	bpl.n	8008810 <_printf_float+0x43c>
 800879a:	2301      	movs	r3, #1
 800879c:	4642      	mov	r2, r8
 800879e:	4631      	mov	r1, r6
 80087a0:	4628      	mov	r0, r5
 80087a2:	47b8      	blx	r7
 80087a4:	3001      	adds	r0, #1
 80087a6:	f43f ae74 	beq.w	8008492 <_printf_float+0xbe>
 80087aa:	ee18 3a10 	vmov	r3, s16
 80087ae:	4652      	mov	r2, sl
 80087b0:	4631      	mov	r1, r6
 80087b2:	4628      	mov	r0, r5
 80087b4:	47b8      	blx	r7
 80087b6:	3001      	adds	r0, #1
 80087b8:	f43f ae6b 	beq.w	8008492 <_printf_float+0xbe>
 80087bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80087c0:	2200      	movs	r2, #0
 80087c2:	2300      	movs	r3, #0
 80087c4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80087c8:	f7f8 f98e 	bl	8000ae8 <__aeabi_dcmpeq>
 80087cc:	b9d8      	cbnz	r0, 8008806 <_printf_float+0x432>
 80087ce:	f10a 33ff 	add.w	r3, sl, #4294967295
 80087d2:	f108 0201 	add.w	r2, r8, #1
 80087d6:	4631      	mov	r1, r6
 80087d8:	4628      	mov	r0, r5
 80087da:	47b8      	blx	r7
 80087dc:	3001      	adds	r0, #1
 80087de:	d10e      	bne.n	80087fe <_printf_float+0x42a>
 80087e0:	e657      	b.n	8008492 <_printf_float+0xbe>
 80087e2:	2301      	movs	r3, #1
 80087e4:	4652      	mov	r2, sl
 80087e6:	4631      	mov	r1, r6
 80087e8:	4628      	mov	r0, r5
 80087ea:	47b8      	blx	r7
 80087ec:	3001      	adds	r0, #1
 80087ee:	f43f ae50 	beq.w	8008492 <_printf_float+0xbe>
 80087f2:	f108 0801 	add.w	r8, r8, #1
 80087f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087f8:	3b01      	subs	r3, #1
 80087fa:	4543      	cmp	r3, r8
 80087fc:	dcf1      	bgt.n	80087e2 <_printf_float+0x40e>
 80087fe:	464b      	mov	r3, r9
 8008800:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008804:	e6da      	b.n	80085bc <_printf_float+0x1e8>
 8008806:	f04f 0800 	mov.w	r8, #0
 800880a:	f104 0a1a 	add.w	sl, r4, #26
 800880e:	e7f2      	b.n	80087f6 <_printf_float+0x422>
 8008810:	2301      	movs	r3, #1
 8008812:	4642      	mov	r2, r8
 8008814:	e7df      	b.n	80087d6 <_printf_float+0x402>
 8008816:	2301      	movs	r3, #1
 8008818:	464a      	mov	r2, r9
 800881a:	4631      	mov	r1, r6
 800881c:	4628      	mov	r0, r5
 800881e:	47b8      	blx	r7
 8008820:	3001      	adds	r0, #1
 8008822:	f43f ae36 	beq.w	8008492 <_printf_float+0xbe>
 8008826:	f108 0801 	add.w	r8, r8, #1
 800882a:	68e3      	ldr	r3, [r4, #12]
 800882c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800882e:	1a5b      	subs	r3, r3, r1
 8008830:	4543      	cmp	r3, r8
 8008832:	dcf0      	bgt.n	8008816 <_printf_float+0x442>
 8008834:	e6f8      	b.n	8008628 <_printf_float+0x254>
 8008836:	f04f 0800 	mov.w	r8, #0
 800883a:	f104 0919 	add.w	r9, r4, #25
 800883e:	e7f4      	b.n	800882a <_printf_float+0x456>

08008840 <_printf_common>:
 8008840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008844:	4616      	mov	r6, r2
 8008846:	4699      	mov	r9, r3
 8008848:	688a      	ldr	r2, [r1, #8]
 800884a:	690b      	ldr	r3, [r1, #16]
 800884c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008850:	4293      	cmp	r3, r2
 8008852:	bfb8      	it	lt
 8008854:	4613      	movlt	r3, r2
 8008856:	6033      	str	r3, [r6, #0]
 8008858:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800885c:	4607      	mov	r7, r0
 800885e:	460c      	mov	r4, r1
 8008860:	b10a      	cbz	r2, 8008866 <_printf_common+0x26>
 8008862:	3301      	adds	r3, #1
 8008864:	6033      	str	r3, [r6, #0]
 8008866:	6823      	ldr	r3, [r4, #0]
 8008868:	0699      	lsls	r1, r3, #26
 800886a:	bf42      	ittt	mi
 800886c:	6833      	ldrmi	r3, [r6, #0]
 800886e:	3302      	addmi	r3, #2
 8008870:	6033      	strmi	r3, [r6, #0]
 8008872:	6825      	ldr	r5, [r4, #0]
 8008874:	f015 0506 	ands.w	r5, r5, #6
 8008878:	d106      	bne.n	8008888 <_printf_common+0x48>
 800887a:	f104 0a19 	add.w	sl, r4, #25
 800887e:	68e3      	ldr	r3, [r4, #12]
 8008880:	6832      	ldr	r2, [r6, #0]
 8008882:	1a9b      	subs	r3, r3, r2
 8008884:	42ab      	cmp	r3, r5
 8008886:	dc26      	bgt.n	80088d6 <_printf_common+0x96>
 8008888:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800888c:	1e13      	subs	r3, r2, #0
 800888e:	6822      	ldr	r2, [r4, #0]
 8008890:	bf18      	it	ne
 8008892:	2301      	movne	r3, #1
 8008894:	0692      	lsls	r2, r2, #26
 8008896:	d42b      	bmi.n	80088f0 <_printf_common+0xb0>
 8008898:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800889c:	4649      	mov	r1, r9
 800889e:	4638      	mov	r0, r7
 80088a0:	47c0      	blx	r8
 80088a2:	3001      	adds	r0, #1
 80088a4:	d01e      	beq.n	80088e4 <_printf_common+0xa4>
 80088a6:	6823      	ldr	r3, [r4, #0]
 80088a8:	6922      	ldr	r2, [r4, #16]
 80088aa:	f003 0306 	and.w	r3, r3, #6
 80088ae:	2b04      	cmp	r3, #4
 80088b0:	bf02      	ittt	eq
 80088b2:	68e5      	ldreq	r5, [r4, #12]
 80088b4:	6833      	ldreq	r3, [r6, #0]
 80088b6:	1aed      	subeq	r5, r5, r3
 80088b8:	68a3      	ldr	r3, [r4, #8]
 80088ba:	bf0c      	ite	eq
 80088bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088c0:	2500      	movne	r5, #0
 80088c2:	4293      	cmp	r3, r2
 80088c4:	bfc4      	itt	gt
 80088c6:	1a9b      	subgt	r3, r3, r2
 80088c8:	18ed      	addgt	r5, r5, r3
 80088ca:	2600      	movs	r6, #0
 80088cc:	341a      	adds	r4, #26
 80088ce:	42b5      	cmp	r5, r6
 80088d0:	d11a      	bne.n	8008908 <_printf_common+0xc8>
 80088d2:	2000      	movs	r0, #0
 80088d4:	e008      	b.n	80088e8 <_printf_common+0xa8>
 80088d6:	2301      	movs	r3, #1
 80088d8:	4652      	mov	r2, sl
 80088da:	4649      	mov	r1, r9
 80088dc:	4638      	mov	r0, r7
 80088de:	47c0      	blx	r8
 80088e0:	3001      	adds	r0, #1
 80088e2:	d103      	bne.n	80088ec <_printf_common+0xac>
 80088e4:	f04f 30ff 	mov.w	r0, #4294967295
 80088e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ec:	3501      	adds	r5, #1
 80088ee:	e7c6      	b.n	800887e <_printf_common+0x3e>
 80088f0:	18e1      	adds	r1, r4, r3
 80088f2:	1c5a      	adds	r2, r3, #1
 80088f4:	2030      	movs	r0, #48	; 0x30
 80088f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80088fa:	4422      	add	r2, r4
 80088fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008900:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008904:	3302      	adds	r3, #2
 8008906:	e7c7      	b.n	8008898 <_printf_common+0x58>
 8008908:	2301      	movs	r3, #1
 800890a:	4622      	mov	r2, r4
 800890c:	4649      	mov	r1, r9
 800890e:	4638      	mov	r0, r7
 8008910:	47c0      	blx	r8
 8008912:	3001      	adds	r0, #1
 8008914:	d0e6      	beq.n	80088e4 <_printf_common+0xa4>
 8008916:	3601      	adds	r6, #1
 8008918:	e7d9      	b.n	80088ce <_printf_common+0x8e>
	...

0800891c <_printf_i>:
 800891c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008920:	7e0f      	ldrb	r7, [r1, #24]
 8008922:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008924:	2f78      	cmp	r7, #120	; 0x78
 8008926:	4691      	mov	r9, r2
 8008928:	4680      	mov	r8, r0
 800892a:	460c      	mov	r4, r1
 800892c:	469a      	mov	sl, r3
 800892e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008932:	d807      	bhi.n	8008944 <_printf_i+0x28>
 8008934:	2f62      	cmp	r7, #98	; 0x62
 8008936:	d80a      	bhi.n	800894e <_printf_i+0x32>
 8008938:	2f00      	cmp	r7, #0
 800893a:	f000 80d4 	beq.w	8008ae6 <_printf_i+0x1ca>
 800893e:	2f58      	cmp	r7, #88	; 0x58
 8008940:	f000 80c0 	beq.w	8008ac4 <_printf_i+0x1a8>
 8008944:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008948:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800894c:	e03a      	b.n	80089c4 <_printf_i+0xa8>
 800894e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008952:	2b15      	cmp	r3, #21
 8008954:	d8f6      	bhi.n	8008944 <_printf_i+0x28>
 8008956:	a101      	add	r1, pc, #4	; (adr r1, 800895c <_printf_i+0x40>)
 8008958:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800895c:	080089b5 	.word	0x080089b5
 8008960:	080089c9 	.word	0x080089c9
 8008964:	08008945 	.word	0x08008945
 8008968:	08008945 	.word	0x08008945
 800896c:	08008945 	.word	0x08008945
 8008970:	08008945 	.word	0x08008945
 8008974:	080089c9 	.word	0x080089c9
 8008978:	08008945 	.word	0x08008945
 800897c:	08008945 	.word	0x08008945
 8008980:	08008945 	.word	0x08008945
 8008984:	08008945 	.word	0x08008945
 8008988:	08008acd 	.word	0x08008acd
 800898c:	080089f5 	.word	0x080089f5
 8008990:	08008a87 	.word	0x08008a87
 8008994:	08008945 	.word	0x08008945
 8008998:	08008945 	.word	0x08008945
 800899c:	08008aef 	.word	0x08008aef
 80089a0:	08008945 	.word	0x08008945
 80089a4:	080089f5 	.word	0x080089f5
 80089a8:	08008945 	.word	0x08008945
 80089ac:	08008945 	.word	0x08008945
 80089b0:	08008a8f 	.word	0x08008a8f
 80089b4:	682b      	ldr	r3, [r5, #0]
 80089b6:	1d1a      	adds	r2, r3, #4
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	602a      	str	r2, [r5, #0]
 80089bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80089c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80089c4:	2301      	movs	r3, #1
 80089c6:	e09f      	b.n	8008b08 <_printf_i+0x1ec>
 80089c8:	6820      	ldr	r0, [r4, #0]
 80089ca:	682b      	ldr	r3, [r5, #0]
 80089cc:	0607      	lsls	r7, r0, #24
 80089ce:	f103 0104 	add.w	r1, r3, #4
 80089d2:	6029      	str	r1, [r5, #0]
 80089d4:	d501      	bpl.n	80089da <_printf_i+0xbe>
 80089d6:	681e      	ldr	r6, [r3, #0]
 80089d8:	e003      	b.n	80089e2 <_printf_i+0xc6>
 80089da:	0646      	lsls	r6, r0, #25
 80089dc:	d5fb      	bpl.n	80089d6 <_printf_i+0xba>
 80089de:	f9b3 6000 	ldrsh.w	r6, [r3]
 80089e2:	2e00      	cmp	r6, #0
 80089e4:	da03      	bge.n	80089ee <_printf_i+0xd2>
 80089e6:	232d      	movs	r3, #45	; 0x2d
 80089e8:	4276      	negs	r6, r6
 80089ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089ee:	485a      	ldr	r0, [pc, #360]	; (8008b58 <_printf_i+0x23c>)
 80089f0:	230a      	movs	r3, #10
 80089f2:	e012      	b.n	8008a1a <_printf_i+0xfe>
 80089f4:	682b      	ldr	r3, [r5, #0]
 80089f6:	6820      	ldr	r0, [r4, #0]
 80089f8:	1d19      	adds	r1, r3, #4
 80089fa:	6029      	str	r1, [r5, #0]
 80089fc:	0605      	lsls	r5, r0, #24
 80089fe:	d501      	bpl.n	8008a04 <_printf_i+0xe8>
 8008a00:	681e      	ldr	r6, [r3, #0]
 8008a02:	e002      	b.n	8008a0a <_printf_i+0xee>
 8008a04:	0641      	lsls	r1, r0, #25
 8008a06:	d5fb      	bpl.n	8008a00 <_printf_i+0xe4>
 8008a08:	881e      	ldrh	r6, [r3, #0]
 8008a0a:	4853      	ldr	r0, [pc, #332]	; (8008b58 <_printf_i+0x23c>)
 8008a0c:	2f6f      	cmp	r7, #111	; 0x6f
 8008a0e:	bf0c      	ite	eq
 8008a10:	2308      	moveq	r3, #8
 8008a12:	230a      	movne	r3, #10
 8008a14:	2100      	movs	r1, #0
 8008a16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a1a:	6865      	ldr	r5, [r4, #4]
 8008a1c:	60a5      	str	r5, [r4, #8]
 8008a1e:	2d00      	cmp	r5, #0
 8008a20:	bfa2      	ittt	ge
 8008a22:	6821      	ldrge	r1, [r4, #0]
 8008a24:	f021 0104 	bicge.w	r1, r1, #4
 8008a28:	6021      	strge	r1, [r4, #0]
 8008a2a:	b90e      	cbnz	r6, 8008a30 <_printf_i+0x114>
 8008a2c:	2d00      	cmp	r5, #0
 8008a2e:	d04b      	beq.n	8008ac8 <_printf_i+0x1ac>
 8008a30:	4615      	mov	r5, r2
 8008a32:	fbb6 f1f3 	udiv	r1, r6, r3
 8008a36:	fb03 6711 	mls	r7, r3, r1, r6
 8008a3a:	5dc7      	ldrb	r7, [r0, r7]
 8008a3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008a40:	4637      	mov	r7, r6
 8008a42:	42bb      	cmp	r3, r7
 8008a44:	460e      	mov	r6, r1
 8008a46:	d9f4      	bls.n	8008a32 <_printf_i+0x116>
 8008a48:	2b08      	cmp	r3, #8
 8008a4a:	d10b      	bne.n	8008a64 <_printf_i+0x148>
 8008a4c:	6823      	ldr	r3, [r4, #0]
 8008a4e:	07de      	lsls	r6, r3, #31
 8008a50:	d508      	bpl.n	8008a64 <_printf_i+0x148>
 8008a52:	6923      	ldr	r3, [r4, #16]
 8008a54:	6861      	ldr	r1, [r4, #4]
 8008a56:	4299      	cmp	r1, r3
 8008a58:	bfde      	ittt	le
 8008a5a:	2330      	movle	r3, #48	; 0x30
 8008a5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008a60:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008a64:	1b52      	subs	r2, r2, r5
 8008a66:	6122      	str	r2, [r4, #16]
 8008a68:	f8cd a000 	str.w	sl, [sp]
 8008a6c:	464b      	mov	r3, r9
 8008a6e:	aa03      	add	r2, sp, #12
 8008a70:	4621      	mov	r1, r4
 8008a72:	4640      	mov	r0, r8
 8008a74:	f7ff fee4 	bl	8008840 <_printf_common>
 8008a78:	3001      	adds	r0, #1
 8008a7a:	d14a      	bne.n	8008b12 <_printf_i+0x1f6>
 8008a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a80:	b004      	add	sp, #16
 8008a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a86:	6823      	ldr	r3, [r4, #0]
 8008a88:	f043 0320 	orr.w	r3, r3, #32
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	4833      	ldr	r0, [pc, #204]	; (8008b5c <_printf_i+0x240>)
 8008a90:	2778      	movs	r7, #120	; 0x78
 8008a92:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a96:	6823      	ldr	r3, [r4, #0]
 8008a98:	6829      	ldr	r1, [r5, #0]
 8008a9a:	061f      	lsls	r7, r3, #24
 8008a9c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008aa0:	d402      	bmi.n	8008aa8 <_printf_i+0x18c>
 8008aa2:	065f      	lsls	r7, r3, #25
 8008aa4:	bf48      	it	mi
 8008aa6:	b2b6      	uxthmi	r6, r6
 8008aa8:	07df      	lsls	r7, r3, #31
 8008aaa:	bf48      	it	mi
 8008aac:	f043 0320 	orrmi.w	r3, r3, #32
 8008ab0:	6029      	str	r1, [r5, #0]
 8008ab2:	bf48      	it	mi
 8008ab4:	6023      	strmi	r3, [r4, #0]
 8008ab6:	b91e      	cbnz	r6, 8008ac0 <_printf_i+0x1a4>
 8008ab8:	6823      	ldr	r3, [r4, #0]
 8008aba:	f023 0320 	bic.w	r3, r3, #32
 8008abe:	6023      	str	r3, [r4, #0]
 8008ac0:	2310      	movs	r3, #16
 8008ac2:	e7a7      	b.n	8008a14 <_printf_i+0xf8>
 8008ac4:	4824      	ldr	r0, [pc, #144]	; (8008b58 <_printf_i+0x23c>)
 8008ac6:	e7e4      	b.n	8008a92 <_printf_i+0x176>
 8008ac8:	4615      	mov	r5, r2
 8008aca:	e7bd      	b.n	8008a48 <_printf_i+0x12c>
 8008acc:	682b      	ldr	r3, [r5, #0]
 8008ace:	6826      	ldr	r6, [r4, #0]
 8008ad0:	6961      	ldr	r1, [r4, #20]
 8008ad2:	1d18      	adds	r0, r3, #4
 8008ad4:	6028      	str	r0, [r5, #0]
 8008ad6:	0635      	lsls	r5, r6, #24
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	d501      	bpl.n	8008ae0 <_printf_i+0x1c4>
 8008adc:	6019      	str	r1, [r3, #0]
 8008ade:	e002      	b.n	8008ae6 <_printf_i+0x1ca>
 8008ae0:	0670      	lsls	r0, r6, #25
 8008ae2:	d5fb      	bpl.n	8008adc <_printf_i+0x1c0>
 8008ae4:	8019      	strh	r1, [r3, #0]
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	6123      	str	r3, [r4, #16]
 8008aea:	4615      	mov	r5, r2
 8008aec:	e7bc      	b.n	8008a68 <_printf_i+0x14c>
 8008aee:	682b      	ldr	r3, [r5, #0]
 8008af0:	1d1a      	adds	r2, r3, #4
 8008af2:	602a      	str	r2, [r5, #0]
 8008af4:	681d      	ldr	r5, [r3, #0]
 8008af6:	6862      	ldr	r2, [r4, #4]
 8008af8:	2100      	movs	r1, #0
 8008afa:	4628      	mov	r0, r5
 8008afc:	f7f7 fb78 	bl	80001f0 <memchr>
 8008b00:	b108      	cbz	r0, 8008b06 <_printf_i+0x1ea>
 8008b02:	1b40      	subs	r0, r0, r5
 8008b04:	6060      	str	r0, [r4, #4]
 8008b06:	6863      	ldr	r3, [r4, #4]
 8008b08:	6123      	str	r3, [r4, #16]
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b10:	e7aa      	b.n	8008a68 <_printf_i+0x14c>
 8008b12:	6923      	ldr	r3, [r4, #16]
 8008b14:	462a      	mov	r2, r5
 8008b16:	4649      	mov	r1, r9
 8008b18:	4640      	mov	r0, r8
 8008b1a:	47d0      	blx	sl
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	d0ad      	beq.n	8008a7c <_printf_i+0x160>
 8008b20:	6823      	ldr	r3, [r4, #0]
 8008b22:	079b      	lsls	r3, r3, #30
 8008b24:	d413      	bmi.n	8008b4e <_printf_i+0x232>
 8008b26:	68e0      	ldr	r0, [r4, #12]
 8008b28:	9b03      	ldr	r3, [sp, #12]
 8008b2a:	4298      	cmp	r0, r3
 8008b2c:	bfb8      	it	lt
 8008b2e:	4618      	movlt	r0, r3
 8008b30:	e7a6      	b.n	8008a80 <_printf_i+0x164>
 8008b32:	2301      	movs	r3, #1
 8008b34:	4632      	mov	r2, r6
 8008b36:	4649      	mov	r1, r9
 8008b38:	4640      	mov	r0, r8
 8008b3a:	47d0      	blx	sl
 8008b3c:	3001      	adds	r0, #1
 8008b3e:	d09d      	beq.n	8008a7c <_printf_i+0x160>
 8008b40:	3501      	adds	r5, #1
 8008b42:	68e3      	ldr	r3, [r4, #12]
 8008b44:	9903      	ldr	r1, [sp, #12]
 8008b46:	1a5b      	subs	r3, r3, r1
 8008b48:	42ab      	cmp	r3, r5
 8008b4a:	dcf2      	bgt.n	8008b32 <_printf_i+0x216>
 8008b4c:	e7eb      	b.n	8008b26 <_printf_i+0x20a>
 8008b4e:	2500      	movs	r5, #0
 8008b50:	f104 0619 	add.w	r6, r4, #25
 8008b54:	e7f5      	b.n	8008b42 <_printf_i+0x226>
 8008b56:	bf00      	nop
 8008b58:	0800b563 	.word	0x0800b563
 8008b5c:	0800b574 	.word	0x0800b574

08008b60 <__sflush_r>:
 8008b60:	898a      	ldrh	r2, [r1, #12]
 8008b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b66:	4605      	mov	r5, r0
 8008b68:	0710      	lsls	r0, r2, #28
 8008b6a:	460c      	mov	r4, r1
 8008b6c:	d458      	bmi.n	8008c20 <__sflush_r+0xc0>
 8008b6e:	684b      	ldr	r3, [r1, #4]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	dc05      	bgt.n	8008b80 <__sflush_r+0x20>
 8008b74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	dc02      	bgt.n	8008b80 <__sflush_r+0x20>
 8008b7a:	2000      	movs	r0, #0
 8008b7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b82:	2e00      	cmp	r6, #0
 8008b84:	d0f9      	beq.n	8008b7a <__sflush_r+0x1a>
 8008b86:	2300      	movs	r3, #0
 8008b88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008b8c:	682f      	ldr	r7, [r5, #0]
 8008b8e:	6a21      	ldr	r1, [r4, #32]
 8008b90:	602b      	str	r3, [r5, #0]
 8008b92:	d032      	beq.n	8008bfa <__sflush_r+0x9a>
 8008b94:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b96:	89a3      	ldrh	r3, [r4, #12]
 8008b98:	075a      	lsls	r2, r3, #29
 8008b9a:	d505      	bpl.n	8008ba8 <__sflush_r+0x48>
 8008b9c:	6863      	ldr	r3, [r4, #4]
 8008b9e:	1ac0      	subs	r0, r0, r3
 8008ba0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ba2:	b10b      	cbz	r3, 8008ba8 <__sflush_r+0x48>
 8008ba4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ba6:	1ac0      	subs	r0, r0, r3
 8008ba8:	2300      	movs	r3, #0
 8008baa:	4602      	mov	r2, r0
 8008bac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bae:	6a21      	ldr	r1, [r4, #32]
 8008bb0:	4628      	mov	r0, r5
 8008bb2:	47b0      	blx	r6
 8008bb4:	1c43      	adds	r3, r0, #1
 8008bb6:	89a3      	ldrh	r3, [r4, #12]
 8008bb8:	d106      	bne.n	8008bc8 <__sflush_r+0x68>
 8008bba:	6829      	ldr	r1, [r5, #0]
 8008bbc:	291d      	cmp	r1, #29
 8008bbe:	d82b      	bhi.n	8008c18 <__sflush_r+0xb8>
 8008bc0:	4a29      	ldr	r2, [pc, #164]	; (8008c68 <__sflush_r+0x108>)
 8008bc2:	410a      	asrs	r2, r1
 8008bc4:	07d6      	lsls	r6, r2, #31
 8008bc6:	d427      	bmi.n	8008c18 <__sflush_r+0xb8>
 8008bc8:	2200      	movs	r2, #0
 8008bca:	6062      	str	r2, [r4, #4]
 8008bcc:	04d9      	lsls	r1, r3, #19
 8008bce:	6922      	ldr	r2, [r4, #16]
 8008bd0:	6022      	str	r2, [r4, #0]
 8008bd2:	d504      	bpl.n	8008bde <__sflush_r+0x7e>
 8008bd4:	1c42      	adds	r2, r0, #1
 8008bd6:	d101      	bne.n	8008bdc <__sflush_r+0x7c>
 8008bd8:	682b      	ldr	r3, [r5, #0]
 8008bda:	b903      	cbnz	r3, 8008bde <__sflush_r+0x7e>
 8008bdc:	6560      	str	r0, [r4, #84]	; 0x54
 8008bde:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008be0:	602f      	str	r7, [r5, #0]
 8008be2:	2900      	cmp	r1, #0
 8008be4:	d0c9      	beq.n	8008b7a <__sflush_r+0x1a>
 8008be6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bea:	4299      	cmp	r1, r3
 8008bec:	d002      	beq.n	8008bf4 <__sflush_r+0x94>
 8008bee:	4628      	mov	r0, r5
 8008bf0:	f001 fa3c 	bl	800a06c <_free_r>
 8008bf4:	2000      	movs	r0, #0
 8008bf6:	6360      	str	r0, [r4, #52]	; 0x34
 8008bf8:	e7c0      	b.n	8008b7c <__sflush_r+0x1c>
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	4628      	mov	r0, r5
 8008bfe:	47b0      	blx	r6
 8008c00:	1c41      	adds	r1, r0, #1
 8008c02:	d1c8      	bne.n	8008b96 <__sflush_r+0x36>
 8008c04:	682b      	ldr	r3, [r5, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d0c5      	beq.n	8008b96 <__sflush_r+0x36>
 8008c0a:	2b1d      	cmp	r3, #29
 8008c0c:	d001      	beq.n	8008c12 <__sflush_r+0xb2>
 8008c0e:	2b16      	cmp	r3, #22
 8008c10:	d101      	bne.n	8008c16 <__sflush_r+0xb6>
 8008c12:	602f      	str	r7, [r5, #0]
 8008c14:	e7b1      	b.n	8008b7a <__sflush_r+0x1a>
 8008c16:	89a3      	ldrh	r3, [r4, #12]
 8008c18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c1c:	81a3      	strh	r3, [r4, #12]
 8008c1e:	e7ad      	b.n	8008b7c <__sflush_r+0x1c>
 8008c20:	690f      	ldr	r7, [r1, #16]
 8008c22:	2f00      	cmp	r7, #0
 8008c24:	d0a9      	beq.n	8008b7a <__sflush_r+0x1a>
 8008c26:	0793      	lsls	r3, r2, #30
 8008c28:	680e      	ldr	r6, [r1, #0]
 8008c2a:	bf08      	it	eq
 8008c2c:	694b      	ldreq	r3, [r1, #20]
 8008c2e:	600f      	str	r7, [r1, #0]
 8008c30:	bf18      	it	ne
 8008c32:	2300      	movne	r3, #0
 8008c34:	eba6 0807 	sub.w	r8, r6, r7
 8008c38:	608b      	str	r3, [r1, #8]
 8008c3a:	f1b8 0f00 	cmp.w	r8, #0
 8008c3e:	dd9c      	ble.n	8008b7a <__sflush_r+0x1a>
 8008c40:	6a21      	ldr	r1, [r4, #32]
 8008c42:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008c44:	4643      	mov	r3, r8
 8008c46:	463a      	mov	r2, r7
 8008c48:	4628      	mov	r0, r5
 8008c4a:	47b0      	blx	r6
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	dc06      	bgt.n	8008c5e <__sflush_r+0xfe>
 8008c50:	89a3      	ldrh	r3, [r4, #12]
 8008c52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c56:	81a3      	strh	r3, [r4, #12]
 8008c58:	f04f 30ff 	mov.w	r0, #4294967295
 8008c5c:	e78e      	b.n	8008b7c <__sflush_r+0x1c>
 8008c5e:	4407      	add	r7, r0
 8008c60:	eba8 0800 	sub.w	r8, r8, r0
 8008c64:	e7e9      	b.n	8008c3a <__sflush_r+0xda>
 8008c66:	bf00      	nop
 8008c68:	dfbffffe 	.word	0xdfbffffe

08008c6c <_fflush_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	690b      	ldr	r3, [r1, #16]
 8008c70:	4605      	mov	r5, r0
 8008c72:	460c      	mov	r4, r1
 8008c74:	b913      	cbnz	r3, 8008c7c <_fflush_r+0x10>
 8008c76:	2500      	movs	r5, #0
 8008c78:	4628      	mov	r0, r5
 8008c7a:	bd38      	pop	{r3, r4, r5, pc}
 8008c7c:	b118      	cbz	r0, 8008c86 <_fflush_r+0x1a>
 8008c7e:	6a03      	ldr	r3, [r0, #32]
 8008c80:	b90b      	cbnz	r3, 8008c86 <_fflush_r+0x1a>
 8008c82:	f000 f8bb 	bl	8008dfc <__sinit>
 8008c86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d0f3      	beq.n	8008c76 <_fflush_r+0xa>
 8008c8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c90:	07d0      	lsls	r0, r2, #31
 8008c92:	d404      	bmi.n	8008c9e <_fflush_r+0x32>
 8008c94:	0599      	lsls	r1, r3, #22
 8008c96:	d402      	bmi.n	8008c9e <_fflush_r+0x32>
 8008c98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c9a:	f000 fb68 	bl	800936e <__retarget_lock_acquire_recursive>
 8008c9e:	4628      	mov	r0, r5
 8008ca0:	4621      	mov	r1, r4
 8008ca2:	f7ff ff5d 	bl	8008b60 <__sflush_r>
 8008ca6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ca8:	07da      	lsls	r2, r3, #31
 8008caa:	4605      	mov	r5, r0
 8008cac:	d4e4      	bmi.n	8008c78 <_fflush_r+0xc>
 8008cae:	89a3      	ldrh	r3, [r4, #12]
 8008cb0:	059b      	lsls	r3, r3, #22
 8008cb2:	d4e1      	bmi.n	8008c78 <_fflush_r+0xc>
 8008cb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cb6:	f000 fb5b 	bl	8009370 <__retarget_lock_release_recursive>
 8008cba:	e7dd      	b.n	8008c78 <_fflush_r+0xc>

08008cbc <fflush>:
 8008cbc:	4601      	mov	r1, r0
 8008cbe:	b920      	cbnz	r0, 8008cca <fflush+0xe>
 8008cc0:	4a04      	ldr	r2, [pc, #16]	; (8008cd4 <fflush+0x18>)
 8008cc2:	4905      	ldr	r1, [pc, #20]	; (8008cd8 <fflush+0x1c>)
 8008cc4:	4805      	ldr	r0, [pc, #20]	; (8008cdc <fflush+0x20>)
 8008cc6:	f000 b8b1 	b.w	8008e2c <_fwalk_sglue>
 8008cca:	4b05      	ldr	r3, [pc, #20]	; (8008ce0 <fflush+0x24>)
 8008ccc:	6818      	ldr	r0, [r3, #0]
 8008cce:	f7ff bfcd 	b.w	8008c6c <_fflush_r>
 8008cd2:	bf00      	nop
 8008cd4:	2000036c 	.word	0x2000036c
 8008cd8:	08008c6d 	.word	0x08008c6d
 8008cdc:	20000378 	.word	0x20000378
 8008ce0:	200003c4 	.word	0x200003c4

08008ce4 <std>:
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	b510      	push	{r4, lr}
 8008ce8:	4604      	mov	r4, r0
 8008cea:	e9c0 3300 	strd	r3, r3, [r0]
 8008cee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008cf2:	6083      	str	r3, [r0, #8]
 8008cf4:	8181      	strh	r1, [r0, #12]
 8008cf6:	6643      	str	r3, [r0, #100]	; 0x64
 8008cf8:	81c2      	strh	r2, [r0, #14]
 8008cfa:	6183      	str	r3, [r0, #24]
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	2208      	movs	r2, #8
 8008d00:	305c      	adds	r0, #92	; 0x5c
 8008d02:	f000 faa5 	bl	8009250 <memset>
 8008d06:	4b0d      	ldr	r3, [pc, #52]	; (8008d3c <std+0x58>)
 8008d08:	6263      	str	r3, [r4, #36]	; 0x24
 8008d0a:	4b0d      	ldr	r3, [pc, #52]	; (8008d40 <std+0x5c>)
 8008d0c:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d0e:	4b0d      	ldr	r3, [pc, #52]	; (8008d44 <std+0x60>)
 8008d10:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d12:	4b0d      	ldr	r3, [pc, #52]	; (8008d48 <std+0x64>)
 8008d14:	6323      	str	r3, [r4, #48]	; 0x30
 8008d16:	4b0d      	ldr	r3, [pc, #52]	; (8008d4c <std+0x68>)
 8008d18:	6224      	str	r4, [r4, #32]
 8008d1a:	429c      	cmp	r4, r3
 8008d1c:	d006      	beq.n	8008d2c <std+0x48>
 8008d1e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008d22:	4294      	cmp	r4, r2
 8008d24:	d002      	beq.n	8008d2c <std+0x48>
 8008d26:	33d0      	adds	r3, #208	; 0xd0
 8008d28:	429c      	cmp	r4, r3
 8008d2a:	d105      	bne.n	8008d38 <std+0x54>
 8008d2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d34:	f000 bb1a 	b.w	800936c <__retarget_lock_init_recursive>
 8008d38:	bd10      	pop	{r4, pc}
 8008d3a:	bf00      	nop
 8008d3c:	080090a1 	.word	0x080090a1
 8008d40:	080090c3 	.word	0x080090c3
 8008d44:	080090fb 	.word	0x080090fb
 8008d48:	0800911f 	.word	0x0800911f
 8008d4c:	20000780 	.word	0x20000780

08008d50 <stdio_exit_handler>:
 8008d50:	4a02      	ldr	r2, [pc, #8]	; (8008d5c <stdio_exit_handler+0xc>)
 8008d52:	4903      	ldr	r1, [pc, #12]	; (8008d60 <stdio_exit_handler+0x10>)
 8008d54:	4803      	ldr	r0, [pc, #12]	; (8008d64 <stdio_exit_handler+0x14>)
 8008d56:	f000 b869 	b.w	8008e2c <_fwalk_sglue>
 8008d5a:	bf00      	nop
 8008d5c:	2000036c 	.word	0x2000036c
 8008d60:	08008c6d 	.word	0x08008c6d
 8008d64:	20000378 	.word	0x20000378

08008d68 <cleanup_stdio>:
 8008d68:	6841      	ldr	r1, [r0, #4]
 8008d6a:	4b0c      	ldr	r3, [pc, #48]	; (8008d9c <cleanup_stdio+0x34>)
 8008d6c:	4299      	cmp	r1, r3
 8008d6e:	b510      	push	{r4, lr}
 8008d70:	4604      	mov	r4, r0
 8008d72:	d001      	beq.n	8008d78 <cleanup_stdio+0x10>
 8008d74:	f7ff ff7a 	bl	8008c6c <_fflush_r>
 8008d78:	68a1      	ldr	r1, [r4, #8]
 8008d7a:	4b09      	ldr	r3, [pc, #36]	; (8008da0 <cleanup_stdio+0x38>)
 8008d7c:	4299      	cmp	r1, r3
 8008d7e:	d002      	beq.n	8008d86 <cleanup_stdio+0x1e>
 8008d80:	4620      	mov	r0, r4
 8008d82:	f7ff ff73 	bl	8008c6c <_fflush_r>
 8008d86:	68e1      	ldr	r1, [r4, #12]
 8008d88:	4b06      	ldr	r3, [pc, #24]	; (8008da4 <cleanup_stdio+0x3c>)
 8008d8a:	4299      	cmp	r1, r3
 8008d8c:	d004      	beq.n	8008d98 <cleanup_stdio+0x30>
 8008d8e:	4620      	mov	r0, r4
 8008d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d94:	f7ff bf6a 	b.w	8008c6c <_fflush_r>
 8008d98:	bd10      	pop	{r4, pc}
 8008d9a:	bf00      	nop
 8008d9c:	20000780 	.word	0x20000780
 8008da0:	200007e8 	.word	0x200007e8
 8008da4:	20000850 	.word	0x20000850

08008da8 <global_stdio_init.part.0>:
 8008da8:	b510      	push	{r4, lr}
 8008daa:	4b0b      	ldr	r3, [pc, #44]	; (8008dd8 <global_stdio_init.part.0+0x30>)
 8008dac:	4c0b      	ldr	r4, [pc, #44]	; (8008ddc <global_stdio_init.part.0+0x34>)
 8008dae:	4a0c      	ldr	r2, [pc, #48]	; (8008de0 <global_stdio_init.part.0+0x38>)
 8008db0:	601a      	str	r2, [r3, #0]
 8008db2:	4620      	mov	r0, r4
 8008db4:	2200      	movs	r2, #0
 8008db6:	2104      	movs	r1, #4
 8008db8:	f7ff ff94 	bl	8008ce4 <std>
 8008dbc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	2109      	movs	r1, #9
 8008dc4:	f7ff ff8e 	bl	8008ce4 <std>
 8008dc8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008dcc:	2202      	movs	r2, #2
 8008dce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dd2:	2112      	movs	r1, #18
 8008dd4:	f7ff bf86 	b.w	8008ce4 <std>
 8008dd8:	200008b8 	.word	0x200008b8
 8008ddc:	20000780 	.word	0x20000780
 8008de0:	08008d51 	.word	0x08008d51

08008de4 <__sfp_lock_acquire>:
 8008de4:	4801      	ldr	r0, [pc, #4]	; (8008dec <__sfp_lock_acquire+0x8>)
 8008de6:	f000 bac2 	b.w	800936e <__retarget_lock_acquire_recursive>
 8008dea:	bf00      	nop
 8008dec:	200008c1 	.word	0x200008c1

08008df0 <__sfp_lock_release>:
 8008df0:	4801      	ldr	r0, [pc, #4]	; (8008df8 <__sfp_lock_release+0x8>)
 8008df2:	f000 babd 	b.w	8009370 <__retarget_lock_release_recursive>
 8008df6:	bf00      	nop
 8008df8:	200008c1 	.word	0x200008c1

08008dfc <__sinit>:
 8008dfc:	b510      	push	{r4, lr}
 8008dfe:	4604      	mov	r4, r0
 8008e00:	f7ff fff0 	bl	8008de4 <__sfp_lock_acquire>
 8008e04:	6a23      	ldr	r3, [r4, #32]
 8008e06:	b11b      	cbz	r3, 8008e10 <__sinit+0x14>
 8008e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e0c:	f7ff bff0 	b.w	8008df0 <__sfp_lock_release>
 8008e10:	4b04      	ldr	r3, [pc, #16]	; (8008e24 <__sinit+0x28>)
 8008e12:	6223      	str	r3, [r4, #32]
 8008e14:	4b04      	ldr	r3, [pc, #16]	; (8008e28 <__sinit+0x2c>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d1f5      	bne.n	8008e08 <__sinit+0xc>
 8008e1c:	f7ff ffc4 	bl	8008da8 <global_stdio_init.part.0>
 8008e20:	e7f2      	b.n	8008e08 <__sinit+0xc>
 8008e22:	bf00      	nop
 8008e24:	08008d69 	.word	0x08008d69
 8008e28:	200008b8 	.word	0x200008b8

08008e2c <_fwalk_sglue>:
 8008e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e30:	4607      	mov	r7, r0
 8008e32:	4688      	mov	r8, r1
 8008e34:	4614      	mov	r4, r2
 8008e36:	2600      	movs	r6, #0
 8008e38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e3c:	f1b9 0901 	subs.w	r9, r9, #1
 8008e40:	d505      	bpl.n	8008e4e <_fwalk_sglue+0x22>
 8008e42:	6824      	ldr	r4, [r4, #0]
 8008e44:	2c00      	cmp	r4, #0
 8008e46:	d1f7      	bne.n	8008e38 <_fwalk_sglue+0xc>
 8008e48:	4630      	mov	r0, r6
 8008e4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e4e:	89ab      	ldrh	r3, [r5, #12]
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d907      	bls.n	8008e64 <_fwalk_sglue+0x38>
 8008e54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e58:	3301      	adds	r3, #1
 8008e5a:	d003      	beq.n	8008e64 <_fwalk_sglue+0x38>
 8008e5c:	4629      	mov	r1, r5
 8008e5e:	4638      	mov	r0, r7
 8008e60:	47c0      	blx	r8
 8008e62:	4306      	orrs	r6, r0
 8008e64:	3568      	adds	r5, #104	; 0x68
 8008e66:	e7e9      	b.n	8008e3c <_fwalk_sglue+0x10>

08008e68 <iprintf>:
 8008e68:	b40f      	push	{r0, r1, r2, r3}
 8008e6a:	b507      	push	{r0, r1, r2, lr}
 8008e6c:	4906      	ldr	r1, [pc, #24]	; (8008e88 <iprintf+0x20>)
 8008e6e:	ab04      	add	r3, sp, #16
 8008e70:	6808      	ldr	r0, [r1, #0]
 8008e72:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e76:	6881      	ldr	r1, [r0, #8]
 8008e78:	9301      	str	r3, [sp, #4]
 8008e7a:	f001 fd9d 	bl	800a9b8 <_vfiprintf_r>
 8008e7e:	b003      	add	sp, #12
 8008e80:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e84:	b004      	add	sp, #16
 8008e86:	4770      	bx	lr
 8008e88:	200003c4 	.word	0x200003c4

08008e8c <_puts_r>:
 8008e8c:	6a03      	ldr	r3, [r0, #32]
 8008e8e:	b570      	push	{r4, r5, r6, lr}
 8008e90:	6884      	ldr	r4, [r0, #8]
 8008e92:	4605      	mov	r5, r0
 8008e94:	460e      	mov	r6, r1
 8008e96:	b90b      	cbnz	r3, 8008e9c <_puts_r+0x10>
 8008e98:	f7ff ffb0 	bl	8008dfc <__sinit>
 8008e9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e9e:	07db      	lsls	r3, r3, #31
 8008ea0:	d405      	bmi.n	8008eae <_puts_r+0x22>
 8008ea2:	89a3      	ldrh	r3, [r4, #12]
 8008ea4:	0598      	lsls	r0, r3, #22
 8008ea6:	d402      	bmi.n	8008eae <_puts_r+0x22>
 8008ea8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008eaa:	f000 fa60 	bl	800936e <__retarget_lock_acquire_recursive>
 8008eae:	89a3      	ldrh	r3, [r4, #12]
 8008eb0:	0719      	lsls	r1, r3, #28
 8008eb2:	d513      	bpl.n	8008edc <_puts_r+0x50>
 8008eb4:	6923      	ldr	r3, [r4, #16]
 8008eb6:	b18b      	cbz	r3, 8008edc <_puts_r+0x50>
 8008eb8:	3e01      	subs	r6, #1
 8008eba:	68a3      	ldr	r3, [r4, #8]
 8008ebc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	60a3      	str	r3, [r4, #8]
 8008ec4:	b9e9      	cbnz	r1, 8008f02 <_puts_r+0x76>
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	da2e      	bge.n	8008f28 <_puts_r+0x9c>
 8008eca:	4622      	mov	r2, r4
 8008ecc:	210a      	movs	r1, #10
 8008ece:	4628      	mov	r0, r5
 8008ed0:	f000 f929 	bl	8009126 <__swbuf_r>
 8008ed4:	3001      	adds	r0, #1
 8008ed6:	d007      	beq.n	8008ee8 <_puts_r+0x5c>
 8008ed8:	250a      	movs	r5, #10
 8008eda:	e007      	b.n	8008eec <_puts_r+0x60>
 8008edc:	4621      	mov	r1, r4
 8008ede:	4628      	mov	r0, r5
 8008ee0:	f000 f95e 	bl	80091a0 <__swsetup_r>
 8008ee4:	2800      	cmp	r0, #0
 8008ee6:	d0e7      	beq.n	8008eb8 <_puts_r+0x2c>
 8008ee8:	f04f 35ff 	mov.w	r5, #4294967295
 8008eec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008eee:	07da      	lsls	r2, r3, #31
 8008ef0:	d405      	bmi.n	8008efe <_puts_r+0x72>
 8008ef2:	89a3      	ldrh	r3, [r4, #12]
 8008ef4:	059b      	lsls	r3, r3, #22
 8008ef6:	d402      	bmi.n	8008efe <_puts_r+0x72>
 8008ef8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008efa:	f000 fa39 	bl	8009370 <__retarget_lock_release_recursive>
 8008efe:	4628      	mov	r0, r5
 8008f00:	bd70      	pop	{r4, r5, r6, pc}
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	da04      	bge.n	8008f10 <_puts_r+0x84>
 8008f06:	69a2      	ldr	r2, [r4, #24]
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	dc06      	bgt.n	8008f1a <_puts_r+0x8e>
 8008f0c:	290a      	cmp	r1, #10
 8008f0e:	d004      	beq.n	8008f1a <_puts_r+0x8e>
 8008f10:	6823      	ldr	r3, [r4, #0]
 8008f12:	1c5a      	adds	r2, r3, #1
 8008f14:	6022      	str	r2, [r4, #0]
 8008f16:	7019      	strb	r1, [r3, #0]
 8008f18:	e7cf      	b.n	8008eba <_puts_r+0x2e>
 8008f1a:	4622      	mov	r2, r4
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	f000 f902 	bl	8009126 <__swbuf_r>
 8008f22:	3001      	adds	r0, #1
 8008f24:	d1c9      	bne.n	8008eba <_puts_r+0x2e>
 8008f26:	e7df      	b.n	8008ee8 <_puts_r+0x5c>
 8008f28:	6823      	ldr	r3, [r4, #0]
 8008f2a:	250a      	movs	r5, #10
 8008f2c:	1c5a      	adds	r2, r3, #1
 8008f2e:	6022      	str	r2, [r4, #0]
 8008f30:	701d      	strb	r5, [r3, #0]
 8008f32:	e7db      	b.n	8008eec <_puts_r+0x60>

08008f34 <puts>:
 8008f34:	4b02      	ldr	r3, [pc, #8]	; (8008f40 <puts+0xc>)
 8008f36:	4601      	mov	r1, r0
 8008f38:	6818      	ldr	r0, [r3, #0]
 8008f3a:	f7ff bfa7 	b.w	8008e8c <_puts_r>
 8008f3e:	bf00      	nop
 8008f40:	200003c4 	.word	0x200003c4

08008f44 <setvbuf>:
 8008f44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f48:	461d      	mov	r5, r3
 8008f4a:	4b54      	ldr	r3, [pc, #336]	; (800909c <setvbuf+0x158>)
 8008f4c:	681f      	ldr	r7, [r3, #0]
 8008f4e:	4604      	mov	r4, r0
 8008f50:	460e      	mov	r6, r1
 8008f52:	4690      	mov	r8, r2
 8008f54:	b127      	cbz	r7, 8008f60 <setvbuf+0x1c>
 8008f56:	6a3b      	ldr	r3, [r7, #32]
 8008f58:	b913      	cbnz	r3, 8008f60 <setvbuf+0x1c>
 8008f5a:	4638      	mov	r0, r7
 8008f5c:	f7ff ff4e 	bl	8008dfc <__sinit>
 8008f60:	f1b8 0f02 	cmp.w	r8, #2
 8008f64:	d006      	beq.n	8008f74 <setvbuf+0x30>
 8008f66:	f1b8 0f01 	cmp.w	r8, #1
 8008f6a:	f200 8094 	bhi.w	8009096 <setvbuf+0x152>
 8008f6e:	2d00      	cmp	r5, #0
 8008f70:	f2c0 8091 	blt.w	8009096 <setvbuf+0x152>
 8008f74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f76:	07da      	lsls	r2, r3, #31
 8008f78:	d405      	bmi.n	8008f86 <setvbuf+0x42>
 8008f7a:	89a3      	ldrh	r3, [r4, #12]
 8008f7c:	059b      	lsls	r3, r3, #22
 8008f7e:	d402      	bmi.n	8008f86 <setvbuf+0x42>
 8008f80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f82:	f000 f9f4 	bl	800936e <__retarget_lock_acquire_recursive>
 8008f86:	4621      	mov	r1, r4
 8008f88:	4638      	mov	r0, r7
 8008f8a:	f7ff fe6f 	bl	8008c6c <_fflush_r>
 8008f8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f90:	b141      	cbz	r1, 8008fa4 <setvbuf+0x60>
 8008f92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f96:	4299      	cmp	r1, r3
 8008f98:	d002      	beq.n	8008fa0 <setvbuf+0x5c>
 8008f9a:	4638      	mov	r0, r7
 8008f9c:	f001 f866 	bl	800a06c <_free_r>
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	6363      	str	r3, [r4, #52]	; 0x34
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	61a3      	str	r3, [r4, #24]
 8008fa8:	6063      	str	r3, [r4, #4]
 8008faa:	89a3      	ldrh	r3, [r4, #12]
 8008fac:	0618      	lsls	r0, r3, #24
 8008fae:	d503      	bpl.n	8008fb8 <setvbuf+0x74>
 8008fb0:	6921      	ldr	r1, [r4, #16]
 8008fb2:	4638      	mov	r0, r7
 8008fb4:	f001 f85a 	bl	800a06c <_free_r>
 8008fb8:	89a3      	ldrh	r3, [r4, #12]
 8008fba:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008fbe:	f023 0303 	bic.w	r3, r3, #3
 8008fc2:	f1b8 0f02 	cmp.w	r8, #2
 8008fc6:	81a3      	strh	r3, [r4, #12]
 8008fc8:	d05f      	beq.n	800908a <setvbuf+0x146>
 8008fca:	ab01      	add	r3, sp, #4
 8008fcc:	466a      	mov	r2, sp
 8008fce:	4621      	mov	r1, r4
 8008fd0:	4638      	mov	r0, r7
 8008fd2:	f001 fe0b 	bl	800abec <__swhatbuf_r>
 8008fd6:	89a3      	ldrh	r3, [r4, #12]
 8008fd8:	4318      	orrs	r0, r3
 8008fda:	81a0      	strh	r0, [r4, #12]
 8008fdc:	bb2d      	cbnz	r5, 800902a <setvbuf+0xe6>
 8008fde:	9d00      	ldr	r5, [sp, #0]
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	f001 f88f 	bl	800a104 <malloc>
 8008fe6:	4606      	mov	r6, r0
 8008fe8:	2800      	cmp	r0, #0
 8008fea:	d150      	bne.n	800908e <setvbuf+0x14a>
 8008fec:	f8dd 9000 	ldr.w	r9, [sp]
 8008ff0:	45a9      	cmp	r9, r5
 8008ff2:	d13e      	bne.n	8009072 <setvbuf+0x12e>
 8008ff4:	f04f 35ff 	mov.w	r5, #4294967295
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	60a2      	str	r2, [r4, #8]
 8008ffc:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8009000:	6022      	str	r2, [r4, #0]
 8009002:	6122      	str	r2, [r4, #16]
 8009004:	2201      	movs	r2, #1
 8009006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800900a:	6162      	str	r2, [r4, #20]
 800900c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800900e:	f043 0302 	orr.w	r3, r3, #2
 8009012:	07d1      	lsls	r1, r2, #31
 8009014:	81a3      	strh	r3, [r4, #12]
 8009016:	d404      	bmi.n	8009022 <setvbuf+0xde>
 8009018:	059b      	lsls	r3, r3, #22
 800901a:	d402      	bmi.n	8009022 <setvbuf+0xde>
 800901c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800901e:	f000 f9a7 	bl	8009370 <__retarget_lock_release_recursive>
 8009022:	4628      	mov	r0, r5
 8009024:	b003      	add	sp, #12
 8009026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800902a:	2e00      	cmp	r6, #0
 800902c:	d0d8      	beq.n	8008fe0 <setvbuf+0x9c>
 800902e:	6a3b      	ldr	r3, [r7, #32]
 8009030:	b913      	cbnz	r3, 8009038 <setvbuf+0xf4>
 8009032:	4638      	mov	r0, r7
 8009034:	f7ff fee2 	bl	8008dfc <__sinit>
 8009038:	f1b8 0f01 	cmp.w	r8, #1
 800903c:	bf08      	it	eq
 800903e:	89a3      	ldrheq	r3, [r4, #12]
 8009040:	6026      	str	r6, [r4, #0]
 8009042:	bf04      	itt	eq
 8009044:	f043 0301 	orreq.w	r3, r3, #1
 8009048:	81a3      	strheq	r3, [r4, #12]
 800904a:	89a3      	ldrh	r3, [r4, #12]
 800904c:	f013 0208 	ands.w	r2, r3, #8
 8009050:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009054:	d01d      	beq.n	8009092 <setvbuf+0x14e>
 8009056:	07da      	lsls	r2, r3, #31
 8009058:	bf41      	itttt	mi
 800905a:	2200      	movmi	r2, #0
 800905c:	426d      	negmi	r5, r5
 800905e:	60a2      	strmi	r2, [r4, #8]
 8009060:	61a5      	strmi	r5, [r4, #24]
 8009062:	bf58      	it	pl
 8009064:	60a5      	strpl	r5, [r4, #8]
 8009066:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009068:	f015 0501 	ands.w	r5, r5, #1
 800906c:	d0d4      	beq.n	8009018 <setvbuf+0xd4>
 800906e:	2500      	movs	r5, #0
 8009070:	e7d7      	b.n	8009022 <setvbuf+0xde>
 8009072:	4648      	mov	r0, r9
 8009074:	f001 f846 	bl	800a104 <malloc>
 8009078:	4606      	mov	r6, r0
 800907a:	2800      	cmp	r0, #0
 800907c:	d0ba      	beq.n	8008ff4 <setvbuf+0xb0>
 800907e:	89a3      	ldrh	r3, [r4, #12]
 8009080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009084:	81a3      	strh	r3, [r4, #12]
 8009086:	464d      	mov	r5, r9
 8009088:	e7d1      	b.n	800902e <setvbuf+0xea>
 800908a:	2500      	movs	r5, #0
 800908c:	e7b4      	b.n	8008ff8 <setvbuf+0xb4>
 800908e:	46a9      	mov	r9, r5
 8009090:	e7f5      	b.n	800907e <setvbuf+0x13a>
 8009092:	60a2      	str	r2, [r4, #8]
 8009094:	e7e7      	b.n	8009066 <setvbuf+0x122>
 8009096:	f04f 35ff 	mov.w	r5, #4294967295
 800909a:	e7c2      	b.n	8009022 <setvbuf+0xde>
 800909c:	200003c4 	.word	0x200003c4

080090a0 <__sread>:
 80090a0:	b510      	push	{r4, lr}
 80090a2:	460c      	mov	r4, r1
 80090a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090a8:	f000 f912 	bl	80092d0 <_read_r>
 80090ac:	2800      	cmp	r0, #0
 80090ae:	bfab      	itete	ge
 80090b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80090b2:	89a3      	ldrhlt	r3, [r4, #12]
 80090b4:	181b      	addge	r3, r3, r0
 80090b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80090ba:	bfac      	ite	ge
 80090bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80090be:	81a3      	strhlt	r3, [r4, #12]
 80090c0:	bd10      	pop	{r4, pc}

080090c2 <__swrite>:
 80090c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090c6:	461f      	mov	r7, r3
 80090c8:	898b      	ldrh	r3, [r1, #12]
 80090ca:	05db      	lsls	r3, r3, #23
 80090cc:	4605      	mov	r5, r0
 80090ce:	460c      	mov	r4, r1
 80090d0:	4616      	mov	r6, r2
 80090d2:	d505      	bpl.n	80090e0 <__swrite+0x1e>
 80090d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090d8:	2302      	movs	r3, #2
 80090da:	2200      	movs	r2, #0
 80090dc:	f000 f8e6 	bl	80092ac <_lseek_r>
 80090e0:	89a3      	ldrh	r3, [r4, #12]
 80090e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80090ea:	81a3      	strh	r3, [r4, #12]
 80090ec:	4632      	mov	r2, r6
 80090ee:	463b      	mov	r3, r7
 80090f0:	4628      	mov	r0, r5
 80090f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090f6:	f000 b8fd 	b.w	80092f4 <_write_r>

080090fa <__sseek>:
 80090fa:	b510      	push	{r4, lr}
 80090fc:	460c      	mov	r4, r1
 80090fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009102:	f000 f8d3 	bl	80092ac <_lseek_r>
 8009106:	1c43      	adds	r3, r0, #1
 8009108:	89a3      	ldrh	r3, [r4, #12]
 800910a:	bf15      	itete	ne
 800910c:	6560      	strne	r0, [r4, #84]	; 0x54
 800910e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009112:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009116:	81a3      	strheq	r3, [r4, #12]
 8009118:	bf18      	it	ne
 800911a:	81a3      	strhne	r3, [r4, #12]
 800911c:	bd10      	pop	{r4, pc}

0800911e <__sclose>:
 800911e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009122:	f000 b8b3 	b.w	800928c <_close_r>

08009126 <__swbuf_r>:
 8009126:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009128:	460e      	mov	r6, r1
 800912a:	4614      	mov	r4, r2
 800912c:	4605      	mov	r5, r0
 800912e:	b118      	cbz	r0, 8009138 <__swbuf_r+0x12>
 8009130:	6a03      	ldr	r3, [r0, #32]
 8009132:	b90b      	cbnz	r3, 8009138 <__swbuf_r+0x12>
 8009134:	f7ff fe62 	bl	8008dfc <__sinit>
 8009138:	69a3      	ldr	r3, [r4, #24]
 800913a:	60a3      	str	r3, [r4, #8]
 800913c:	89a3      	ldrh	r3, [r4, #12]
 800913e:	071a      	lsls	r2, r3, #28
 8009140:	d525      	bpl.n	800918e <__swbuf_r+0x68>
 8009142:	6923      	ldr	r3, [r4, #16]
 8009144:	b31b      	cbz	r3, 800918e <__swbuf_r+0x68>
 8009146:	6823      	ldr	r3, [r4, #0]
 8009148:	6922      	ldr	r2, [r4, #16]
 800914a:	1a98      	subs	r0, r3, r2
 800914c:	6963      	ldr	r3, [r4, #20]
 800914e:	b2f6      	uxtb	r6, r6
 8009150:	4283      	cmp	r3, r0
 8009152:	4637      	mov	r7, r6
 8009154:	dc04      	bgt.n	8009160 <__swbuf_r+0x3a>
 8009156:	4621      	mov	r1, r4
 8009158:	4628      	mov	r0, r5
 800915a:	f7ff fd87 	bl	8008c6c <_fflush_r>
 800915e:	b9e0      	cbnz	r0, 800919a <__swbuf_r+0x74>
 8009160:	68a3      	ldr	r3, [r4, #8]
 8009162:	3b01      	subs	r3, #1
 8009164:	60a3      	str	r3, [r4, #8]
 8009166:	6823      	ldr	r3, [r4, #0]
 8009168:	1c5a      	adds	r2, r3, #1
 800916a:	6022      	str	r2, [r4, #0]
 800916c:	701e      	strb	r6, [r3, #0]
 800916e:	6962      	ldr	r2, [r4, #20]
 8009170:	1c43      	adds	r3, r0, #1
 8009172:	429a      	cmp	r2, r3
 8009174:	d004      	beq.n	8009180 <__swbuf_r+0x5a>
 8009176:	89a3      	ldrh	r3, [r4, #12]
 8009178:	07db      	lsls	r3, r3, #31
 800917a:	d506      	bpl.n	800918a <__swbuf_r+0x64>
 800917c:	2e0a      	cmp	r6, #10
 800917e:	d104      	bne.n	800918a <__swbuf_r+0x64>
 8009180:	4621      	mov	r1, r4
 8009182:	4628      	mov	r0, r5
 8009184:	f7ff fd72 	bl	8008c6c <_fflush_r>
 8009188:	b938      	cbnz	r0, 800919a <__swbuf_r+0x74>
 800918a:	4638      	mov	r0, r7
 800918c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800918e:	4621      	mov	r1, r4
 8009190:	4628      	mov	r0, r5
 8009192:	f000 f805 	bl	80091a0 <__swsetup_r>
 8009196:	2800      	cmp	r0, #0
 8009198:	d0d5      	beq.n	8009146 <__swbuf_r+0x20>
 800919a:	f04f 37ff 	mov.w	r7, #4294967295
 800919e:	e7f4      	b.n	800918a <__swbuf_r+0x64>

080091a0 <__swsetup_r>:
 80091a0:	b538      	push	{r3, r4, r5, lr}
 80091a2:	4b2a      	ldr	r3, [pc, #168]	; (800924c <__swsetup_r+0xac>)
 80091a4:	4605      	mov	r5, r0
 80091a6:	6818      	ldr	r0, [r3, #0]
 80091a8:	460c      	mov	r4, r1
 80091aa:	b118      	cbz	r0, 80091b4 <__swsetup_r+0x14>
 80091ac:	6a03      	ldr	r3, [r0, #32]
 80091ae:	b90b      	cbnz	r3, 80091b4 <__swsetup_r+0x14>
 80091b0:	f7ff fe24 	bl	8008dfc <__sinit>
 80091b4:	89a3      	ldrh	r3, [r4, #12]
 80091b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091ba:	0718      	lsls	r0, r3, #28
 80091bc:	d422      	bmi.n	8009204 <__swsetup_r+0x64>
 80091be:	06d9      	lsls	r1, r3, #27
 80091c0:	d407      	bmi.n	80091d2 <__swsetup_r+0x32>
 80091c2:	2309      	movs	r3, #9
 80091c4:	602b      	str	r3, [r5, #0]
 80091c6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80091ca:	81a3      	strh	r3, [r4, #12]
 80091cc:	f04f 30ff 	mov.w	r0, #4294967295
 80091d0:	e034      	b.n	800923c <__swsetup_r+0x9c>
 80091d2:	0758      	lsls	r0, r3, #29
 80091d4:	d512      	bpl.n	80091fc <__swsetup_r+0x5c>
 80091d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091d8:	b141      	cbz	r1, 80091ec <__swsetup_r+0x4c>
 80091da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091de:	4299      	cmp	r1, r3
 80091e0:	d002      	beq.n	80091e8 <__swsetup_r+0x48>
 80091e2:	4628      	mov	r0, r5
 80091e4:	f000 ff42 	bl	800a06c <_free_r>
 80091e8:	2300      	movs	r3, #0
 80091ea:	6363      	str	r3, [r4, #52]	; 0x34
 80091ec:	89a3      	ldrh	r3, [r4, #12]
 80091ee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80091f2:	81a3      	strh	r3, [r4, #12]
 80091f4:	2300      	movs	r3, #0
 80091f6:	6063      	str	r3, [r4, #4]
 80091f8:	6923      	ldr	r3, [r4, #16]
 80091fa:	6023      	str	r3, [r4, #0]
 80091fc:	89a3      	ldrh	r3, [r4, #12]
 80091fe:	f043 0308 	orr.w	r3, r3, #8
 8009202:	81a3      	strh	r3, [r4, #12]
 8009204:	6923      	ldr	r3, [r4, #16]
 8009206:	b94b      	cbnz	r3, 800921c <__swsetup_r+0x7c>
 8009208:	89a3      	ldrh	r3, [r4, #12]
 800920a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800920e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009212:	d003      	beq.n	800921c <__swsetup_r+0x7c>
 8009214:	4621      	mov	r1, r4
 8009216:	4628      	mov	r0, r5
 8009218:	f001 fd0e 	bl	800ac38 <__smakebuf_r>
 800921c:	89a0      	ldrh	r0, [r4, #12]
 800921e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009222:	f010 0301 	ands.w	r3, r0, #1
 8009226:	d00a      	beq.n	800923e <__swsetup_r+0x9e>
 8009228:	2300      	movs	r3, #0
 800922a:	60a3      	str	r3, [r4, #8]
 800922c:	6963      	ldr	r3, [r4, #20]
 800922e:	425b      	negs	r3, r3
 8009230:	61a3      	str	r3, [r4, #24]
 8009232:	6923      	ldr	r3, [r4, #16]
 8009234:	b943      	cbnz	r3, 8009248 <__swsetup_r+0xa8>
 8009236:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800923a:	d1c4      	bne.n	80091c6 <__swsetup_r+0x26>
 800923c:	bd38      	pop	{r3, r4, r5, pc}
 800923e:	0781      	lsls	r1, r0, #30
 8009240:	bf58      	it	pl
 8009242:	6963      	ldrpl	r3, [r4, #20]
 8009244:	60a3      	str	r3, [r4, #8]
 8009246:	e7f4      	b.n	8009232 <__swsetup_r+0x92>
 8009248:	2000      	movs	r0, #0
 800924a:	e7f7      	b.n	800923c <__swsetup_r+0x9c>
 800924c:	200003c4 	.word	0x200003c4

08009250 <memset>:
 8009250:	4402      	add	r2, r0
 8009252:	4603      	mov	r3, r0
 8009254:	4293      	cmp	r3, r2
 8009256:	d100      	bne.n	800925a <memset+0xa>
 8009258:	4770      	bx	lr
 800925a:	f803 1b01 	strb.w	r1, [r3], #1
 800925e:	e7f9      	b.n	8009254 <memset+0x4>

08009260 <strncmp>:
 8009260:	b510      	push	{r4, lr}
 8009262:	b16a      	cbz	r2, 8009280 <strncmp+0x20>
 8009264:	3901      	subs	r1, #1
 8009266:	1884      	adds	r4, r0, r2
 8009268:	f810 2b01 	ldrb.w	r2, [r0], #1
 800926c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009270:	429a      	cmp	r2, r3
 8009272:	d103      	bne.n	800927c <strncmp+0x1c>
 8009274:	42a0      	cmp	r0, r4
 8009276:	d001      	beq.n	800927c <strncmp+0x1c>
 8009278:	2a00      	cmp	r2, #0
 800927a:	d1f5      	bne.n	8009268 <strncmp+0x8>
 800927c:	1ad0      	subs	r0, r2, r3
 800927e:	bd10      	pop	{r4, pc}
 8009280:	4610      	mov	r0, r2
 8009282:	e7fc      	b.n	800927e <strncmp+0x1e>

08009284 <_localeconv_r>:
 8009284:	4800      	ldr	r0, [pc, #0]	; (8009288 <_localeconv_r+0x4>)
 8009286:	4770      	bx	lr
 8009288:	200004b8 	.word	0x200004b8

0800928c <_close_r>:
 800928c:	b538      	push	{r3, r4, r5, lr}
 800928e:	4d06      	ldr	r5, [pc, #24]	; (80092a8 <_close_r+0x1c>)
 8009290:	2300      	movs	r3, #0
 8009292:	4604      	mov	r4, r0
 8009294:	4608      	mov	r0, r1
 8009296:	602b      	str	r3, [r5, #0]
 8009298:	f7f8 fe83 	bl	8001fa2 <_close>
 800929c:	1c43      	adds	r3, r0, #1
 800929e:	d102      	bne.n	80092a6 <_close_r+0x1a>
 80092a0:	682b      	ldr	r3, [r5, #0]
 80092a2:	b103      	cbz	r3, 80092a6 <_close_r+0x1a>
 80092a4:	6023      	str	r3, [r4, #0]
 80092a6:	bd38      	pop	{r3, r4, r5, pc}
 80092a8:	200008bc 	.word	0x200008bc

080092ac <_lseek_r>:
 80092ac:	b538      	push	{r3, r4, r5, lr}
 80092ae:	4d07      	ldr	r5, [pc, #28]	; (80092cc <_lseek_r+0x20>)
 80092b0:	4604      	mov	r4, r0
 80092b2:	4608      	mov	r0, r1
 80092b4:	4611      	mov	r1, r2
 80092b6:	2200      	movs	r2, #0
 80092b8:	602a      	str	r2, [r5, #0]
 80092ba:	461a      	mov	r2, r3
 80092bc:	f7f8 fe98 	bl	8001ff0 <_lseek>
 80092c0:	1c43      	adds	r3, r0, #1
 80092c2:	d102      	bne.n	80092ca <_lseek_r+0x1e>
 80092c4:	682b      	ldr	r3, [r5, #0]
 80092c6:	b103      	cbz	r3, 80092ca <_lseek_r+0x1e>
 80092c8:	6023      	str	r3, [r4, #0]
 80092ca:	bd38      	pop	{r3, r4, r5, pc}
 80092cc:	200008bc 	.word	0x200008bc

080092d0 <_read_r>:
 80092d0:	b538      	push	{r3, r4, r5, lr}
 80092d2:	4d07      	ldr	r5, [pc, #28]	; (80092f0 <_read_r+0x20>)
 80092d4:	4604      	mov	r4, r0
 80092d6:	4608      	mov	r0, r1
 80092d8:	4611      	mov	r1, r2
 80092da:	2200      	movs	r2, #0
 80092dc:	602a      	str	r2, [r5, #0]
 80092de:	461a      	mov	r2, r3
 80092e0:	f7f8 fe42 	bl	8001f68 <_read>
 80092e4:	1c43      	adds	r3, r0, #1
 80092e6:	d102      	bne.n	80092ee <_read_r+0x1e>
 80092e8:	682b      	ldr	r3, [r5, #0]
 80092ea:	b103      	cbz	r3, 80092ee <_read_r+0x1e>
 80092ec:	6023      	str	r3, [r4, #0]
 80092ee:	bd38      	pop	{r3, r4, r5, pc}
 80092f0:	200008bc 	.word	0x200008bc

080092f4 <_write_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	4d07      	ldr	r5, [pc, #28]	; (8009314 <_write_r+0x20>)
 80092f8:	4604      	mov	r4, r0
 80092fa:	4608      	mov	r0, r1
 80092fc:	4611      	mov	r1, r2
 80092fe:	2200      	movs	r2, #0
 8009300:	602a      	str	r2, [r5, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	f7f7 ffe8 	bl	80012d8 <_write>
 8009308:	1c43      	adds	r3, r0, #1
 800930a:	d102      	bne.n	8009312 <_write_r+0x1e>
 800930c:	682b      	ldr	r3, [r5, #0]
 800930e:	b103      	cbz	r3, 8009312 <_write_r+0x1e>
 8009310:	6023      	str	r3, [r4, #0]
 8009312:	bd38      	pop	{r3, r4, r5, pc}
 8009314:	200008bc 	.word	0x200008bc

08009318 <__errno>:
 8009318:	4b01      	ldr	r3, [pc, #4]	; (8009320 <__errno+0x8>)
 800931a:	6818      	ldr	r0, [r3, #0]
 800931c:	4770      	bx	lr
 800931e:	bf00      	nop
 8009320:	200003c4 	.word	0x200003c4

08009324 <__libc_init_array>:
 8009324:	b570      	push	{r4, r5, r6, lr}
 8009326:	4d0d      	ldr	r5, [pc, #52]	; (800935c <__libc_init_array+0x38>)
 8009328:	4c0d      	ldr	r4, [pc, #52]	; (8009360 <__libc_init_array+0x3c>)
 800932a:	1b64      	subs	r4, r4, r5
 800932c:	10a4      	asrs	r4, r4, #2
 800932e:	2600      	movs	r6, #0
 8009330:	42a6      	cmp	r6, r4
 8009332:	d109      	bne.n	8009348 <__libc_init_array+0x24>
 8009334:	4d0b      	ldr	r5, [pc, #44]	; (8009364 <__libc_init_array+0x40>)
 8009336:	4c0c      	ldr	r4, [pc, #48]	; (8009368 <__libc_init_array+0x44>)
 8009338:	f001 fdac 	bl	800ae94 <_init>
 800933c:	1b64      	subs	r4, r4, r5
 800933e:	10a4      	asrs	r4, r4, #2
 8009340:	2600      	movs	r6, #0
 8009342:	42a6      	cmp	r6, r4
 8009344:	d105      	bne.n	8009352 <__libc_init_array+0x2e>
 8009346:	bd70      	pop	{r4, r5, r6, pc}
 8009348:	f855 3b04 	ldr.w	r3, [r5], #4
 800934c:	4798      	blx	r3
 800934e:	3601      	adds	r6, #1
 8009350:	e7ee      	b.n	8009330 <__libc_init_array+0xc>
 8009352:	f855 3b04 	ldr.w	r3, [r5], #4
 8009356:	4798      	blx	r3
 8009358:	3601      	adds	r6, #1
 800935a:	e7f2      	b.n	8009342 <__libc_init_array+0x1e>
 800935c:	0800b7c4 	.word	0x0800b7c4
 8009360:	0800b7c4 	.word	0x0800b7c4
 8009364:	0800b7c4 	.word	0x0800b7c4
 8009368:	0800b7c8 	.word	0x0800b7c8

0800936c <__retarget_lock_init_recursive>:
 800936c:	4770      	bx	lr

0800936e <__retarget_lock_acquire_recursive>:
 800936e:	4770      	bx	lr

08009370 <__retarget_lock_release_recursive>:
 8009370:	4770      	bx	lr

08009372 <quorem>:
 8009372:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009376:	6903      	ldr	r3, [r0, #16]
 8009378:	690c      	ldr	r4, [r1, #16]
 800937a:	42a3      	cmp	r3, r4
 800937c:	4607      	mov	r7, r0
 800937e:	db7e      	blt.n	800947e <quorem+0x10c>
 8009380:	3c01      	subs	r4, #1
 8009382:	f101 0814 	add.w	r8, r1, #20
 8009386:	f100 0514 	add.w	r5, r0, #20
 800938a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800938e:	9301      	str	r3, [sp, #4]
 8009390:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009394:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009398:	3301      	adds	r3, #1
 800939a:	429a      	cmp	r2, r3
 800939c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80093a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80093a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80093a8:	d331      	bcc.n	800940e <quorem+0x9c>
 80093aa:	f04f 0e00 	mov.w	lr, #0
 80093ae:	4640      	mov	r0, r8
 80093b0:	46ac      	mov	ip, r5
 80093b2:	46f2      	mov	sl, lr
 80093b4:	f850 2b04 	ldr.w	r2, [r0], #4
 80093b8:	b293      	uxth	r3, r2
 80093ba:	fb06 e303 	mla	r3, r6, r3, lr
 80093be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80093c2:	0c1a      	lsrs	r2, r3, #16
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	ebaa 0303 	sub.w	r3, sl, r3
 80093ca:	f8dc a000 	ldr.w	sl, [ip]
 80093ce:	fa13 f38a 	uxtah	r3, r3, sl
 80093d2:	fb06 220e 	mla	r2, r6, lr, r2
 80093d6:	9300      	str	r3, [sp, #0]
 80093d8:	9b00      	ldr	r3, [sp, #0]
 80093da:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80093de:	b292      	uxth	r2, r2
 80093e0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80093e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80093e8:	f8bd 3000 	ldrh.w	r3, [sp]
 80093ec:	4581      	cmp	r9, r0
 80093ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80093f2:	f84c 3b04 	str.w	r3, [ip], #4
 80093f6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80093fa:	d2db      	bcs.n	80093b4 <quorem+0x42>
 80093fc:	f855 300b 	ldr.w	r3, [r5, fp]
 8009400:	b92b      	cbnz	r3, 800940e <quorem+0x9c>
 8009402:	9b01      	ldr	r3, [sp, #4]
 8009404:	3b04      	subs	r3, #4
 8009406:	429d      	cmp	r5, r3
 8009408:	461a      	mov	r2, r3
 800940a:	d32c      	bcc.n	8009466 <quorem+0xf4>
 800940c:	613c      	str	r4, [r7, #16]
 800940e:	4638      	mov	r0, r7
 8009410:	f001 f9a8 	bl	800a764 <__mcmp>
 8009414:	2800      	cmp	r0, #0
 8009416:	db22      	blt.n	800945e <quorem+0xec>
 8009418:	3601      	adds	r6, #1
 800941a:	4629      	mov	r1, r5
 800941c:	2000      	movs	r0, #0
 800941e:	f858 2b04 	ldr.w	r2, [r8], #4
 8009422:	f8d1 c000 	ldr.w	ip, [r1]
 8009426:	b293      	uxth	r3, r2
 8009428:	1ac3      	subs	r3, r0, r3
 800942a:	0c12      	lsrs	r2, r2, #16
 800942c:	fa13 f38c 	uxtah	r3, r3, ip
 8009430:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009434:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009438:	b29b      	uxth	r3, r3
 800943a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800943e:	45c1      	cmp	r9, r8
 8009440:	f841 3b04 	str.w	r3, [r1], #4
 8009444:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009448:	d2e9      	bcs.n	800941e <quorem+0xac>
 800944a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800944e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009452:	b922      	cbnz	r2, 800945e <quorem+0xec>
 8009454:	3b04      	subs	r3, #4
 8009456:	429d      	cmp	r5, r3
 8009458:	461a      	mov	r2, r3
 800945a:	d30a      	bcc.n	8009472 <quorem+0x100>
 800945c:	613c      	str	r4, [r7, #16]
 800945e:	4630      	mov	r0, r6
 8009460:	b003      	add	sp, #12
 8009462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009466:	6812      	ldr	r2, [r2, #0]
 8009468:	3b04      	subs	r3, #4
 800946a:	2a00      	cmp	r2, #0
 800946c:	d1ce      	bne.n	800940c <quorem+0x9a>
 800946e:	3c01      	subs	r4, #1
 8009470:	e7c9      	b.n	8009406 <quorem+0x94>
 8009472:	6812      	ldr	r2, [r2, #0]
 8009474:	3b04      	subs	r3, #4
 8009476:	2a00      	cmp	r2, #0
 8009478:	d1f0      	bne.n	800945c <quorem+0xea>
 800947a:	3c01      	subs	r4, #1
 800947c:	e7eb      	b.n	8009456 <quorem+0xe4>
 800947e:	2000      	movs	r0, #0
 8009480:	e7ee      	b.n	8009460 <quorem+0xee>
 8009482:	0000      	movs	r0, r0
 8009484:	0000      	movs	r0, r0
	...

08009488 <_dtoa_r>:
 8009488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800948c:	ed2d 8b04 	vpush	{d8-d9}
 8009490:	69c5      	ldr	r5, [r0, #28]
 8009492:	b093      	sub	sp, #76	; 0x4c
 8009494:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009498:	ec57 6b10 	vmov	r6, r7, d0
 800949c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80094a0:	9107      	str	r1, [sp, #28]
 80094a2:	4604      	mov	r4, r0
 80094a4:	920a      	str	r2, [sp, #40]	; 0x28
 80094a6:	930d      	str	r3, [sp, #52]	; 0x34
 80094a8:	b975      	cbnz	r5, 80094c8 <_dtoa_r+0x40>
 80094aa:	2010      	movs	r0, #16
 80094ac:	f000 fe2a 	bl	800a104 <malloc>
 80094b0:	4602      	mov	r2, r0
 80094b2:	61e0      	str	r0, [r4, #28]
 80094b4:	b920      	cbnz	r0, 80094c0 <_dtoa_r+0x38>
 80094b6:	4bae      	ldr	r3, [pc, #696]	; (8009770 <_dtoa_r+0x2e8>)
 80094b8:	21ef      	movs	r1, #239	; 0xef
 80094ba:	48ae      	ldr	r0, [pc, #696]	; (8009774 <_dtoa_r+0x2ec>)
 80094bc:	f001 fc38 	bl	800ad30 <__assert_func>
 80094c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80094c4:	6005      	str	r5, [r0, #0]
 80094c6:	60c5      	str	r5, [r0, #12]
 80094c8:	69e3      	ldr	r3, [r4, #28]
 80094ca:	6819      	ldr	r1, [r3, #0]
 80094cc:	b151      	cbz	r1, 80094e4 <_dtoa_r+0x5c>
 80094ce:	685a      	ldr	r2, [r3, #4]
 80094d0:	604a      	str	r2, [r1, #4]
 80094d2:	2301      	movs	r3, #1
 80094d4:	4093      	lsls	r3, r2
 80094d6:	608b      	str	r3, [r1, #8]
 80094d8:	4620      	mov	r0, r4
 80094da:	f000 ff07 	bl	800a2ec <_Bfree>
 80094de:	69e3      	ldr	r3, [r4, #28]
 80094e0:	2200      	movs	r2, #0
 80094e2:	601a      	str	r2, [r3, #0]
 80094e4:	1e3b      	subs	r3, r7, #0
 80094e6:	bfbb      	ittet	lt
 80094e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80094ec:	9303      	strlt	r3, [sp, #12]
 80094ee:	2300      	movge	r3, #0
 80094f0:	2201      	movlt	r2, #1
 80094f2:	bfac      	ite	ge
 80094f4:	f8c8 3000 	strge.w	r3, [r8]
 80094f8:	f8c8 2000 	strlt.w	r2, [r8]
 80094fc:	4b9e      	ldr	r3, [pc, #632]	; (8009778 <_dtoa_r+0x2f0>)
 80094fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009502:	ea33 0308 	bics.w	r3, r3, r8
 8009506:	d11b      	bne.n	8009540 <_dtoa_r+0xb8>
 8009508:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800950a:	f242 730f 	movw	r3, #9999	; 0x270f
 800950e:	6013      	str	r3, [r2, #0]
 8009510:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009514:	4333      	orrs	r3, r6
 8009516:	f000 8593 	beq.w	800a040 <_dtoa_r+0xbb8>
 800951a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800951c:	b963      	cbnz	r3, 8009538 <_dtoa_r+0xb0>
 800951e:	4b97      	ldr	r3, [pc, #604]	; (800977c <_dtoa_r+0x2f4>)
 8009520:	e027      	b.n	8009572 <_dtoa_r+0xea>
 8009522:	4b97      	ldr	r3, [pc, #604]	; (8009780 <_dtoa_r+0x2f8>)
 8009524:	9300      	str	r3, [sp, #0]
 8009526:	3308      	adds	r3, #8
 8009528:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800952a:	6013      	str	r3, [r2, #0]
 800952c:	9800      	ldr	r0, [sp, #0]
 800952e:	b013      	add	sp, #76	; 0x4c
 8009530:	ecbd 8b04 	vpop	{d8-d9}
 8009534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009538:	4b90      	ldr	r3, [pc, #576]	; (800977c <_dtoa_r+0x2f4>)
 800953a:	9300      	str	r3, [sp, #0]
 800953c:	3303      	adds	r3, #3
 800953e:	e7f3      	b.n	8009528 <_dtoa_r+0xa0>
 8009540:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009544:	2200      	movs	r2, #0
 8009546:	ec51 0b17 	vmov	r0, r1, d7
 800954a:	eeb0 8a47 	vmov.f32	s16, s14
 800954e:	eef0 8a67 	vmov.f32	s17, s15
 8009552:	2300      	movs	r3, #0
 8009554:	f7f7 fac8 	bl	8000ae8 <__aeabi_dcmpeq>
 8009558:	4681      	mov	r9, r0
 800955a:	b160      	cbz	r0, 8009576 <_dtoa_r+0xee>
 800955c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800955e:	2301      	movs	r3, #1
 8009560:	6013      	str	r3, [r2, #0]
 8009562:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009564:	2b00      	cmp	r3, #0
 8009566:	f000 8568 	beq.w	800a03a <_dtoa_r+0xbb2>
 800956a:	4b86      	ldr	r3, [pc, #536]	; (8009784 <_dtoa_r+0x2fc>)
 800956c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800956e:	6013      	str	r3, [r2, #0]
 8009570:	3b01      	subs	r3, #1
 8009572:	9300      	str	r3, [sp, #0]
 8009574:	e7da      	b.n	800952c <_dtoa_r+0xa4>
 8009576:	aa10      	add	r2, sp, #64	; 0x40
 8009578:	a911      	add	r1, sp, #68	; 0x44
 800957a:	4620      	mov	r0, r4
 800957c:	eeb0 0a48 	vmov.f32	s0, s16
 8009580:	eef0 0a68 	vmov.f32	s1, s17
 8009584:	f001 f994 	bl	800a8b0 <__d2b>
 8009588:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800958c:	4682      	mov	sl, r0
 800958e:	2d00      	cmp	r5, #0
 8009590:	d07f      	beq.n	8009692 <_dtoa_r+0x20a>
 8009592:	ee18 3a90 	vmov	r3, s17
 8009596:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800959a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800959e:	ec51 0b18 	vmov	r0, r1, d8
 80095a2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80095a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80095aa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80095ae:	4619      	mov	r1, r3
 80095b0:	2200      	movs	r2, #0
 80095b2:	4b75      	ldr	r3, [pc, #468]	; (8009788 <_dtoa_r+0x300>)
 80095b4:	f7f6 fe78 	bl	80002a8 <__aeabi_dsub>
 80095b8:	a367      	add	r3, pc, #412	; (adr r3, 8009758 <_dtoa_r+0x2d0>)
 80095ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095be:	f7f7 f82b 	bl	8000618 <__aeabi_dmul>
 80095c2:	a367      	add	r3, pc, #412	; (adr r3, 8009760 <_dtoa_r+0x2d8>)
 80095c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c8:	f7f6 fe70 	bl	80002ac <__adddf3>
 80095cc:	4606      	mov	r6, r0
 80095ce:	4628      	mov	r0, r5
 80095d0:	460f      	mov	r7, r1
 80095d2:	f7f6 ffb7 	bl	8000544 <__aeabi_i2d>
 80095d6:	a364      	add	r3, pc, #400	; (adr r3, 8009768 <_dtoa_r+0x2e0>)
 80095d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095dc:	f7f7 f81c 	bl	8000618 <__aeabi_dmul>
 80095e0:	4602      	mov	r2, r0
 80095e2:	460b      	mov	r3, r1
 80095e4:	4630      	mov	r0, r6
 80095e6:	4639      	mov	r1, r7
 80095e8:	f7f6 fe60 	bl	80002ac <__adddf3>
 80095ec:	4606      	mov	r6, r0
 80095ee:	460f      	mov	r7, r1
 80095f0:	f7f7 fac2 	bl	8000b78 <__aeabi_d2iz>
 80095f4:	2200      	movs	r2, #0
 80095f6:	4683      	mov	fp, r0
 80095f8:	2300      	movs	r3, #0
 80095fa:	4630      	mov	r0, r6
 80095fc:	4639      	mov	r1, r7
 80095fe:	f7f7 fa7d 	bl	8000afc <__aeabi_dcmplt>
 8009602:	b148      	cbz	r0, 8009618 <_dtoa_r+0x190>
 8009604:	4658      	mov	r0, fp
 8009606:	f7f6 ff9d 	bl	8000544 <__aeabi_i2d>
 800960a:	4632      	mov	r2, r6
 800960c:	463b      	mov	r3, r7
 800960e:	f7f7 fa6b 	bl	8000ae8 <__aeabi_dcmpeq>
 8009612:	b908      	cbnz	r0, 8009618 <_dtoa_r+0x190>
 8009614:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009618:	f1bb 0f16 	cmp.w	fp, #22
 800961c:	d857      	bhi.n	80096ce <_dtoa_r+0x246>
 800961e:	4b5b      	ldr	r3, [pc, #364]	; (800978c <_dtoa_r+0x304>)
 8009620:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009628:	ec51 0b18 	vmov	r0, r1, d8
 800962c:	f7f7 fa66 	bl	8000afc <__aeabi_dcmplt>
 8009630:	2800      	cmp	r0, #0
 8009632:	d04e      	beq.n	80096d2 <_dtoa_r+0x24a>
 8009634:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009638:	2300      	movs	r3, #0
 800963a:	930c      	str	r3, [sp, #48]	; 0x30
 800963c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800963e:	1b5b      	subs	r3, r3, r5
 8009640:	1e5a      	subs	r2, r3, #1
 8009642:	bf45      	ittet	mi
 8009644:	f1c3 0301 	rsbmi	r3, r3, #1
 8009648:	9305      	strmi	r3, [sp, #20]
 800964a:	2300      	movpl	r3, #0
 800964c:	2300      	movmi	r3, #0
 800964e:	9206      	str	r2, [sp, #24]
 8009650:	bf54      	ite	pl
 8009652:	9305      	strpl	r3, [sp, #20]
 8009654:	9306      	strmi	r3, [sp, #24]
 8009656:	f1bb 0f00 	cmp.w	fp, #0
 800965a:	db3c      	blt.n	80096d6 <_dtoa_r+0x24e>
 800965c:	9b06      	ldr	r3, [sp, #24]
 800965e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009662:	445b      	add	r3, fp
 8009664:	9306      	str	r3, [sp, #24]
 8009666:	2300      	movs	r3, #0
 8009668:	9308      	str	r3, [sp, #32]
 800966a:	9b07      	ldr	r3, [sp, #28]
 800966c:	2b09      	cmp	r3, #9
 800966e:	d868      	bhi.n	8009742 <_dtoa_r+0x2ba>
 8009670:	2b05      	cmp	r3, #5
 8009672:	bfc4      	itt	gt
 8009674:	3b04      	subgt	r3, #4
 8009676:	9307      	strgt	r3, [sp, #28]
 8009678:	9b07      	ldr	r3, [sp, #28]
 800967a:	f1a3 0302 	sub.w	r3, r3, #2
 800967e:	bfcc      	ite	gt
 8009680:	2500      	movgt	r5, #0
 8009682:	2501      	movle	r5, #1
 8009684:	2b03      	cmp	r3, #3
 8009686:	f200 8085 	bhi.w	8009794 <_dtoa_r+0x30c>
 800968a:	e8df f003 	tbb	[pc, r3]
 800968e:	3b2e      	.short	0x3b2e
 8009690:	5839      	.short	0x5839
 8009692:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009696:	441d      	add	r5, r3
 8009698:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800969c:	2b20      	cmp	r3, #32
 800969e:	bfc1      	itttt	gt
 80096a0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80096a4:	fa08 f803 	lslgt.w	r8, r8, r3
 80096a8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80096ac:	fa26 f303 	lsrgt.w	r3, r6, r3
 80096b0:	bfd6      	itet	le
 80096b2:	f1c3 0320 	rsble	r3, r3, #32
 80096b6:	ea48 0003 	orrgt.w	r0, r8, r3
 80096ba:	fa06 f003 	lslle.w	r0, r6, r3
 80096be:	f7f6 ff31 	bl	8000524 <__aeabi_ui2d>
 80096c2:	2201      	movs	r2, #1
 80096c4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80096c8:	3d01      	subs	r5, #1
 80096ca:	920e      	str	r2, [sp, #56]	; 0x38
 80096cc:	e76f      	b.n	80095ae <_dtoa_r+0x126>
 80096ce:	2301      	movs	r3, #1
 80096d0:	e7b3      	b.n	800963a <_dtoa_r+0x1b2>
 80096d2:	900c      	str	r0, [sp, #48]	; 0x30
 80096d4:	e7b2      	b.n	800963c <_dtoa_r+0x1b4>
 80096d6:	9b05      	ldr	r3, [sp, #20]
 80096d8:	eba3 030b 	sub.w	r3, r3, fp
 80096dc:	9305      	str	r3, [sp, #20]
 80096de:	f1cb 0300 	rsb	r3, fp, #0
 80096e2:	9308      	str	r3, [sp, #32]
 80096e4:	2300      	movs	r3, #0
 80096e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80096e8:	e7bf      	b.n	800966a <_dtoa_r+0x1e2>
 80096ea:	2300      	movs	r3, #0
 80096ec:	9309      	str	r3, [sp, #36]	; 0x24
 80096ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	dc52      	bgt.n	800979a <_dtoa_r+0x312>
 80096f4:	2301      	movs	r3, #1
 80096f6:	9301      	str	r3, [sp, #4]
 80096f8:	9304      	str	r3, [sp, #16]
 80096fa:	461a      	mov	r2, r3
 80096fc:	920a      	str	r2, [sp, #40]	; 0x28
 80096fe:	e00b      	b.n	8009718 <_dtoa_r+0x290>
 8009700:	2301      	movs	r3, #1
 8009702:	e7f3      	b.n	80096ec <_dtoa_r+0x264>
 8009704:	2300      	movs	r3, #0
 8009706:	9309      	str	r3, [sp, #36]	; 0x24
 8009708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800970a:	445b      	add	r3, fp
 800970c:	9301      	str	r3, [sp, #4]
 800970e:	3301      	adds	r3, #1
 8009710:	2b01      	cmp	r3, #1
 8009712:	9304      	str	r3, [sp, #16]
 8009714:	bfb8      	it	lt
 8009716:	2301      	movlt	r3, #1
 8009718:	69e0      	ldr	r0, [r4, #28]
 800971a:	2100      	movs	r1, #0
 800971c:	2204      	movs	r2, #4
 800971e:	f102 0614 	add.w	r6, r2, #20
 8009722:	429e      	cmp	r6, r3
 8009724:	d93d      	bls.n	80097a2 <_dtoa_r+0x31a>
 8009726:	6041      	str	r1, [r0, #4]
 8009728:	4620      	mov	r0, r4
 800972a:	f000 fd9f 	bl	800a26c <_Balloc>
 800972e:	9000      	str	r0, [sp, #0]
 8009730:	2800      	cmp	r0, #0
 8009732:	d139      	bne.n	80097a8 <_dtoa_r+0x320>
 8009734:	4b16      	ldr	r3, [pc, #88]	; (8009790 <_dtoa_r+0x308>)
 8009736:	4602      	mov	r2, r0
 8009738:	f240 11af 	movw	r1, #431	; 0x1af
 800973c:	e6bd      	b.n	80094ba <_dtoa_r+0x32>
 800973e:	2301      	movs	r3, #1
 8009740:	e7e1      	b.n	8009706 <_dtoa_r+0x27e>
 8009742:	2501      	movs	r5, #1
 8009744:	2300      	movs	r3, #0
 8009746:	9307      	str	r3, [sp, #28]
 8009748:	9509      	str	r5, [sp, #36]	; 0x24
 800974a:	f04f 33ff 	mov.w	r3, #4294967295
 800974e:	9301      	str	r3, [sp, #4]
 8009750:	9304      	str	r3, [sp, #16]
 8009752:	2200      	movs	r2, #0
 8009754:	2312      	movs	r3, #18
 8009756:	e7d1      	b.n	80096fc <_dtoa_r+0x274>
 8009758:	636f4361 	.word	0x636f4361
 800975c:	3fd287a7 	.word	0x3fd287a7
 8009760:	8b60c8b3 	.word	0x8b60c8b3
 8009764:	3fc68a28 	.word	0x3fc68a28
 8009768:	509f79fb 	.word	0x509f79fb
 800976c:	3fd34413 	.word	0x3fd34413
 8009770:	0800b592 	.word	0x0800b592
 8009774:	0800b5a9 	.word	0x0800b5a9
 8009778:	7ff00000 	.word	0x7ff00000
 800977c:	0800b58e 	.word	0x0800b58e
 8009780:	0800b585 	.word	0x0800b585
 8009784:	0800b562 	.word	0x0800b562
 8009788:	3ff80000 	.word	0x3ff80000
 800978c:	0800b698 	.word	0x0800b698
 8009790:	0800b601 	.word	0x0800b601
 8009794:	2301      	movs	r3, #1
 8009796:	9309      	str	r3, [sp, #36]	; 0x24
 8009798:	e7d7      	b.n	800974a <_dtoa_r+0x2c2>
 800979a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800979c:	9301      	str	r3, [sp, #4]
 800979e:	9304      	str	r3, [sp, #16]
 80097a0:	e7ba      	b.n	8009718 <_dtoa_r+0x290>
 80097a2:	3101      	adds	r1, #1
 80097a4:	0052      	lsls	r2, r2, #1
 80097a6:	e7ba      	b.n	800971e <_dtoa_r+0x296>
 80097a8:	69e3      	ldr	r3, [r4, #28]
 80097aa:	9a00      	ldr	r2, [sp, #0]
 80097ac:	601a      	str	r2, [r3, #0]
 80097ae:	9b04      	ldr	r3, [sp, #16]
 80097b0:	2b0e      	cmp	r3, #14
 80097b2:	f200 80a8 	bhi.w	8009906 <_dtoa_r+0x47e>
 80097b6:	2d00      	cmp	r5, #0
 80097b8:	f000 80a5 	beq.w	8009906 <_dtoa_r+0x47e>
 80097bc:	f1bb 0f00 	cmp.w	fp, #0
 80097c0:	dd38      	ble.n	8009834 <_dtoa_r+0x3ac>
 80097c2:	4bc0      	ldr	r3, [pc, #768]	; (8009ac4 <_dtoa_r+0x63c>)
 80097c4:	f00b 020f 	and.w	r2, fp, #15
 80097c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097cc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80097d0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80097d4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80097d8:	d019      	beq.n	800980e <_dtoa_r+0x386>
 80097da:	4bbb      	ldr	r3, [pc, #748]	; (8009ac8 <_dtoa_r+0x640>)
 80097dc:	ec51 0b18 	vmov	r0, r1, d8
 80097e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80097e4:	f7f7 f842 	bl	800086c <__aeabi_ddiv>
 80097e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097ec:	f008 080f 	and.w	r8, r8, #15
 80097f0:	2503      	movs	r5, #3
 80097f2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009ac8 <_dtoa_r+0x640>
 80097f6:	f1b8 0f00 	cmp.w	r8, #0
 80097fa:	d10a      	bne.n	8009812 <_dtoa_r+0x38a>
 80097fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009800:	4632      	mov	r2, r6
 8009802:	463b      	mov	r3, r7
 8009804:	f7f7 f832 	bl	800086c <__aeabi_ddiv>
 8009808:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800980c:	e02b      	b.n	8009866 <_dtoa_r+0x3de>
 800980e:	2502      	movs	r5, #2
 8009810:	e7ef      	b.n	80097f2 <_dtoa_r+0x36a>
 8009812:	f018 0f01 	tst.w	r8, #1
 8009816:	d008      	beq.n	800982a <_dtoa_r+0x3a2>
 8009818:	4630      	mov	r0, r6
 800981a:	4639      	mov	r1, r7
 800981c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009820:	f7f6 fefa 	bl	8000618 <__aeabi_dmul>
 8009824:	3501      	adds	r5, #1
 8009826:	4606      	mov	r6, r0
 8009828:	460f      	mov	r7, r1
 800982a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800982e:	f109 0908 	add.w	r9, r9, #8
 8009832:	e7e0      	b.n	80097f6 <_dtoa_r+0x36e>
 8009834:	f000 809f 	beq.w	8009976 <_dtoa_r+0x4ee>
 8009838:	f1cb 0600 	rsb	r6, fp, #0
 800983c:	4ba1      	ldr	r3, [pc, #644]	; (8009ac4 <_dtoa_r+0x63c>)
 800983e:	4fa2      	ldr	r7, [pc, #648]	; (8009ac8 <_dtoa_r+0x640>)
 8009840:	f006 020f 	and.w	r2, r6, #15
 8009844:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984c:	ec51 0b18 	vmov	r0, r1, d8
 8009850:	f7f6 fee2 	bl	8000618 <__aeabi_dmul>
 8009854:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009858:	1136      	asrs	r6, r6, #4
 800985a:	2300      	movs	r3, #0
 800985c:	2502      	movs	r5, #2
 800985e:	2e00      	cmp	r6, #0
 8009860:	d17e      	bne.n	8009960 <_dtoa_r+0x4d8>
 8009862:	2b00      	cmp	r3, #0
 8009864:	d1d0      	bne.n	8009808 <_dtoa_r+0x380>
 8009866:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009868:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800986c:	2b00      	cmp	r3, #0
 800986e:	f000 8084 	beq.w	800997a <_dtoa_r+0x4f2>
 8009872:	4b96      	ldr	r3, [pc, #600]	; (8009acc <_dtoa_r+0x644>)
 8009874:	2200      	movs	r2, #0
 8009876:	4640      	mov	r0, r8
 8009878:	4649      	mov	r1, r9
 800987a:	f7f7 f93f 	bl	8000afc <__aeabi_dcmplt>
 800987e:	2800      	cmp	r0, #0
 8009880:	d07b      	beq.n	800997a <_dtoa_r+0x4f2>
 8009882:	9b04      	ldr	r3, [sp, #16]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d078      	beq.n	800997a <_dtoa_r+0x4f2>
 8009888:	9b01      	ldr	r3, [sp, #4]
 800988a:	2b00      	cmp	r3, #0
 800988c:	dd39      	ble.n	8009902 <_dtoa_r+0x47a>
 800988e:	4b90      	ldr	r3, [pc, #576]	; (8009ad0 <_dtoa_r+0x648>)
 8009890:	2200      	movs	r2, #0
 8009892:	4640      	mov	r0, r8
 8009894:	4649      	mov	r1, r9
 8009896:	f7f6 febf 	bl	8000618 <__aeabi_dmul>
 800989a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800989e:	9e01      	ldr	r6, [sp, #4]
 80098a0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80098a4:	3501      	adds	r5, #1
 80098a6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80098aa:	4628      	mov	r0, r5
 80098ac:	f7f6 fe4a 	bl	8000544 <__aeabi_i2d>
 80098b0:	4642      	mov	r2, r8
 80098b2:	464b      	mov	r3, r9
 80098b4:	f7f6 feb0 	bl	8000618 <__aeabi_dmul>
 80098b8:	4b86      	ldr	r3, [pc, #536]	; (8009ad4 <_dtoa_r+0x64c>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	f7f6 fcf6 	bl	80002ac <__adddf3>
 80098c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80098c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098c8:	9303      	str	r3, [sp, #12]
 80098ca:	2e00      	cmp	r6, #0
 80098cc:	d158      	bne.n	8009980 <_dtoa_r+0x4f8>
 80098ce:	4b82      	ldr	r3, [pc, #520]	; (8009ad8 <_dtoa_r+0x650>)
 80098d0:	2200      	movs	r2, #0
 80098d2:	4640      	mov	r0, r8
 80098d4:	4649      	mov	r1, r9
 80098d6:	f7f6 fce7 	bl	80002a8 <__aeabi_dsub>
 80098da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80098de:	4680      	mov	r8, r0
 80098e0:	4689      	mov	r9, r1
 80098e2:	f7f7 f929 	bl	8000b38 <__aeabi_dcmpgt>
 80098e6:	2800      	cmp	r0, #0
 80098e8:	f040 8296 	bne.w	8009e18 <_dtoa_r+0x990>
 80098ec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80098f0:	4640      	mov	r0, r8
 80098f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80098f6:	4649      	mov	r1, r9
 80098f8:	f7f7 f900 	bl	8000afc <__aeabi_dcmplt>
 80098fc:	2800      	cmp	r0, #0
 80098fe:	f040 8289 	bne.w	8009e14 <_dtoa_r+0x98c>
 8009902:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009906:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009908:	2b00      	cmp	r3, #0
 800990a:	f2c0 814e 	blt.w	8009baa <_dtoa_r+0x722>
 800990e:	f1bb 0f0e 	cmp.w	fp, #14
 8009912:	f300 814a 	bgt.w	8009baa <_dtoa_r+0x722>
 8009916:	4b6b      	ldr	r3, [pc, #428]	; (8009ac4 <_dtoa_r+0x63c>)
 8009918:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800991c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009922:	2b00      	cmp	r3, #0
 8009924:	f280 80dc 	bge.w	8009ae0 <_dtoa_r+0x658>
 8009928:	9b04      	ldr	r3, [sp, #16]
 800992a:	2b00      	cmp	r3, #0
 800992c:	f300 80d8 	bgt.w	8009ae0 <_dtoa_r+0x658>
 8009930:	f040 826f 	bne.w	8009e12 <_dtoa_r+0x98a>
 8009934:	4b68      	ldr	r3, [pc, #416]	; (8009ad8 <_dtoa_r+0x650>)
 8009936:	2200      	movs	r2, #0
 8009938:	4640      	mov	r0, r8
 800993a:	4649      	mov	r1, r9
 800993c:	f7f6 fe6c 	bl	8000618 <__aeabi_dmul>
 8009940:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009944:	f7f7 f8ee 	bl	8000b24 <__aeabi_dcmpge>
 8009948:	9e04      	ldr	r6, [sp, #16]
 800994a:	4637      	mov	r7, r6
 800994c:	2800      	cmp	r0, #0
 800994e:	f040 8245 	bne.w	8009ddc <_dtoa_r+0x954>
 8009952:	9d00      	ldr	r5, [sp, #0]
 8009954:	2331      	movs	r3, #49	; 0x31
 8009956:	f805 3b01 	strb.w	r3, [r5], #1
 800995a:	f10b 0b01 	add.w	fp, fp, #1
 800995e:	e241      	b.n	8009de4 <_dtoa_r+0x95c>
 8009960:	07f2      	lsls	r2, r6, #31
 8009962:	d505      	bpl.n	8009970 <_dtoa_r+0x4e8>
 8009964:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009968:	f7f6 fe56 	bl	8000618 <__aeabi_dmul>
 800996c:	3501      	adds	r5, #1
 800996e:	2301      	movs	r3, #1
 8009970:	1076      	asrs	r6, r6, #1
 8009972:	3708      	adds	r7, #8
 8009974:	e773      	b.n	800985e <_dtoa_r+0x3d6>
 8009976:	2502      	movs	r5, #2
 8009978:	e775      	b.n	8009866 <_dtoa_r+0x3de>
 800997a:	9e04      	ldr	r6, [sp, #16]
 800997c:	465f      	mov	r7, fp
 800997e:	e792      	b.n	80098a6 <_dtoa_r+0x41e>
 8009980:	9900      	ldr	r1, [sp, #0]
 8009982:	4b50      	ldr	r3, [pc, #320]	; (8009ac4 <_dtoa_r+0x63c>)
 8009984:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009988:	4431      	add	r1, r6
 800998a:	9102      	str	r1, [sp, #8]
 800998c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800998e:	eeb0 9a47 	vmov.f32	s18, s14
 8009992:	eef0 9a67 	vmov.f32	s19, s15
 8009996:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800999a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800999e:	2900      	cmp	r1, #0
 80099a0:	d044      	beq.n	8009a2c <_dtoa_r+0x5a4>
 80099a2:	494e      	ldr	r1, [pc, #312]	; (8009adc <_dtoa_r+0x654>)
 80099a4:	2000      	movs	r0, #0
 80099a6:	f7f6 ff61 	bl	800086c <__aeabi_ddiv>
 80099aa:	ec53 2b19 	vmov	r2, r3, d9
 80099ae:	f7f6 fc7b 	bl	80002a8 <__aeabi_dsub>
 80099b2:	9d00      	ldr	r5, [sp, #0]
 80099b4:	ec41 0b19 	vmov	d9, r0, r1
 80099b8:	4649      	mov	r1, r9
 80099ba:	4640      	mov	r0, r8
 80099bc:	f7f7 f8dc 	bl	8000b78 <__aeabi_d2iz>
 80099c0:	4606      	mov	r6, r0
 80099c2:	f7f6 fdbf 	bl	8000544 <__aeabi_i2d>
 80099c6:	4602      	mov	r2, r0
 80099c8:	460b      	mov	r3, r1
 80099ca:	4640      	mov	r0, r8
 80099cc:	4649      	mov	r1, r9
 80099ce:	f7f6 fc6b 	bl	80002a8 <__aeabi_dsub>
 80099d2:	3630      	adds	r6, #48	; 0x30
 80099d4:	f805 6b01 	strb.w	r6, [r5], #1
 80099d8:	ec53 2b19 	vmov	r2, r3, d9
 80099dc:	4680      	mov	r8, r0
 80099de:	4689      	mov	r9, r1
 80099e0:	f7f7 f88c 	bl	8000afc <__aeabi_dcmplt>
 80099e4:	2800      	cmp	r0, #0
 80099e6:	d164      	bne.n	8009ab2 <_dtoa_r+0x62a>
 80099e8:	4642      	mov	r2, r8
 80099ea:	464b      	mov	r3, r9
 80099ec:	4937      	ldr	r1, [pc, #220]	; (8009acc <_dtoa_r+0x644>)
 80099ee:	2000      	movs	r0, #0
 80099f0:	f7f6 fc5a 	bl	80002a8 <__aeabi_dsub>
 80099f4:	ec53 2b19 	vmov	r2, r3, d9
 80099f8:	f7f7 f880 	bl	8000afc <__aeabi_dcmplt>
 80099fc:	2800      	cmp	r0, #0
 80099fe:	f040 80b6 	bne.w	8009b6e <_dtoa_r+0x6e6>
 8009a02:	9b02      	ldr	r3, [sp, #8]
 8009a04:	429d      	cmp	r5, r3
 8009a06:	f43f af7c 	beq.w	8009902 <_dtoa_r+0x47a>
 8009a0a:	4b31      	ldr	r3, [pc, #196]	; (8009ad0 <_dtoa_r+0x648>)
 8009a0c:	ec51 0b19 	vmov	r0, r1, d9
 8009a10:	2200      	movs	r2, #0
 8009a12:	f7f6 fe01 	bl	8000618 <__aeabi_dmul>
 8009a16:	4b2e      	ldr	r3, [pc, #184]	; (8009ad0 <_dtoa_r+0x648>)
 8009a18:	ec41 0b19 	vmov	d9, r0, r1
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	4640      	mov	r0, r8
 8009a20:	4649      	mov	r1, r9
 8009a22:	f7f6 fdf9 	bl	8000618 <__aeabi_dmul>
 8009a26:	4680      	mov	r8, r0
 8009a28:	4689      	mov	r9, r1
 8009a2a:	e7c5      	b.n	80099b8 <_dtoa_r+0x530>
 8009a2c:	ec51 0b17 	vmov	r0, r1, d7
 8009a30:	f7f6 fdf2 	bl	8000618 <__aeabi_dmul>
 8009a34:	9b02      	ldr	r3, [sp, #8]
 8009a36:	9d00      	ldr	r5, [sp, #0]
 8009a38:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a3a:	ec41 0b19 	vmov	d9, r0, r1
 8009a3e:	4649      	mov	r1, r9
 8009a40:	4640      	mov	r0, r8
 8009a42:	f7f7 f899 	bl	8000b78 <__aeabi_d2iz>
 8009a46:	4606      	mov	r6, r0
 8009a48:	f7f6 fd7c 	bl	8000544 <__aeabi_i2d>
 8009a4c:	3630      	adds	r6, #48	; 0x30
 8009a4e:	4602      	mov	r2, r0
 8009a50:	460b      	mov	r3, r1
 8009a52:	4640      	mov	r0, r8
 8009a54:	4649      	mov	r1, r9
 8009a56:	f7f6 fc27 	bl	80002a8 <__aeabi_dsub>
 8009a5a:	f805 6b01 	strb.w	r6, [r5], #1
 8009a5e:	9b02      	ldr	r3, [sp, #8]
 8009a60:	429d      	cmp	r5, r3
 8009a62:	4680      	mov	r8, r0
 8009a64:	4689      	mov	r9, r1
 8009a66:	f04f 0200 	mov.w	r2, #0
 8009a6a:	d124      	bne.n	8009ab6 <_dtoa_r+0x62e>
 8009a6c:	4b1b      	ldr	r3, [pc, #108]	; (8009adc <_dtoa_r+0x654>)
 8009a6e:	ec51 0b19 	vmov	r0, r1, d9
 8009a72:	f7f6 fc1b 	bl	80002ac <__adddf3>
 8009a76:	4602      	mov	r2, r0
 8009a78:	460b      	mov	r3, r1
 8009a7a:	4640      	mov	r0, r8
 8009a7c:	4649      	mov	r1, r9
 8009a7e:	f7f7 f85b 	bl	8000b38 <__aeabi_dcmpgt>
 8009a82:	2800      	cmp	r0, #0
 8009a84:	d173      	bne.n	8009b6e <_dtoa_r+0x6e6>
 8009a86:	ec53 2b19 	vmov	r2, r3, d9
 8009a8a:	4914      	ldr	r1, [pc, #80]	; (8009adc <_dtoa_r+0x654>)
 8009a8c:	2000      	movs	r0, #0
 8009a8e:	f7f6 fc0b 	bl	80002a8 <__aeabi_dsub>
 8009a92:	4602      	mov	r2, r0
 8009a94:	460b      	mov	r3, r1
 8009a96:	4640      	mov	r0, r8
 8009a98:	4649      	mov	r1, r9
 8009a9a:	f7f7 f82f 	bl	8000afc <__aeabi_dcmplt>
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	f43f af2f 	beq.w	8009902 <_dtoa_r+0x47a>
 8009aa4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009aa6:	1e6b      	subs	r3, r5, #1
 8009aa8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009aaa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009aae:	2b30      	cmp	r3, #48	; 0x30
 8009ab0:	d0f8      	beq.n	8009aa4 <_dtoa_r+0x61c>
 8009ab2:	46bb      	mov	fp, r7
 8009ab4:	e04a      	b.n	8009b4c <_dtoa_r+0x6c4>
 8009ab6:	4b06      	ldr	r3, [pc, #24]	; (8009ad0 <_dtoa_r+0x648>)
 8009ab8:	f7f6 fdae 	bl	8000618 <__aeabi_dmul>
 8009abc:	4680      	mov	r8, r0
 8009abe:	4689      	mov	r9, r1
 8009ac0:	e7bd      	b.n	8009a3e <_dtoa_r+0x5b6>
 8009ac2:	bf00      	nop
 8009ac4:	0800b698 	.word	0x0800b698
 8009ac8:	0800b670 	.word	0x0800b670
 8009acc:	3ff00000 	.word	0x3ff00000
 8009ad0:	40240000 	.word	0x40240000
 8009ad4:	401c0000 	.word	0x401c0000
 8009ad8:	40140000 	.word	0x40140000
 8009adc:	3fe00000 	.word	0x3fe00000
 8009ae0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009ae4:	9d00      	ldr	r5, [sp, #0]
 8009ae6:	4642      	mov	r2, r8
 8009ae8:	464b      	mov	r3, r9
 8009aea:	4630      	mov	r0, r6
 8009aec:	4639      	mov	r1, r7
 8009aee:	f7f6 febd 	bl	800086c <__aeabi_ddiv>
 8009af2:	f7f7 f841 	bl	8000b78 <__aeabi_d2iz>
 8009af6:	9001      	str	r0, [sp, #4]
 8009af8:	f7f6 fd24 	bl	8000544 <__aeabi_i2d>
 8009afc:	4642      	mov	r2, r8
 8009afe:	464b      	mov	r3, r9
 8009b00:	f7f6 fd8a 	bl	8000618 <__aeabi_dmul>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4630      	mov	r0, r6
 8009b0a:	4639      	mov	r1, r7
 8009b0c:	f7f6 fbcc 	bl	80002a8 <__aeabi_dsub>
 8009b10:	9e01      	ldr	r6, [sp, #4]
 8009b12:	9f04      	ldr	r7, [sp, #16]
 8009b14:	3630      	adds	r6, #48	; 0x30
 8009b16:	f805 6b01 	strb.w	r6, [r5], #1
 8009b1a:	9e00      	ldr	r6, [sp, #0]
 8009b1c:	1bae      	subs	r6, r5, r6
 8009b1e:	42b7      	cmp	r7, r6
 8009b20:	4602      	mov	r2, r0
 8009b22:	460b      	mov	r3, r1
 8009b24:	d134      	bne.n	8009b90 <_dtoa_r+0x708>
 8009b26:	f7f6 fbc1 	bl	80002ac <__adddf3>
 8009b2a:	4642      	mov	r2, r8
 8009b2c:	464b      	mov	r3, r9
 8009b2e:	4606      	mov	r6, r0
 8009b30:	460f      	mov	r7, r1
 8009b32:	f7f7 f801 	bl	8000b38 <__aeabi_dcmpgt>
 8009b36:	b9c8      	cbnz	r0, 8009b6c <_dtoa_r+0x6e4>
 8009b38:	4642      	mov	r2, r8
 8009b3a:	464b      	mov	r3, r9
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	4639      	mov	r1, r7
 8009b40:	f7f6 ffd2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009b44:	b110      	cbz	r0, 8009b4c <_dtoa_r+0x6c4>
 8009b46:	9b01      	ldr	r3, [sp, #4]
 8009b48:	07db      	lsls	r3, r3, #31
 8009b4a:	d40f      	bmi.n	8009b6c <_dtoa_r+0x6e4>
 8009b4c:	4651      	mov	r1, sl
 8009b4e:	4620      	mov	r0, r4
 8009b50:	f000 fbcc 	bl	800a2ec <_Bfree>
 8009b54:	2300      	movs	r3, #0
 8009b56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009b58:	702b      	strb	r3, [r5, #0]
 8009b5a:	f10b 0301 	add.w	r3, fp, #1
 8009b5e:	6013      	str	r3, [r2, #0]
 8009b60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	f43f ace2 	beq.w	800952c <_dtoa_r+0xa4>
 8009b68:	601d      	str	r5, [r3, #0]
 8009b6a:	e4df      	b.n	800952c <_dtoa_r+0xa4>
 8009b6c:	465f      	mov	r7, fp
 8009b6e:	462b      	mov	r3, r5
 8009b70:	461d      	mov	r5, r3
 8009b72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b76:	2a39      	cmp	r2, #57	; 0x39
 8009b78:	d106      	bne.n	8009b88 <_dtoa_r+0x700>
 8009b7a:	9a00      	ldr	r2, [sp, #0]
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d1f7      	bne.n	8009b70 <_dtoa_r+0x6e8>
 8009b80:	9900      	ldr	r1, [sp, #0]
 8009b82:	2230      	movs	r2, #48	; 0x30
 8009b84:	3701      	adds	r7, #1
 8009b86:	700a      	strb	r2, [r1, #0]
 8009b88:	781a      	ldrb	r2, [r3, #0]
 8009b8a:	3201      	adds	r2, #1
 8009b8c:	701a      	strb	r2, [r3, #0]
 8009b8e:	e790      	b.n	8009ab2 <_dtoa_r+0x62a>
 8009b90:	4ba3      	ldr	r3, [pc, #652]	; (8009e20 <_dtoa_r+0x998>)
 8009b92:	2200      	movs	r2, #0
 8009b94:	f7f6 fd40 	bl	8000618 <__aeabi_dmul>
 8009b98:	2200      	movs	r2, #0
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	4606      	mov	r6, r0
 8009b9e:	460f      	mov	r7, r1
 8009ba0:	f7f6 ffa2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	d09e      	beq.n	8009ae6 <_dtoa_r+0x65e>
 8009ba8:	e7d0      	b.n	8009b4c <_dtoa_r+0x6c4>
 8009baa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bac:	2a00      	cmp	r2, #0
 8009bae:	f000 80ca 	beq.w	8009d46 <_dtoa_r+0x8be>
 8009bb2:	9a07      	ldr	r2, [sp, #28]
 8009bb4:	2a01      	cmp	r2, #1
 8009bb6:	f300 80ad 	bgt.w	8009d14 <_dtoa_r+0x88c>
 8009bba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009bbc:	2a00      	cmp	r2, #0
 8009bbe:	f000 80a5 	beq.w	8009d0c <_dtoa_r+0x884>
 8009bc2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009bc6:	9e08      	ldr	r6, [sp, #32]
 8009bc8:	9d05      	ldr	r5, [sp, #20]
 8009bca:	9a05      	ldr	r2, [sp, #20]
 8009bcc:	441a      	add	r2, r3
 8009bce:	9205      	str	r2, [sp, #20]
 8009bd0:	9a06      	ldr	r2, [sp, #24]
 8009bd2:	2101      	movs	r1, #1
 8009bd4:	441a      	add	r2, r3
 8009bd6:	4620      	mov	r0, r4
 8009bd8:	9206      	str	r2, [sp, #24]
 8009bda:	f000 fc3d 	bl	800a458 <__i2b>
 8009bde:	4607      	mov	r7, r0
 8009be0:	b165      	cbz	r5, 8009bfc <_dtoa_r+0x774>
 8009be2:	9b06      	ldr	r3, [sp, #24]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	dd09      	ble.n	8009bfc <_dtoa_r+0x774>
 8009be8:	42ab      	cmp	r3, r5
 8009bea:	9a05      	ldr	r2, [sp, #20]
 8009bec:	bfa8      	it	ge
 8009bee:	462b      	movge	r3, r5
 8009bf0:	1ad2      	subs	r2, r2, r3
 8009bf2:	9205      	str	r2, [sp, #20]
 8009bf4:	9a06      	ldr	r2, [sp, #24]
 8009bf6:	1aed      	subs	r5, r5, r3
 8009bf8:	1ad3      	subs	r3, r2, r3
 8009bfa:	9306      	str	r3, [sp, #24]
 8009bfc:	9b08      	ldr	r3, [sp, #32]
 8009bfe:	b1f3      	cbz	r3, 8009c3e <_dtoa_r+0x7b6>
 8009c00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	f000 80a3 	beq.w	8009d4e <_dtoa_r+0x8c6>
 8009c08:	2e00      	cmp	r6, #0
 8009c0a:	dd10      	ble.n	8009c2e <_dtoa_r+0x7a6>
 8009c0c:	4639      	mov	r1, r7
 8009c0e:	4632      	mov	r2, r6
 8009c10:	4620      	mov	r0, r4
 8009c12:	f000 fce1 	bl	800a5d8 <__pow5mult>
 8009c16:	4652      	mov	r2, sl
 8009c18:	4601      	mov	r1, r0
 8009c1a:	4607      	mov	r7, r0
 8009c1c:	4620      	mov	r0, r4
 8009c1e:	f000 fc31 	bl	800a484 <__multiply>
 8009c22:	4651      	mov	r1, sl
 8009c24:	4680      	mov	r8, r0
 8009c26:	4620      	mov	r0, r4
 8009c28:	f000 fb60 	bl	800a2ec <_Bfree>
 8009c2c:	46c2      	mov	sl, r8
 8009c2e:	9b08      	ldr	r3, [sp, #32]
 8009c30:	1b9a      	subs	r2, r3, r6
 8009c32:	d004      	beq.n	8009c3e <_dtoa_r+0x7b6>
 8009c34:	4651      	mov	r1, sl
 8009c36:	4620      	mov	r0, r4
 8009c38:	f000 fcce 	bl	800a5d8 <__pow5mult>
 8009c3c:	4682      	mov	sl, r0
 8009c3e:	2101      	movs	r1, #1
 8009c40:	4620      	mov	r0, r4
 8009c42:	f000 fc09 	bl	800a458 <__i2b>
 8009c46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	4606      	mov	r6, r0
 8009c4c:	f340 8081 	ble.w	8009d52 <_dtoa_r+0x8ca>
 8009c50:	461a      	mov	r2, r3
 8009c52:	4601      	mov	r1, r0
 8009c54:	4620      	mov	r0, r4
 8009c56:	f000 fcbf 	bl	800a5d8 <__pow5mult>
 8009c5a:	9b07      	ldr	r3, [sp, #28]
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	4606      	mov	r6, r0
 8009c60:	dd7a      	ble.n	8009d58 <_dtoa_r+0x8d0>
 8009c62:	f04f 0800 	mov.w	r8, #0
 8009c66:	6933      	ldr	r3, [r6, #16]
 8009c68:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009c6c:	6918      	ldr	r0, [r3, #16]
 8009c6e:	f000 fba5 	bl	800a3bc <__hi0bits>
 8009c72:	f1c0 0020 	rsb	r0, r0, #32
 8009c76:	9b06      	ldr	r3, [sp, #24]
 8009c78:	4418      	add	r0, r3
 8009c7a:	f010 001f 	ands.w	r0, r0, #31
 8009c7e:	f000 8094 	beq.w	8009daa <_dtoa_r+0x922>
 8009c82:	f1c0 0320 	rsb	r3, r0, #32
 8009c86:	2b04      	cmp	r3, #4
 8009c88:	f340 8085 	ble.w	8009d96 <_dtoa_r+0x90e>
 8009c8c:	9b05      	ldr	r3, [sp, #20]
 8009c8e:	f1c0 001c 	rsb	r0, r0, #28
 8009c92:	4403      	add	r3, r0
 8009c94:	9305      	str	r3, [sp, #20]
 8009c96:	9b06      	ldr	r3, [sp, #24]
 8009c98:	4403      	add	r3, r0
 8009c9a:	4405      	add	r5, r0
 8009c9c:	9306      	str	r3, [sp, #24]
 8009c9e:	9b05      	ldr	r3, [sp, #20]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	dd05      	ble.n	8009cb0 <_dtoa_r+0x828>
 8009ca4:	4651      	mov	r1, sl
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	4620      	mov	r0, r4
 8009caa:	f000 fcef 	bl	800a68c <__lshift>
 8009cae:	4682      	mov	sl, r0
 8009cb0:	9b06      	ldr	r3, [sp, #24]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	dd05      	ble.n	8009cc2 <_dtoa_r+0x83a>
 8009cb6:	4631      	mov	r1, r6
 8009cb8:	461a      	mov	r2, r3
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f000 fce6 	bl	800a68c <__lshift>
 8009cc0:	4606      	mov	r6, r0
 8009cc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d072      	beq.n	8009dae <_dtoa_r+0x926>
 8009cc8:	4631      	mov	r1, r6
 8009cca:	4650      	mov	r0, sl
 8009ccc:	f000 fd4a 	bl	800a764 <__mcmp>
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	da6c      	bge.n	8009dae <_dtoa_r+0x926>
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	4651      	mov	r1, sl
 8009cd8:	220a      	movs	r2, #10
 8009cda:	4620      	mov	r0, r4
 8009cdc:	f000 fb28 	bl	800a330 <__multadd>
 8009ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ce2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009ce6:	4682      	mov	sl, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	f000 81b0 	beq.w	800a04e <_dtoa_r+0xbc6>
 8009cee:	2300      	movs	r3, #0
 8009cf0:	4639      	mov	r1, r7
 8009cf2:	220a      	movs	r2, #10
 8009cf4:	4620      	mov	r0, r4
 8009cf6:	f000 fb1b 	bl	800a330 <__multadd>
 8009cfa:	9b01      	ldr	r3, [sp, #4]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	4607      	mov	r7, r0
 8009d00:	f300 8096 	bgt.w	8009e30 <_dtoa_r+0x9a8>
 8009d04:	9b07      	ldr	r3, [sp, #28]
 8009d06:	2b02      	cmp	r3, #2
 8009d08:	dc59      	bgt.n	8009dbe <_dtoa_r+0x936>
 8009d0a:	e091      	b.n	8009e30 <_dtoa_r+0x9a8>
 8009d0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009d0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009d12:	e758      	b.n	8009bc6 <_dtoa_r+0x73e>
 8009d14:	9b04      	ldr	r3, [sp, #16]
 8009d16:	1e5e      	subs	r6, r3, #1
 8009d18:	9b08      	ldr	r3, [sp, #32]
 8009d1a:	42b3      	cmp	r3, r6
 8009d1c:	bfbf      	itttt	lt
 8009d1e:	9b08      	ldrlt	r3, [sp, #32]
 8009d20:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009d22:	9608      	strlt	r6, [sp, #32]
 8009d24:	1af3      	sublt	r3, r6, r3
 8009d26:	bfb4      	ite	lt
 8009d28:	18d2      	addlt	r2, r2, r3
 8009d2a:	1b9e      	subge	r6, r3, r6
 8009d2c:	9b04      	ldr	r3, [sp, #16]
 8009d2e:	bfbc      	itt	lt
 8009d30:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009d32:	2600      	movlt	r6, #0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	bfb7      	itett	lt
 8009d38:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009d3c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009d40:	1a9d      	sublt	r5, r3, r2
 8009d42:	2300      	movlt	r3, #0
 8009d44:	e741      	b.n	8009bca <_dtoa_r+0x742>
 8009d46:	9e08      	ldr	r6, [sp, #32]
 8009d48:	9d05      	ldr	r5, [sp, #20]
 8009d4a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009d4c:	e748      	b.n	8009be0 <_dtoa_r+0x758>
 8009d4e:	9a08      	ldr	r2, [sp, #32]
 8009d50:	e770      	b.n	8009c34 <_dtoa_r+0x7ac>
 8009d52:	9b07      	ldr	r3, [sp, #28]
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	dc19      	bgt.n	8009d8c <_dtoa_r+0x904>
 8009d58:	9b02      	ldr	r3, [sp, #8]
 8009d5a:	b9bb      	cbnz	r3, 8009d8c <_dtoa_r+0x904>
 8009d5c:	9b03      	ldr	r3, [sp, #12]
 8009d5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d62:	b99b      	cbnz	r3, 8009d8c <_dtoa_r+0x904>
 8009d64:	9b03      	ldr	r3, [sp, #12]
 8009d66:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009d6a:	0d1b      	lsrs	r3, r3, #20
 8009d6c:	051b      	lsls	r3, r3, #20
 8009d6e:	b183      	cbz	r3, 8009d92 <_dtoa_r+0x90a>
 8009d70:	9b05      	ldr	r3, [sp, #20]
 8009d72:	3301      	adds	r3, #1
 8009d74:	9305      	str	r3, [sp, #20]
 8009d76:	9b06      	ldr	r3, [sp, #24]
 8009d78:	3301      	adds	r3, #1
 8009d7a:	9306      	str	r3, [sp, #24]
 8009d7c:	f04f 0801 	mov.w	r8, #1
 8009d80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	f47f af6f 	bne.w	8009c66 <_dtoa_r+0x7de>
 8009d88:	2001      	movs	r0, #1
 8009d8a:	e774      	b.n	8009c76 <_dtoa_r+0x7ee>
 8009d8c:	f04f 0800 	mov.w	r8, #0
 8009d90:	e7f6      	b.n	8009d80 <_dtoa_r+0x8f8>
 8009d92:	4698      	mov	r8, r3
 8009d94:	e7f4      	b.n	8009d80 <_dtoa_r+0x8f8>
 8009d96:	d082      	beq.n	8009c9e <_dtoa_r+0x816>
 8009d98:	9a05      	ldr	r2, [sp, #20]
 8009d9a:	331c      	adds	r3, #28
 8009d9c:	441a      	add	r2, r3
 8009d9e:	9205      	str	r2, [sp, #20]
 8009da0:	9a06      	ldr	r2, [sp, #24]
 8009da2:	441a      	add	r2, r3
 8009da4:	441d      	add	r5, r3
 8009da6:	9206      	str	r2, [sp, #24]
 8009da8:	e779      	b.n	8009c9e <_dtoa_r+0x816>
 8009daa:	4603      	mov	r3, r0
 8009dac:	e7f4      	b.n	8009d98 <_dtoa_r+0x910>
 8009dae:	9b04      	ldr	r3, [sp, #16]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	dc37      	bgt.n	8009e24 <_dtoa_r+0x99c>
 8009db4:	9b07      	ldr	r3, [sp, #28]
 8009db6:	2b02      	cmp	r3, #2
 8009db8:	dd34      	ble.n	8009e24 <_dtoa_r+0x99c>
 8009dba:	9b04      	ldr	r3, [sp, #16]
 8009dbc:	9301      	str	r3, [sp, #4]
 8009dbe:	9b01      	ldr	r3, [sp, #4]
 8009dc0:	b963      	cbnz	r3, 8009ddc <_dtoa_r+0x954>
 8009dc2:	4631      	mov	r1, r6
 8009dc4:	2205      	movs	r2, #5
 8009dc6:	4620      	mov	r0, r4
 8009dc8:	f000 fab2 	bl	800a330 <__multadd>
 8009dcc:	4601      	mov	r1, r0
 8009dce:	4606      	mov	r6, r0
 8009dd0:	4650      	mov	r0, sl
 8009dd2:	f000 fcc7 	bl	800a764 <__mcmp>
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	f73f adbb 	bgt.w	8009952 <_dtoa_r+0x4ca>
 8009ddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009dde:	9d00      	ldr	r5, [sp, #0]
 8009de0:	ea6f 0b03 	mvn.w	fp, r3
 8009de4:	f04f 0800 	mov.w	r8, #0
 8009de8:	4631      	mov	r1, r6
 8009dea:	4620      	mov	r0, r4
 8009dec:	f000 fa7e 	bl	800a2ec <_Bfree>
 8009df0:	2f00      	cmp	r7, #0
 8009df2:	f43f aeab 	beq.w	8009b4c <_dtoa_r+0x6c4>
 8009df6:	f1b8 0f00 	cmp.w	r8, #0
 8009dfa:	d005      	beq.n	8009e08 <_dtoa_r+0x980>
 8009dfc:	45b8      	cmp	r8, r7
 8009dfe:	d003      	beq.n	8009e08 <_dtoa_r+0x980>
 8009e00:	4641      	mov	r1, r8
 8009e02:	4620      	mov	r0, r4
 8009e04:	f000 fa72 	bl	800a2ec <_Bfree>
 8009e08:	4639      	mov	r1, r7
 8009e0a:	4620      	mov	r0, r4
 8009e0c:	f000 fa6e 	bl	800a2ec <_Bfree>
 8009e10:	e69c      	b.n	8009b4c <_dtoa_r+0x6c4>
 8009e12:	2600      	movs	r6, #0
 8009e14:	4637      	mov	r7, r6
 8009e16:	e7e1      	b.n	8009ddc <_dtoa_r+0x954>
 8009e18:	46bb      	mov	fp, r7
 8009e1a:	4637      	mov	r7, r6
 8009e1c:	e599      	b.n	8009952 <_dtoa_r+0x4ca>
 8009e1e:	bf00      	nop
 8009e20:	40240000 	.word	0x40240000
 8009e24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	f000 80c8 	beq.w	8009fbc <_dtoa_r+0xb34>
 8009e2c:	9b04      	ldr	r3, [sp, #16]
 8009e2e:	9301      	str	r3, [sp, #4]
 8009e30:	2d00      	cmp	r5, #0
 8009e32:	dd05      	ble.n	8009e40 <_dtoa_r+0x9b8>
 8009e34:	4639      	mov	r1, r7
 8009e36:	462a      	mov	r2, r5
 8009e38:	4620      	mov	r0, r4
 8009e3a:	f000 fc27 	bl	800a68c <__lshift>
 8009e3e:	4607      	mov	r7, r0
 8009e40:	f1b8 0f00 	cmp.w	r8, #0
 8009e44:	d05b      	beq.n	8009efe <_dtoa_r+0xa76>
 8009e46:	6879      	ldr	r1, [r7, #4]
 8009e48:	4620      	mov	r0, r4
 8009e4a:	f000 fa0f 	bl	800a26c <_Balloc>
 8009e4e:	4605      	mov	r5, r0
 8009e50:	b928      	cbnz	r0, 8009e5e <_dtoa_r+0x9d6>
 8009e52:	4b83      	ldr	r3, [pc, #524]	; (800a060 <_dtoa_r+0xbd8>)
 8009e54:	4602      	mov	r2, r0
 8009e56:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009e5a:	f7ff bb2e 	b.w	80094ba <_dtoa_r+0x32>
 8009e5e:	693a      	ldr	r2, [r7, #16]
 8009e60:	3202      	adds	r2, #2
 8009e62:	0092      	lsls	r2, r2, #2
 8009e64:	f107 010c 	add.w	r1, r7, #12
 8009e68:	300c      	adds	r0, #12
 8009e6a:	f000 ff53 	bl	800ad14 <memcpy>
 8009e6e:	2201      	movs	r2, #1
 8009e70:	4629      	mov	r1, r5
 8009e72:	4620      	mov	r0, r4
 8009e74:	f000 fc0a 	bl	800a68c <__lshift>
 8009e78:	9b00      	ldr	r3, [sp, #0]
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	9304      	str	r3, [sp, #16]
 8009e7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e82:	4413      	add	r3, r2
 8009e84:	9308      	str	r3, [sp, #32]
 8009e86:	9b02      	ldr	r3, [sp, #8]
 8009e88:	f003 0301 	and.w	r3, r3, #1
 8009e8c:	46b8      	mov	r8, r7
 8009e8e:	9306      	str	r3, [sp, #24]
 8009e90:	4607      	mov	r7, r0
 8009e92:	9b04      	ldr	r3, [sp, #16]
 8009e94:	4631      	mov	r1, r6
 8009e96:	3b01      	subs	r3, #1
 8009e98:	4650      	mov	r0, sl
 8009e9a:	9301      	str	r3, [sp, #4]
 8009e9c:	f7ff fa69 	bl	8009372 <quorem>
 8009ea0:	4641      	mov	r1, r8
 8009ea2:	9002      	str	r0, [sp, #8]
 8009ea4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009ea8:	4650      	mov	r0, sl
 8009eaa:	f000 fc5b 	bl	800a764 <__mcmp>
 8009eae:	463a      	mov	r2, r7
 8009eb0:	9005      	str	r0, [sp, #20]
 8009eb2:	4631      	mov	r1, r6
 8009eb4:	4620      	mov	r0, r4
 8009eb6:	f000 fc71 	bl	800a79c <__mdiff>
 8009eba:	68c2      	ldr	r2, [r0, #12]
 8009ebc:	4605      	mov	r5, r0
 8009ebe:	bb02      	cbnz	r2, 8009f02 <_dtoa_r+0xa7a>
 8009ec0:	4601      	mov	r1, r0
 8009ec2:	4650      	mov	r0, sl
 8009ec4:	f000 fc4e 	bl	800a764 <__mcmp>
 8009ec8:	4602      	mov	r2, r0
 8009eca:	4629      	mov	r1, r5
 8009ecc:	4620      	mov	r0, r4
 8009ece:	9209      	str	r2, [sp, #36]	; 0x24
 8009ed0:	f000 fa0c 	bl	800a2ec <_Bfree>
 8009ed4:	9b07      	ldr	r3, [sp, #28]
 8009ed6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ed8:	9d04      	ldr	r5, [sp, #16]
 8009eda:	ea43 0102 	orr.w	r1, r3, r2
 8009ede:	9b06      	ldr	r3, [sp, #24]
 8009ee0:	4319      	orrs	r1, r3
 8009ee2:	d110      	bne.n	8009f06 <_dtoa_r+0xa7e>
 8009ee4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009ee8:	d029      	beq.n	8009f3e <_dtoa_r+0xab6>
 8009eea:	9b05      	ldr	r3, [sp, #20]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	dd02      	ble.n	8009ef6 <_dtoa_r+0xa6e>
 8009ef0:	9b02      	ldr	r3, [sp, #8]
 8009ef2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009ef6:	9b01      	ldr	r3, [sp, #4]
 8009ef8:	f883 9000 	strb.w	r9, [r3]
 8009efc:	e774      	b.n	8009de8 <_dtoa_r+0x960>
 8009efe:	4638      	mov	r0, r7
 8009f00:	e7ba      	b.n	8009e78 <_dtoa_r+0x9f0>
 8009f02:	2201      	movs	r2, #1
 8009f04:	e7e1      	b.n	8009eca <_dtoa_r+0xa42>
 8009f06:	9b05      	ldr	r3, [sp, #20]
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	db04      	blt.n	8009f16 <_dtoa_r+0xa8e>
 8009f0c:	9907      	ldr	r1, [sp, #28]
 8009f0e:	430b      	orrs	r3, r1
 8009f10:	9906      	ldr	r1, [sp, #24]
 8009f12:	430b      	orrs	r3, r1
 8009f14:	d120      	bne.n	8009f58 <_dtoa_r+0xad0>
 8009f16:	2a00      	cmp	r2, #0
 8009f18:	dded      	ble.n	8009ef6 <_dtoa_r+0xa6e>
 8009f1a:	4651      	mov	r1, sl
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	4620      	mov	r0, r4
 8009f20:	f000 fbb4 	bl	800a68c <__lshift>
 8009f24:	4631      	mov	r1, r6
 8009f26:	4682      	mov	sl, r0
 8009f28:	f000 fc1c 	bl	800a764 <__mcmp>
 8009f2c:	2800      	cmp	r0, #0
 8009f2e:	dc03      	bgt.n	8009f38 <_dtoa_r+0xab0>
 8009f30:	d1e1      	bne.n	8009ef6 <_dtoa_r+0xa6e>
 8009f32:	f019 0f01 	tst.w	r9, #1
 8009f36:	d0de      	beq.n	8009ef6 <_dtoa_r+0xa6e>
 8009f38:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009f3c:	d1d8      	bne.n	8009ef0 <_dtoa_r+0xa68>
 8009f3e:	9a01      	ldr	r2, [sp, #4]
 8009f40:	2339      	movs	r3, #57	; 0x39
 8009f42:	7013      	strb	r3, [r2, #0]
 8009f44:	462b      	mov	r3, r5
 8009f46:	461d      	mov	r5, r3
 8009f48:	3b01      	subs	r3, #1
 8009f4a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009f4e:	2a39      	cmp	r2, #57	; 0x39
 8009f50:	d06c      	beq.n	800a02c <_dtoa_r+0xba4>
 8009f52:	3201      	adds	r2, #1
 8009f54:	701a      	strb	r2, [r3, #0]
 8009f56:	e747      	b.n	8009de8 <_dtoa_r+0x960>
 8009f58:	2a00      	cmp	r2, #0
 8009f5a:	dd07      	ble.n	8009f6c <_dtoa_r+0xae4>
 8009f5c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009f60:	d0ed      	beq.n	8009f3e <_dtoa_r+0xab6>
 8009f62:	9a01      	ldr	r2, [sp, #4]
 8009f64:	f109 0301 	add.w	r3, r9, #1
 8009f68:	7013      	strb	r3, [r2, #0]
 8009f6a:	e73d      	b.n	8009de8 <_dtoa_r+0x960>
 8009f6c:	9b04      	ldr	r3, [sp, #16]
 8009f6e:	9a08      	ldr	r2, [sp, #32]
 8009f70:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d043      	beq.n	800a000 <_dtoa_r+0xb78>
 8009f78:	4651      	mov	r1, sl
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	220a      	movs	r2, #10
 8009f7e:	4620      	mov	r0, r4
 8009f80:	f000 f9d6 	bl	800a330 <__multadd>
 8009f84:	45b8      	cmp	r8, r7
 8009f86:	4682      	mov	sl, r0
 8009f88:	f04f 0300 	mov.w	r3, #0
 8009f8c:	f04f 020a 	mov.w	r2, #10
 8009f90:	4641      	mov	r1, r8
 8009f92:	4620      	mov	r0, r4
 8009f94:	d107      	bne.n	8009fa6 <_dtoa_r+0xb1e>
 8009f96:	f000 f9cb 	bl	800a330 <__multadd>
 8009f9a:	4680      	mov	r8, r0
 8009f9c:	4607      	mov	r7, r0
 8009f9e:	9b04      	ldr	r3, [sp, #16]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	9304      	str	r3, [sp, #16]
 8009fa4:	e775      	b.n	8009e92 <_dtoa_r+0xa0a>
 8009fa6:	f000 f9c3 	bl	800a330 <__multadd>
 8009faa:	4639      	mov	r1, r7
 8009fac:	4680      	mov	r8, r0
 8009fae:	2300      	movs	r3, #0
 8009fb0:	220a      	movs	r2, #10
 8009fb2:	4620      	mov	r0, r4
 8009fb4:	f000 f9bc 	bl	800a330 <__multadd>
 8009fb8:	4607      	mov	r7, r0
 8009fba:	e7f0      	b.n	8009f9e <_dtoa_r+0xb16>
 8009fbc:	9b04      	ldr	r3, [sp, #16]
 8009fbe:	9301      	str	r3, [sp, #4]
 8009fc0:	9d00      	ldr	r5, [sp, #0]
 8009fc2:	4631      	mov	r1, r6
 8009fc4:	4650      	mov	r0, sl
 8009fc6:	f7ff f9d4 	bl	8009372 <quorem>
 8009fca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009fce:	9b00      	ldr	r3, [sp, #0]
 8009fd0:	f805 9b01 	strb.w	r9, [r5], #1
 8009fd4:	1aea      	subs	r2, r5, r3
 8009fd6:	9b01      	ldr	r3, [sp, #4]
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	dd07      	ble.n	8009fec <_dtoa_r+0xb64>
 8009fdc:	4651      	mov	r1, sl
 8009fde:	2300      	movs	r3, #0
 8009fe0:	220a      	movs	r2, #10
 8009fe2:	4620      	mov	r0, r4
 8009fe4:	f000 f9a4 	bl	800a330 <__multadd>
 8009fe8:	4682      	mov	sl, r0
 8009fea:	e7ea      	b.n	8009fc2 <_dtoa_r+0xb3a>
 8009fec:	9b01      	ldr	r3, [sp, #4]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	bfc8      	it	gt
 8009ff2:	461d      	movgt	r5, r3
 8009ff4:	9b00      	ldr	r3, [sp, #0]
 8009ff6:	bfd8      	it	le
 8009ff8:	2501      	movle	r5, #1
 8009ffa:	441d      	add	r5, r3
 8009ffc:	f04f 0800 	mov.w	r8, #0
 800a000:	4651      	mov	r1, sl
 800a002:	2201      	movs	r2, #1
 800a004:	4620      	mov	r0, r4
 800a006:	f000 fb41 	bl	800a68c <__lshift>
 800a00a:	4631      	mov	r1, r6
 800a00c:	4682      	mov	sl, r0
 800a00e:	f000 fba9 	bl	800a764 <__mcmp>
 800a012:	2800      	cmp	r0, #0
 800a014:	dc96      	bgt.n	8009f44 <_dtoa_r+0xabc>
 800a016:	d102      	bne.n	800a01e <_dtoa_r+0xb96>
 800a018:	f019 0f01 	tst.w	r9, #1
 800a01c:	d192      	bne.n	8009f44 <_dtoa_r+0xabc>
 800a01e:	462b      	mov	r3, r5
 800a020:	461d      	mov	r5, r3
 800a022:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a026:	2a30      	cmp	r2, #48	; 0x30
 800a028:	d0fa      	beq.n	800a020 <_dtoa_r+0xb98>
 800a02a:	e6dd      	b.n	8009de8 <_dtoa_r+0x960>
 800a02c:	9a00      	ldr	r2, [sp, #0]
 800a02e:	429a      	cmp	r2, r3
 800a030:	d189      	bne.n	8009f46 <_dtoa_r+0xabe>
 800a032:	f10b 0b01 	add.w	fp, fp, #1
 800a036:	2331      	movs	r3, #49	; 0x31
 800a038:	e796      	b.n	8009f68 <_dtoa_r+0xae0>
 800a03a:	4b0a      	ldr	r3, [pc, #40]	; (800a064 <_dtoa_r+0xbdc>)
 800a03c:	f7ff ba99 	b.w	8009572 <_dtoa_r+0xea>
 800a040:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a042:	2b00      	cmp	r3, #0
 800a044:	f47f aa6d 	bne.w	8009522 <_dtoa_r+0x9a>
 800a048:	4b07      	ldr	r3, [pc, #28]	; (800a068 <_dtoa_r+0xbe0>)
 800a04a:	f7ff ba92 	b.w	8009572 <_dtoa_r+0xea>
 800a04e:	9b01      	ldr	r3, [sp, #4]
 800a050:	2b00      	cmp	r3, #0
 800a052:	dcb5      	bgt.n	8009fc0 <_dtoa_r+0xb38>
 800a054:	9b07      	ldr	r3, [sp, #28]
 800a056:	2b02      	cmp	r3, #2
 800a058:	f73f aeb1 	bgt.w	8009dbe <_dtoa_r+0x936>
 800a05c:	e7b0      	b.n	8009fc0 <_dtoa_r+0xb38>
 800a05e:	bf00      	nop
 800a060:	0800b601 	.word	0x0800b601
 800a064:	0800b561 	.word	0x0800b561
 800a068:	0800b585 	.word	0x0800b585

0800a06c <_free_r>:
 800a06c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a06e:	2900      	cmp	r1, #0
 800a070:	d044      	beq.n	800a0fc <_free_r+0x90>
 800a072:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a076:	9001      	str	r0, [sp, #4]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	f1a1 0404 	sub.w	r4, r1, #4
 800a07e:	bfb8      	it	lt
 800a080:	18e4      	addlt	r4, r4, r3
 800a082:	f000 f8e7 	bl	800a254 <__malloc_lock>
 800a086:	4a1e      	ldr	r2, [pc, #120]	; (800a100 <_free_r+0x94>)
 800a088:	9801      	ldr	r0, [sp, #4]
 800a08a:	6813      	ldr	r3, [r2, #0]
 800a08c:	b933      	cbnz	r3, 800a09c <_free_r+0x30>
 800a08e:	6063      	str	r3, [r4, #4]
 800a090:	6014      	str	r4, [r2, #0]
 800a092:	b003      	add	sp, #12
 800a094:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a098:	f000 b8e2 	b.w	800a260 <__malloc_unlock>
 800a09c:	42a3      	cmp	r3, r4
 800a09e:	d908      	bls.n	800a0b2 <_free_r+0x46>
 800a0a0:	6825      	ldr	r5, [r4, #0]
 800a0a2:	1961      	adds	r1, r4, r5
 800a0a4:	428b      	cmp	r3, r1
 800a0a6:	bf01      	itttt	eq
 800a0a8:	6819      	ldreq	r1, [r3, #0]
 800a0aa:	685b      	ldreq	r3, [r3, #4]
 800a0ac:	1949      	addeq	r1, r1, r5
 800a0ae:	6021      	streq	r1, [r4, #0]
 800a0b0:	e7ed      	b.n	800a08e <_free_r+0x22>
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	685b      	ldr	r3, [r3, #4]
 800a0b6:	b10b      	cbz	r3, 800a0bc <_free_r+0x50>
 800a0b8:	42a3      	cmp	r3, r4
 800a0ba:	d9fa      	bls.n	800a0b2 <_free_r+0x46>
 800a0bc:	6811      	ldr	r1, [r2, #0]
 800a0be:	1855      	adds	r5, r2, r1
 800a0c0:	42a5      	cmp	r5, r4
 800a0c2:	d10b      	bne.n	800a0dc <_free_r+0x70>
 800a0c4:	6824      	ldr	r4, [r4, #0]
 800a0c6:	4421      	add	r1, r4
 800a0c8:	1854      	adds	r4, r2, r1
 800a0ca:	42a3      	cmp	r3, r4
 800a0cc:	6011      	str	r1, [r2, #0]
 800a0ce:	d1e0      	bne.n	800a092 <_free_r+0x26>
 800a0d0:	681c      	ldr	r4, [r3, #0]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	6053      	str	r3, [r2, #4]
 800a0d6:	440c      	add	r4, r1
 800a0d8:	6014      	str	r4, [r2, #0]
 800a0da:	e7da      	b.n	800a092 <_free_r+0x26>
 800a0dc:	d902      	bls.n	800a0e4 <_free_r+0x78>
 800a0de:	230c      	movs	r3, #12
 800a0e0:	6003      	str	r3, [r0, #0]
 800a0e2:	e7d6      	b.n	800a092 <_free_r+0x26>
 800a0e4:	6825      	ldr	r5, [r4, #0]
 800a0e6:	1961      	adds	r1, r4, r5
 800a0e8:	428b      	cmp	r3, r1
 800a0ea:	bf04      	itt	eq
 800a0ec:	6819      	ldreq	r1, [r3, #0]
 800a0ee:	685b      	ldreq	r3, [r3, #4]
 800a0f0:	6063      	str	r3, [r4, #4]
 800a0f2:	bf04      	itt	eq
 800a0f4:	1949      	addeq	r1, r1, r5
 800a0f6:	6021      	streq	r1, [r4, #0]
 800a0f8:	6054      	str	r4, [r2, #4]
 800a0fa:	e7ca      	b.n	800a092 <_free_r+0x26>
 800a0fc:	b003      	add	sp, #12
 800a0fe:	bd30      	pop	{r4, r5, pc}
 800a100:	200008c4 	.word	0x200008c4

0800a104 <malloc>:
 800a104:	4b02      	ldr	r3, [pc, #8]	; (800a110 <malloc+0xc>)
 800a106:	4601      	mov	r1, r0
 800a108:	6818      	ldr	r0, [r3, #0]
 800a10a:	f000 b823 	b.w	800a154 <_malloc_r>
 800a10e:	bf00      	nop
 800a110:	200003c4 	.word	0x200003c4

0800a114 <sbrk_aligned>:
 800a114:	b570      	push	{r4, r5, r6, lr}
 800a116:	4e0e      	ldr	r6, [pc, #56]	; (800a150 <sbrk_aligned+0x3c>)
 800a118:	460c      	mov	r4, r1
 800a11a:	6831      	ldr	r1, [r6, #0]
 800a11c:	4605      	mov	r5, r0
 800a11e:	b911      	cbnz	r1, 800a126 <sbrk_aligned+0x12>
 800a120:	f000 fde8 	bl	800acf4 <_sbrk_r>
 800a124:	6030      	str	r0, [r6, #0]
 800a126:	4621      	mov	r1, r4
 800a128:	4628      	mov	r0, r5
 800a12a:	f000 fde3 	bl	800acf4 <_sbrk_r>
 800a12e:	1c43      	adds	r3, r0, #1
 800a130:	d00a      	beq.n	800a148 <sbrk_aligned+0x34>
 800a132:	1cc4      	adds	r4, r0, #3
 800a134:	f024 0403 	bic.w	r4, r4, #3
 800a138:	42a0      	cmp	r0, r4
 800a13a:	d007      	beq.n	800a14c <sbrk_aligned+0x38>
 800a13c:	1a21      	subs	r1, r4, r0
 800a13e:	4628      	mov	r0, r5
 800a140:	f000 fdd8 	bl	800acf4 <_sbrk_r>
 800a144:	3001      	adds	r0, #1
 800a146:	d101      	bne.n	800a14c <sbrk_aligned+0x38>
 800a148:	f04f 34ff 	mov.w	r4, #4294967295
 800a14c:	4620      	mov	r0, r4
 800a14e:	bd70      	pop	{r4, r5, r6, pc}
 800a150:	200008c8 	.word	0x200008c8

0800a154 <_malloc_r>:
 800a154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a158:	1ccd      	adds	r5, r1, #3
 800a15a:	f025 0503 	bic.w	r5, r5, #3
 800a15e:	3508      	adds	r5, #8
 800a160:	2d0c      	cmp	r5, #12
 800a162:	bf38      	it	cc
 800a164:	250c      	movcc	r5, #12
 800a166:	2d00      	cmp	r5, #0
 800a168:	4607      	mov	r7, r0
 800a16a:	db01      	blt.n	800a170 <_malloc_r+0x1c>
 800a16c:	42a9      	cmp	r1, r5
 800a16e:	d905      	bls.n	800a17c <_malloc_r+0x28>
 800a170:	230c      	movs	r3, #12
 800a172:	603b      	str	r3, [r7, #0]
 800a174:	2600      	movs	r6, #0
 800a176:	4630      	mov	r0, r6
 800a178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a17c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a250 <_malloc_r+0xfc>
 800a180:	f000 f868 	bl	800a254 <__malloc_lock>
 800a184:	f8d8 3000 	ldr.w	r3, [r8]
 800a188:	461c      	mov	r4, r3
 800a18a:	bb5c      	cbnz	r4, 800a1e4 <_malloc_r+0x90>
 800a18c:	4629      	mov	r1, r5
 800a18e:	4638      	mov	r0, r7
 800a190:	f7ff ffc0 	bl	800a114 <sbrk_aligned>
 800a194:	1c43      	adds	r3, r0, #1
 800a196:	4604      	mov	r4, r0
 800a198:	d155      	bne.n	800a246 <_malloc_r+0xf2>
 800a19a:	f8d8 4000 	ldr.w	r4, [r8]
 800a19e:	4626      	mov	r6, r4
 800a1a0:	2e00      	cmp	r6, #0
 800a1a2:	d145      	bne.n	800a230 <_malloc_r+0xdc>
 800a1a4:	2c00      	cmp	r4, #0
 800a1a6:	d048      	beq.n	800a23a <_malloc_r+0xe6>
 800a1a8:	6823      	ldr	r3, [r4, #0]
 800a1aa:	4631      	mov	r1, r6
 800a1ac:	4638      	mov	r0, r7
 800a1ae:	eb04 0903 	add.w	r9, r4, r3
 800a1b2:	f000 fd9f 	bl	800acf4 <_sbrk_r>
 800a1b6:	4581      	cmp	r9, r0
 800a1b8:	d13f      	bne.n	800a23a <_malloc_r+0xe6>
 800a1ba:	6821      	ldr	r1, [r4, #0]
 800a1bc:	1a6d      	subs	r5, r5, r1
 800a1be:	4629      	mov	r1, r5
 800a1c0:	4638      	mov	r0, r7
 800a1c2:	f7ff ffa7 	bl	800a114 <sbrk_aligned>
 800a1c6:	3001      	adds	r0, #1
 800a1c8:	d037      	beq.n	800a23a <_malloc_r+0xe6>
 800a1ca:	6823      	ldr	r3, [r4, #0]
 800a1cc:	442b      	add	r3, r5
 800a1ce:	6023      	str	r3, [r4, #0]
 800a1d0:	f8d8 3000 	ldr.w	r3, [r8]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d038      	beq.n	800a24a <_malloc_r+0xf6>
 800a1d8:	685a      	ldr	r2, [r3, #4]
 800a1da:	42a2      	cmp	r2, r4
 800a1dc:	d12b      	bne.n	800a236 <_malloc_r+0xe2>
 800a1de:	2200      	movs	r2, #0
 800a1e0:	605a      	str	r2, [r3, #4]
 800a1e2:	e00f      	b.n	800a204 <_malloc_r+0xb0>
 800a1e4:	6822      	ldr	r2, [r4, #0]
 800a1e6:	1b52      	subs	r2, r2, r5
 800a1e8:	d41f      	bmi.n	800a22a <_malloc_r+0xd6>
 800a1ea:	2a0b      	cmp	r2, #11
 800a1ec:	d917      	bls.n	800a21e <_malloc_r+0xca>
 800a1ee:	1961      	adds	r1, r4, r5
 800a1f0:	42a3      	cmp	r3, r4
 800a1f2:	6025      	str	r5, [r4, #0]
 800a1f4:	bf18      	it	ne
 800a1f6:	6059      	strne	r1, [r3, #4]
 800a1f8:	6863      	ldr	r3, [r4, #4]
 800a1fa:	bf08      	it	eq
 800a1fc:	f8c8 1000 	streq.w	r1, [r8]
 800a200:	5162      	str	r2, [r4, r5]
 800a202:	604b      	str	r3, [r1, #4]
 800a204:	4638      	mov	r0, r7
 800a206:	f104 060b 	add.w	r6, r4, #11
 800a20a:	f000 f829 	bl	800a260 <__malloc_unlock>
 800a20e:	f026 0607 	bic.w	r6, r6, #7
 800a212:	1d23      	adds	r3, r4, #4
 800a214:	1af2      	subs	r2, r6, r3
 800a216:	d0ae      	beq.n	800a176 <_malloc_r+0x22>
 800a218:	1b9b      	subs	r3, r3, r6
 800a21a:	50a3      	str	r3, [r4, r2]
 800a21c:	e7ab      	b.n	800a176 <_malloc_r+0x22>
 800a21e:	42a3      	cmp	r3, r4
 800a220:	6862      	ldr	r2, [r4, #4]
 800a222:	d1dd      	bne.n	800a1e0 <_malloc_r+0x8c>
 800a224:	f8c8 2000 	str.w	r2, [r8]
 800a228:	e7ec      	b.n	800a204 <_malloc_r+0xb0>
 800a22a:	4623      	mov	r3, r4
 800a22c:	6864      	ldr	r4, [r4, #4]
 800a22e:	e7ac      	b.n	800a18a <_malloc_r+0x36>
 800a230:	4634      	mov	r4, r6
 800a232:	6876      	ldr	r6, [r6, #4]
 800a234:	e7b4      	b.n	800a1a0 <_malloc_r+0x4c>
 800a236:	4613      	mov	r3, r2
 800a238:	e7cc      	b.n	800a1d4 <_malloc_r+0x80>
 800a23a:	230c      	movs	r3, #12
 800a23c:	603b      	str	r3, [r7, #0]
 800a23e:	4638      	mov	r0, r7
 800a240:	f000 f80e 	bl	800a260 <__malloc_unlock>
 800a244:	e797      	b.n	800a176 <_malloc_r+0x22>
 800a246:	6025      	str	r5, [r4, #0]
 800a248:	e7dc      	b.n	800a204 <_malloc_r+0xb0>
 800a24a:	605b      	str	r3, [r3, #4]
 800a24c:	deff      	udf	#255	; 0xff
 800a24e:	bf00      	nop
 800a250:	200008c4 	.word	0x200008c4

0800a254 <__malloc_lock>:
 800a254:	4801      	ldr	r0, [pc, #4]	; (800a25c <__malloc_lock+0x8>)
 800a256:	f7ff b88a 	b.w	800936e <__retarget_lock_acquire_recursive>
 800a25a:	bf00      	nop
 800a25c:	200008c0 	.word	0x200008c0

0800a260 <__malloc_unlock>:
 800a260:	4801      	ldr	r0, [pc, #4]	; (800a268 <__malloc_unlock+0x8>)
 800a262:	f7ff b885 	b.w	8009370 <__retarget_lock_release_recursive>
 800a266:	bf00      	nop
 800a268:	200008c0 	.word	0x200008c0

0800a26c <_Balloc>:
 800a26c:	b570      	push	{r4, r5, r6, lr}
 800a26e:	69c6      	ldr	r6, [r0, #28]
 800a270:	4604      	mov	r4, r0
 800a272:	460d      	mov	r5, r1
 800a274:	b976      	cbnz	r6, 800a294 <_Balloc+0x28>
 800a276:	2010      	movs	r0, #16
 800a278:	f7ff ff44 	bl	800a104 <malloc>
 800a27c:	4602      	mov	r2, r0
 800a27e:	61e0      	str	r0, [r4, #28]
 800a280:	b920      	cbnz	r0, 800a28c <_Balloc+0x20>
 800a282:	4b18      	ldr	r3, [pc, #96]	; (800a2e4 <_Balloc+0x78>)
 800a284:	4818      	ldr	r0, [pc, #96]	; (800a2e8 <_Balloc+0x7c>)
 800a286:	216b      	movs	r1, #107	; 0x6b
 800a288:	f000 fd52 	bl	800ad30 <__assert_func>
 800a28c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a290:	6006      	str	r6, [r0, #0]
 800a292:	60c6      	str	r6, [r0, #12]
 800a294:	69e6      	ldr	r6, [r4, #28]
 800a296:	68f3      	ldr	r3, [r6, #12]
 800a298:	b183      	cbz	r3, 800a2bc <_Balloc+0x50>
 800a29a:	69e3      	ldr	r3, [r4, #28]
 800a29c:	68db      	ldr	r3, [r3, #12]
 800a29e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2a2:	b9b8      	cbnz	r0, 800a2d4 <_Balloc+0x68>
 800a2a4:	2101      	movs	r1, #1
 800a2a6:	fa01 f605 	lsl.w	r6, r1, r5
 800a2aa:	1d72      	adds	r2, r6, #5
 800a2ac:	0092      	lsls	r2, r2, #2
 800a2ae:	4620      	mov	r0, r4
 800a2b0:	f000 fd5c 	bl	800ad6c <_calloc_r>
 800a2b4:	b160      	cbz	r0, 800a2d0 <_Balloc+0x64>
 800a2b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a2ba:	e00e      	b.n	800a2da <_Balloc+0x6e>
 800a2bc:	2221      	movs	r2, #33	; 0x21
 800a2be:	2104      	movs	r1, #4
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	f000 fd53 	bl	800ad6c <_calloc_r>
 800a2c6:	69e3      	ldr	r3, [r4, #28]
 800a2c8:	60f0      	str	r0, [r6, #12]
 800a2ca:	68db      	ldr	r3, [r3, #12]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d1e4      	bne.n	800a29a <_Balloc+0x2e>
 800a2d0:	2000      	movs	r0, #0
 800a2d2:	bd70      	pop	{r4, r5, r6, pc}
 800a2d4:	6802      	ldr	r2, [r0, #0]
 800a2d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a2da:	2300      	movs	r3, #0
 800a2dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a2e0:	e7f7      	b.n	800a2d2 <_Balloc+0x66>
 800a2e2:	bf00      	nop
 800a2e4:	0800b592 	.word	0x0800b592
 800a2e8:	0800b612 	.word	0x0800b612

0800a2ec <_Bfree>:
 800a2ec:	b570      	push	{r4, r5, r6, lr}
 800a2ee:	69c6      	ldr	r6, [r0, #28]
 800a2f0:	4605      	mov	r5, r0
 800a2f2:	460c      	mov	r4, r1
 800a2f4:	b976      	cbnz	r6, 800a314 <_Bfree+0x28>
 800a2f6:	2010      	movs	r0, #16
 800a2f8:	f7ff ff04 	bl	800a104 <malloc>
 800a2fc:	4602      	mov	r2, r0
 800a2fe:	61e8      	str	r0, [r5, #28]
 800a300:	b920      	cbnz	r0, 800a30c <_Bfree+0x20>
 800a302:	4b09      	ldr	r3, [pc, #36]	; (800a328 <_Bfree+0x3c>)
 800a304:	4809      	ldr	r0, [pc, #36]	; (800a32c <_Bfree+0x40>)
 800a306:	218f      	movs	r1, #143	; 0x8f
 800a308:	f000 fd12 	bl	800ad30 <__assert_func>
 800a30c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a310:	6006      	str	r6, [r0, #0]
 800a312:	60c6      	str	r6, [r0, #12]
 800a314:	b13c      	cbz	r4, 800a326 <_Bfree+0x3a>
 800a316:	69eb      	ldr	r3, [r5, #28]
 800a318:	6862      	ldr	r2, [r4, #4]
 800a31a:	68db      	ldr	r3, [r3, #12]
 800a31c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a320:	6021      	str	r1, [r4, #0]
 800a322:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a326:	bd70      	pop	{r4, r5, r6, pc}
 800a328:	0800b592 	.word	0x0800b592
 800a32c:	0800b612 	.word	0x0800b612

0800a330 <__multadd>:
 800a330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a334:	690d      	ldr	r5, [r1, #16]
 800a336:	4607      	mov	r7, r0
 800a338:	460c      	mov	r4, r1
 800a33a:	461e      	mov	r6, r3
 800a33c:	f101 0c14 	add.w	ip, r1, #20
 800a340:	2000      	movs	r0, #0
 800a342:	f8dc 3000 	ldr.w	r3, [ip]
 800a346:	b299      	uxth	r1, r3
 800a348:	fb02 6101 	mla	r1, r2, r1, r6
 800a34c:	0c1e      	lsrs	r6, r3, #16
 800a34e:	0c0b      	lsrs	r3, r1, #16
 800a350:	fb02 3306 	mla	r3, r2, r6, r3
 800a354:	b289      	uxth	r1, r1
 800a356:	3001      	adds	r0, #1
 800a358:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a35c:	4285      	cmp	r5, r0
 800a35e:	f84c 1b04 	str.w	r1, [ip], #4
 800a362:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a366:	dcec      	bgt.n	800a342 <__multadd+0x12>
 800a368:	b30e      	cbz	r6, 800a3ae <__multadd+0x7e>
 800a36a:	68a3      	ldr	r3, [r4, #8]
 800a36c:	42ab      	cmp	r3, r5
 800a36e:	dc19      	bgt.n	800a3a4 <__multadd+0x74>
 800a370:	6861      	ldr	r1, [r4, #4]
 800a372:	4638      	mov	r0, r7
 800a374:	3101      	adds	r1, #1
 800a376:	f7ff ff79 	bl	800a26c <_Balloc>
 800a37a:	4680      	mov	r8, r0
 800a37c:	b928      	cbnz	r0, 800a38a <__multadd+0x5a>
 800a37e:	4602      	mov	r2, r0
 800a380:	4b0c      	ldr	r3, [pc, #48]	; (800a3b4 <__multadd+0x84>)
 800a382:	480d      	ldr	r0, [pc, #52]	; (800a3b8 <__multadd+0x88>)
 800a384:	21ba      	movs	r1, #186	; 0xba
 800a386:	f000 fcd3 	bl	800ad30 <__assert_func>
 800a38a:	6922      	ldr	r2, [r4, #16]
 800a38c:	3202      	adds	r2, #2
 800a38e:	f104 010c 	add.w	r1, r4, #12
 800a392:	0092      	lsls	r2, r2, #2
 800a394:	300c      	adds	r0, #12
 800a396:	f000 fcbd 	bl	800ad14 <memcpy>
 800a39a:	4621      	mov	r1, r4
 800a39c:	4638      	mov	r0, r7
 800a39e:	f7ff ffa5 	bl	800a2ec <_Bfree>
 800a3a2:	4644      	mov	r4, r8
 800a3a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a3a8:	3501      	adds	r5, #1
 800a3aa:	615e      	str	r6, [r3, #20]
 800a3ac:	6125      	str	r5, [r4, #16]
 800a3ae:	4620      	mov	r0, r4
 800a3b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3b4:	0800b601 	.word	0x0800b601
 800a3b8:	0800b612 	.word	0x0800b612

0800a3bc <__hi0bits>:
 800a3bc:	0c03      	lsrs	r3, r0, #16
 800a3be:	041b      	lsls	r3, r3, #16
 800a3c0:	b9d3      	cbnz	r3, 800a3f8 <__hi0bits+0x3c>
 800a3c2:	0400      	lsls	r0, r0, #16
 800a3c4:	2310      	movs	r3, #16
 800a3c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a3ca:	bf04      	itt	eq
 800a3cc:	0200      	lsleq	r0, r0, #8
 800a3ce:	3308      	addeq	r3, #8
 800a3d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a3d4:	bf04      	itt	eq
 800a3d6:	0100      	lsleq	r0, r0, #4
 800a3d8:	3304      	addeq	r3, #4
 800a3da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a3de:	bf04      	itt	eq
 800a3e0:	0080      	lsleq	r0, r0, #2
 800a3e2:	3302      	addeq	r3, #2
 800a3e4:	2800      	cmp	r0, #0
 800a3e6:	db05      	blt.n	800a3f4 <__hi0bits+0x38>
 800a3e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a3ec:	f103 0301 	add.w	r3, r3, #1
 800a3f0:	bf08      	it	eq
 800a3f2:	2320      	moveq	r3, #32
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	4770      	bx	lr
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	e7e4      	b.n	800a3c6 <__hi0bits+0xa>

0800a3fc <__lo0bits>:
 800a3fc:	6803      	ldr	r3, [r0, #0]
 800a3fe:	f013 0207 	ands.w	r2, r3, #7
 800a402:	d00c      	beq.n	800a41e <__lo0bits+0x22>
 800a404:	07d9      	lsls	r1, r3, #31
 800a406:	d422      	bmi.n	800a44e <__lo0bits+0x52>
 800a408:	079a      	lsls	r2, r3, #30
 800a40a:	bf49      	itett	mi
 800a40c:	085b      	lsrmi	r3, r3, #1
 800a40e:	089b      	lsrpl	r3, r3, #2
 800a410:	6003      	strmi	r3, [r0, #0]
 800a412:	2201      	movmi	r2, #1
 800a414:	bf5c      	itt	pl
 800a416:	6003      	strpl	r3, [r0, #0]
 800a418:	2202      	movpl	r2, #2
 800a41a:	4610      	mov	r0, r2
 800a41c:	4770      	bx	lr
 800a41e:	b299      	uxth	r1, r3
 800a420:	b909      	cbnz	r1, 800a426 <__lo0bits+0x2a>
 800a422:	0c1b      	lsrs	r3, r3, #16
 800a424:	2210      	movs	r2, #16
 800a426:	b2d9      	uxtb	r1, r3
 800a428:	b909      	cbnz	r1, 800a42e <__lo0bits+0x32>
 800a42a:	3208      	adds	r2, #8
 800a42c:	0a1b      	lsrs	r3, r3, #8
 800a42e:	0719      	lsls	r1, r3, #28
 800a430:	bf04      	itt	eq
 800a432:	091b      	lsreq	r3, r3, #4
 800a434:	3204      	addeq	r2, #4
 800a436:	0799      	lsls	r1, r3, #30
 800a438:	bf04      	itt	eq
 800a43a:	089b      	lsreq	r3, r3, #2
 800a43c:	3202      	addeq	r2, #2
 800a43e:	07d9      	lsls	r1, r3, #31
 800a440:	d403      	bmi.n	800a44a <__lo0bits+0x4e>
 800a442:	085b      	lsrs	r3, r3, #1
 800a444:	f102 0201 	add.w	r2, r2, #1
 800a448:	d003      	beq.n	800a452 <__lo0bits+0x56>
 800a44a:	6003      	str	r3, [r0, #0]
 800a44c:	e7e5      	b.n	800a41a <__lo0bits+0x1e>
 800a44e:	2200      	movs	r2, #0
 800a450:	e7e3      	b.n	800a41a <__lo0bits+0x1e>
 800a452:	2220      	movs	r2, #32
 800a454:	e7e1      	b.n	800a41a <__lo0bits+0x1e>
	...

0800a458 <__i2b>:
 800a458:	b510      	push	{r4, lr}
 800a45a:	460c      	mov	r4, r1
 800a45c:	2101      	movs	r1, #1
 800a45e:	f7ff ff05 	bl	800a26c <_Balloc>
 800a462:	4602      	mov	r2, r0
 800a464:	b928      	cbnz	r0, 800a472 <__i2b+0x1a>
 800a466:	4b05      	ldr	r3, [pc, #20]	; (800a47c <__i2b+0x24>)
 800a468:	4805      	ldr	r0, [pc, #20]	; (800a480 <__i2b+0x28>)
 800a46a:	f240 1145 	movw	r1, #325	; 0x145
 800a46e:	f000 fc5f 	bl	800ad30 <__assert_func>
 800a472:	2301      	movs	r3, #1
 800a474:	6144      	str	r4, [r0, #20]
 800a476:	6103      	str	r3, [r0, #16]
 800a478:	bd10      	pop	{r4, pc}
 800a47a:	bf00      	nop
 800a47c:	0800b601 	.word	0x0800b601
 800a480:	0800b612 	.word	0x0800b612

0800a484 <__multiply>:
 800a484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a488:	4691      	mov	r9, r2
 800a48a:	690a      	ldr	r2, [r1, #16]
 800a48c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a490:	429a      	cmp	r2, r3
 800a492:	bfb8      	it	lt
 800a494:	460b      	movlt	r3, r1
 800a496:	460c      	mov	r4, r1
 800a498:	bfbc      	itt	lt
 800a49a:	464c      	movlt	r4, r9
 800a49c:	4699      	movlt	r9, r3
 800a49e:	6927      	ldr	r7, [r4, #16]
 800a4a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a4a4:	68a3      	ldr	r3, [r4, #8]
 800a4a6:	6861      	ldr	r1, [r4, #4]
 800a4a8:	eb07 060a 	add.w	r6, r7, sl
 800a4ac:	42b3      	cmp	r3, r6
 800a4ae:	b085      	sub	sp, #20
 800a4b0:	bfb8      	it	lt
 800a4b2:	3101      	addlt	r1, #1
 800a4b4:	f7ff feda 	bl	800a26c <_Balloc>
 800a4b8:	b930      	cbnz	r0, 800a4c8 <__multiply+0x44>
 800a4ba:	4602      	mov	r2, r0
 800a4bc:	4b44      	ldr	r3, [pc, #272]	; (800a5d0 <__multiply+0x14c>)
 800a4be:	4845      	ldr	r0, [pc, #276]	; (800a5d4 <__multiply+0x150>)
 800a4c0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a4c4:	f000 fc34 	bl	800ad30 <__assert_func>
 800a4c8:	f100 0514 	add.w	r5, r0, #20
 800a4cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a4d0:	462b      	mov	r3, r5
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	4543      	cmp	r3, r8
 800a4d6:	d321      	bcc.n	800a51c <__multiply+0x98>
 800a4d8:	f104 0314 	add.w	r3, r4, #20
 800a4dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a4e0:	f109 0314 	add.w	r3, r9, #20
 800a4e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a4e8:	9202      	str	r2, [sp, #8]
 800a4ea:	1b3a      	subs	r2, r7, r4
 800a4ec:	3a15      	subs	r2, #21
 800a4ee:	f022 0203 	bic.w	r2, r2, #3
 800a4f2:	3204      	adds	r2, #4
 800a4f4:	f104 0115 	add.w	r1, r4, #21
 800a4f8:	428f      	cmp	r7, r1
 800a4fa:	bf38      	it	cc
 800a4fc:	2204      	movcc	r2, #4
 800a4fe:	9201      	str	r2, [sp, #4]
 800a500:	9a02      	ldr	r2, [sp, #8]
 800a502:	9303      	str	r3, [sp, #12]
 800a504:	429a      	cmp	r2, r3
 800a506:	d80c      	bhi.n	800a522 <__multiply+0x9e>
 800a508:	2e00      	cmp	r6, #0
 800a50a:	dd03      	ble.n	800a514 <__multiply+0x90>
 800a50c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a510:	2b00      	cmp	r3, #0
 800a512:	d05b      	beq.n	800a5cc <__multiply+0x148>
 800a514:	6106      	str	r6, [r0, #16]
 800a516:	b005      	add	sp, #20
 800a518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a51c:	f843 2b04 	str.w	r2, [r3], #4
 800a520:	e7d8      	b.n	800a4d4 <__multiply+0x50>
 800a522:	f8b3 a000 	ldrh.w	sl, [r3]
 800a526:	f1ba 0f00 	cmp.w	sl, #0
 800a52a:	d024      	beq.n	800a576 <__multiply+0xf2>
 800a52c:	f104 0e14 	add.w	lr, r4, #20
 800a530:	46a9      	mov	r9, r5
 800a532:	f04f 0c00 	mov.w	ip, #0
 800a536:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a53a:	f8d9 1000 	ldr.w	r1, [r9]
 800a53e:	fa1f fb82 	uxth.w	fp, r2
 800a542:	b289      	uxth	r1, r1
 800a544:	fb0a 110b 	mla	r1, sl, fp, r1
 800a548:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a54c:	f8d9 2000 	ldr.w	r2, [r9]
 800a550:	4461      	add	r1, ip
 800a552:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a556:	fb0a c20b 	mla	r2, sl, fp, ip
 800a55a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a55e:	b289      	uxth	r1, r1
 800a560:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a564:	4577      	cmp	r7, lr
 800a566:	f849 1b04 	str.w	r1, [r9], #4
 800a56a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a56e:	d8e2      	bhi.n	800a536 <__multiply+0xb2>
 800a570:	9a01      	ldr	r2, [sp, #4]
 800a572:	f845 c002 	str.w	ip, [r5, r2]
 800a576:	9a03      	ldr	r2, [sp, #12]
 800a578:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a57c:	3304      	adds	r3, #4
 800a57e:	f1b9 0f00 	cmp.w	r9, #0
 800a582:	d021      	beq.n	800a5c8 <__multiply+0x144>
 800a584:	6829      	ldr	r1, [r5, #0]
 800a586:	f104 0c14 	add.w	ip, r4, #20
 800a58a:	46ae      	mov	lr, r5
 800a58c:	f04f 0a00 	mov.w	sl, #0
 800a590:	f8bc b000 	ldrh.w	fp, [ip]
 800a594:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a598:	fb09 220b 	mla	r2, r9, fp, r2
 800a59c:	4452      	add	r2, sl
 800a59e:	b289      	uxth	r1, r1
 800a5a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a5a4:	f84e 1b04 	str.w	r1, [lr], #4
 800a5a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a5ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a5b0:	f8be 1000 	ldrh.w	r1, [lr]
 800a5b4:	fb09 110a 	mla	r1, r9, sl, r1
 800a5b8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a5bc:	4567      	cmp	r7, ip
 800a5be:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a5c2:	d8e5      	bhi.n	800a590 <__multiply+0x10c>
 800a5c4:	9a01      	ldr	r2, [sp, #4]
 800a5c6:	50a9      	str	r1, [r5, r2]
 800a5c8:	3504      	adds	r5, #4
 800a5ca:	e799      	b.n	800a500 <__multiply+0x7c>
 800a5cc:	3e01      	subs	r6, #1
 800a5ce:	e79b      	b.n	800a508 <__multiply+0x84>
 800a5d0:	0800b601 	.word	0x0800b601
 800a5d4:	0800b612 	.word	0x0800b612

0800a5d8 <__pow5mult>:
 800a5d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5dc:	4615      	mov	r5, r2
 800a5de:	f012 0203 	ands.w	r2, r2, #3
 800a5e2:	4606      	mov	r6, r0
 800a5e4:	460f      	mov	r7, r1
 800a5e6:	d007      	beq.n	800a5f8 <__pow5mult+0x20>
 800a5e8:	4c25      	ldr	r4, [pc, #148]	; (800a680 <__pow5mult+0xa8>)
 800a5ea:	3a01      	subs	r2, #1
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a5f2:	f7ff fe9d 	bl	800a330 <__multadd>
 800a5f6:	4607      	mov	r7, r0
 800a5f8:	10ad      	asrs	r5, r5, #2
 800a5fa:	d03d      	beq.n	800a678 <__pow5mult+0xa0>
 800a5fc:	69f4      	ldr	r4, [r6, #28]
 800a5fe:	b97c      	cbnz	r4, 800a620 <__pow5mult+0x48>
 800a600:	2010      	movs	r0, #16
 800a602:	f7ff fd7f 	bl	800a104 <malloc>
 800a606:	4602      	mov	r2, r0
 800a608:	61f0      	str	r0, [r6, #28]
 800a60a:	b928      	cbnz	r0, 800a618 <__pow5mult+0x40>
 800a60c:	4b1d      	ldr	r3, [pc, #116]	; (800a684 <__pow5mult+0xac>)
 800a60e:	481e      	ldr	r0, [pc, #120]	; (800a688 <__pow5mult+0xb0>)
 800a610:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a614:	f000 fb8c 	bl	800ad30 <__assert_func>
 800a618:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a61c:	6004      	str	r4, [r0, #0]
 800a61e:	60c4      	str	r4, [r0, #12]
 800a620:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a624:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a628:	b94c      	cbnz	r4, 800a63e <__pow5mult+0x66>
 800a62a:	f240 2171 	movw	r1, #625	; 0x271
 800a62e:	4630      	mov	r0, r6
 800a630:	f7ff ff12 	bl	800a458 <__i2b>
 800a634:	2300      	movs	r3, #0
 800a636:	f8c8 0008 	str.w	r0, [r8, #8]
 800a63a:	4604      	mov	r4, r0
 800a63c:	6003      	str	r3, [r0, #0]
 800a63e:	f04f 0900 	mov.w	r9, #0
 800a642:	07eb      	lsls	r3, r5, #31
 800a644:	d50a      	bpl.n	800a65c <__pow5mult+0x84>
 800a646:	4639      	mov	r1, r7
 800a648:	4622      	mov	r2, r4
 800a64a:	4630      	mov	r0, r6
 800a64c:	f7ff ff1a 	bl	800a484 <__multiply>
 800a650:	4639      	mov	r1, r7
 800a652:	4680      	mov	r8, r0
 800a654:	4630      	mov	r0, r6
 800a656:	f7ff fe49 	bl	800a2ec <_Bfree>
 800a65a:	4647      	mov	r7, r8
 800a65c:	106d      	asrs	r5, r5, #1
 800a65e:	d00b      	beq.n	800a678 <__pow5mult+0xa0>
 800a660:	6820      	ldr	r0, [r4, #0]
 800a662:	b938      	cbnz	r0, 800a674 <__pow5mult+0x9c>
 800a664:	4622      	mov	r2, r4
 800a666:	4621      	mov	r1, r4
 800a668:	4630      	mov	r0, r6
 800a66a:	f7ff ff0b 	bl	800a484 <__multiply>
 800a66e:	6020      	str	r0, [r4, #0]
 800a670:	f8c0 9000 	str.w	r9, [r0]
 800a674:	4604      	mov	r4, r0
 800a676:	e7e4      	b.n	800a642 <__pow5mult+0x6a>
 800a678:	4638      	mov	r0, r7
 800a67a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a67e:	bf00      	nop
 800a680:	0800b760 	.word	0x0800b760
 800a684:	0800b592 	.word	0x0800b592
 800a688:	0800b612 	.word	0x0800b612

0800a68c <__lshift>:
 800a68c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a690:	460c      	mov	r4, r1
 800a692:	6849      	ldr	r1, [r1, #4]
 800a694:	6923      	ldr	r3, [r4, #16]
 800a696:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a69a:	68a3      	ldr	r3, [r4, #8]
 800a69c:	4607      	mov	r7, r0
 800a69e:	4691      	mov	r9, r2
 800a6a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a6a4:	f108 0601 	add.w	r6, r8, #1
 800a6a8:	42b3      	cmp	r3, r6
 800a6aa:	db0b      	blt.n	800a6c4 <__lshift+0x38>
 800a6ac:	4638      	mov	r0, r7
 800a6ae:	f7ff fddd 	bl	800a26c <_Balloc>
 800a6b2:	4605      	mov	r5, r0
 800a6b4:	b948      	cbnz	r0, 800a6ca <__lshift+0x3e>
 800a6b6:	4602      	mov	r2, r0
 800a6b8:	4b28      	ldr	r3, [pc, #160]	; (800a75c <__lshift+0xd0>)
 800a6ba:	4829      	ldr	r0, [pc, #164]	; (800a760 <__lshift+0xd4>)
 800a6bc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a6c0:	f000 fb36 	bl	800ad30 <__assert_func>
 800a6c4:	3101      	adds	r1, #1
 800a6c6:	005b      	lsls	r3, r3, #1
 800a6c8:	e7ee      	b.n	800a6a8 <__lshift+0x1c>
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	f100 0114 	add.w	r1, r0, #20
 800a6d0:	f100 0210 	add.w	r2, r0, #16
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	4553      	cmp	r3, sl
 800a6d8:	db33      	blt.n	800a742 <__lshift+0xb6>
 800a6da:	6920      	ldr	r0, [r4, #16]
 800a6dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a6e0:	f104 0314 	add.w	r3, r4, #20
 800a6e4:	f019 091f 	ands.w	r9, r9, #31
 800a6e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a6ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a6f0:	d02b      	beq.n	800a74a <__lshift+0xbe>
 800a6f2:	f1c9 0e20 	rsb	lr, r9, #32
 800a6f6:	468a      	mov	sl, r1
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	6818      	ldr	r0, [r3, #0]
 800a6fc:	fa00 f009 	lsl.w	r0, r0, r9
 800a700:	4310      	orrs	r0, r2
 800a702:	f84a 0b04 	str.w	r0, [sl], #4
 800a706:	f853 2b04 	ldr.w	r2, [r3], #4
 800a70a:	459c      	cmp	ip, r3
 800a70c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a710:	d8f3      	bhi.n	800a6fa <__lshift+0x6e>
 800a712:	ebac 0304 	sub.w	r3, ip, r4
 800a716:	3b15      	subs	r3, #21
 800a718:	f023 0303 	bic.w	r3, r3, #3
 800a71c:	3304      	adds	r3, #4
 800a71e:	f104 0015 	add.w	r0, r4, #21
 800a722:	4584      	cmp	ip, r0
 800a724:	bf38      	it	cc
 800a726:	2304      	movcc	r3, #4
 800a728:	50ca      	str	r2, [r1, r3]
 800a72a:	b10a      	cbz	r2, 800a730 <__lshift+0xa4>
 800a72c:	f108 0602 	add.w	r6, r8, #2
 800a730:	3e01      	subs	r6, #1
 800a732:	4638      	mov	r0, r7
 800a734:	612e      	str	r6, [r5, #16]
 800a736:	4621      	mov	r1, r4
 800a738:	f7ff fdd8 	bl	800a2ec <_Bfree>
 800a73c:	4628      	mov	r0, r5
 800a73e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a742:	f842 0f04 	str.w	r0, [r2, #4]!
 800a746:	3301      	adds	r3, #1
 800a748:	e7c5      	b.n	800a6d6 <__lshift+0x4a>
 800a74a:	3904      	subs	r1, #4
 800a74c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a750:	f841 2f04 	str.w	r2, [r1, #4]!
 800a754:	459c      	cmp	ip, r3
 800a756:	d8f9      	bhi.n	800a74c <__lshift+0xc0>
 800a758:	e7ea      	b.n	800a730 <__lshift+0xa4>
 800a75a:	bf00      	nop
 800a75c:	0800b601 	.word	0x0800b601
 800a760:	0800b612 	.word	0x0800b612

0800a764 <__mcmp>:
 800a764:	b530      	push	{r4, r5, lr}
 800a766:	6902      	ldr	r2, [r0, #16]
 800a768:	690c      	ldr	r4, [r1, #16]
 800a76a:	1b12      	subs	r2, r2, r4
 800a76c:	d10e      	bne.n	800a78c <__mcmp+0x28>
 800a76e:	f100 0314 	add.w	r3, r0, #20
 800a772:	3114      	adds	r1, #20
 800a774:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a778:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a77c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a780:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a784:	42a5      	cmp	r5, r4
 800a786:	d003      	beq.n	800a790 <__mcmp+0x2c>
 800a788:	d305      	bcc.n	800a796 <__mcmp+0x32>
 800a78a:	2201      	movs	r2, #1
 800a78c:	4610      	mov	r0, r2
 800a78e:	bd30      	pop	{r4, r5, pc}
 800a790:	4283      	cmp	r3, r0
 800a792:	d3f3      	bcc.n	800a77c <__mcmp+0x18>
 800a794:	e7fa      	b.n	800a78c <__mcmp+0x28>
 800a796:	f04f 32ff 	mov.w	r2, #4294967295
 800a79a:	e7f7      	b.n	800a78c <__mcmp+0x28>

0800a79c <__mdiff>:
 800a79c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7a0:	460c      	mov	r4, r1
 800a7a2:	4606      	mov	r6, r0
 800a7a4:	4611      	mov	r1, r2
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	4690      	mov	r8, r2
 800a7aa:	f7ff ffdb 	bl	800a764 <__mcmp>
 800a7ae:	1e05      	subs	r5, r0, #0
 800a7b0:	d110      	bne.n	800a7d4 <__mdiff+0x38>
 800a7b2:	4629      	mov	r1, r5
 800a7b4:	4630      	mov	r0, r6
 800a7b6:	f7ff fd59 	bl	800a26c <_Balloc>
 800a7ba:	b930      	cbnz	r0, 800a7ca <__mdiff+0x2e>
 800a7bc:	4b3a      	ldr	r3, [pc, #232]	; (800a8a8 <__mdiff+0x10c>)
 800a7be:	4602      	mov	r2, r0
 800a7c0:	f240 2137 	movw	r1, #567	; 0x237
 800a7c4:	4839      	ldr	r0, [pc, #228]	; (800a8ac <__mdiff+0x110>)
 800a7c6:	f000 fab3 	bl	800ad30 <__assert_func>
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a7d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7d4:	bfa4      	itt	ge
 800a7d6:	4643      	movge	r3, r8
 800a7d8:	46a0      	movge	r8, r4
 800a7da:	4630      	mov	r0, r6
 800a7dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a7e0:	bfa6      	itte	ge
 800a7e2:	461c      	movge	r4, r3
 800a7e4:	2500      	movge	r5, #0
 800a7e6:	2501      	movlt	r5, #1
 800a7e8:	f7ff fd40 	bl	800a26c <_Balloc>
 800a7ec:	b920      	cbnz	r0, 800a7f8 <__mdiff+0x5c>
 800a7ee:	4b2e      	ldr	r3, [pc, #184]	; (800a8a8 <__mdiff+0x10c>)
 800a7f0:	4602      	mov	r2, r0
 800a7f2:	f240 2145 	movw	r1, #581	; 0x245
 800a7f6:	e7e5      	b.n	800a7c4 <__mdiff+0x28>
 800a7f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a7fc:	6926      	ldr	r6, [r4, #16]
 800a7fe:	60c5      	str	r5, [r0, #12]
 800a800:	f104 0914 	add.w	r9, r4, #20
 800a804:	f108 0514 	add.w	r5, r8, #20
 800a808:	f100 0e14 	add.w	lr, r0, #20
 800a80c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a810:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a814:	f108 0210 	add.w	r2, r8, #16
 800a818:	46f2      	mov	sl, lr
 800a81a:	2100      	movs	r1, #0
 800a81c:	f859 3b04 	ldr.w	r3, [r9], #4
 800a820:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a824:	fa11 f88b 	uxtah	r8, r1, fp
 800a828:	b299      	uxth	r1, r3
 800a82a:	0c1b      	lsrs	r3, r3, #16
 800a82c:	eba8 0801 	sub.w	r8, r8, r1
 800a830:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a834:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a838:	fa1f f888 	uxth.w	r8, r8
 800a83c:	1419      	asrs	r1, r3, #16
 800a83e:	454e      	cmp	r6, r9
 800a840:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a844:	f84a 3b04 	str.w	r3, [sl], #4
 800a848:	d8e8      	bhi.n	800a81c <__mdiff+0x80>
 800a84a:	1b33      	subs	r3, r6, r4
 800a84c:	3b15      	subs	r3, #21
 800a84e:	f023 0303 	bic.w	r3, r3, #3
 800a852:	3304      	adds	r3, #4
 800a854:	3415      	adds	r4, #21
 800a856:	42a6      	cmp	r6, r4
 800a858:	bf38      	it	cc
 800a85a:	2304      	movcc	r3, #4
 800a85c:	441d      	add	r5, r3
 800a85e:	4473      	add	r3, lr
 800a860:	469e      	mov	lr, r3
 800a862:	462e      	mov	r6, r5
 800a864:	4566      	cmp	r6, ip
 800a866:	d30e      	bcc.n	800a886 <__mdiff+0xea>
 800a868:	f10c 0203 	add.w	r2, ip, #3
 800a86c:	1b52      	subs	r2, r2, r5
 800a86e:	f022 0203 	bic.w	r2, r2, #3
 800a872:	3d03      	subs	r5, #3
 800a874:	45ac      	cmp	ip, r5
 800a876:	bf38      	it	cc
 800a878:	2200      	movcc	r2, #0
 800a87a:	4413      	add	r3, r2
 800a87c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a880:	b17a      	cbz	r2, 800a8a2 <__mdiff+0x106>
 800a882:	6107      	str	r7, [r0, #16]
 800a884:	e7a4      	b.n	800a7d0 <__mdiff+0x34>
 800a886:	f856 8b04 	ldr.w	r8, [r6], #4
 800a88a:	fa11 f288 	uxtah	r2, r1, r8
 800a88e:	1414      	asrs	r4, r2, #16
 800a890:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a894:	b292      	uxth	r2, r2
 800a896:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a89a:	f84e 2b04 	str.w	r2, [lr], #4
 800a89e:	1421      	asrs	r1, r4, #16
 800a8a0:	e7e0      	b.n	800a864 <__mdiff+0xc8>
 800a8a2:	3f01      	subs	r7, #1
 800a8a4:	e7ea      	b.n	800a87c <__mdiff+0xe0>
 800a8a6:	bf00      	nop
 800a8a8:	0800b601 	.word	0x0800b601
 800a8ac:	0800b612 	.word	0x0800b612

0800a8b0 <__d2b>:
 800a8b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a8b4:	460f      	mov	r7, r1
 800a8b6:	2101      	movs	r1, #1
 800a8b8:	ec59 8b10 	vmov	r8, r9, d0
 800a8bc:	4616      	mov	r6, r2
 800a8be:	f7ff fcd5 	bl	800a26c <_Balloc>
 800a8c2:	4604      	mov	r4, r0
 800a8c4:	b930      	cbnz	r0, 800a8d4 <__d2b+0x24>
 800a8c6:	4602      	mov	r2, r0
 800a8c8:	4b24      	ldr	r3, [pc, #144]	; (800a95c <__d2b+0xac>)
 800a8ca:	4825      	ldr	r0, [pc, #148]	; (800a960 <__d2b+0xb0>)
 800a8cc:	f240 310f 	movw	r1, #783	; 0x30f
 800a8d0:	f000 fa2e 	bl	800ad30 <__assert_func>
 800a8d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a8d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8dc:	bb2d      	cbnz	r5, 800a92a <__d2b+0x7a>
 800a8de:	9301      	str	r3, [sp, #4]
 800a8e0:	f1b8 0300 	subs.w	r3, r8, #0
 800a8e4:	d026      	beq.n	800a934 <__d2b+0x84>
 800a8e6:	4668      	mov	r0, sp
 800a8e8:	9300      	str	r3, [sp, #0]
 800a8ea:	f7ff fd87 	bl	800a3fc <__lo0bits>
 800a8ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a8f2:	b1e8      	cbz	r0, 800a930 <__d2b+0x80>
 800a8f4:	f1c0 0320 	rsb	r3, r0, #32
 800a8f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a8fc:	430b      	orrs	r3, r1
 800a8fe:	40c2      	lsrs	r2, r0
 800a900:	6163      	str	r3, [r4, #20]
 800a902:	9201      	str	r2, [sp, #4]
 800a904:	9b01      	ldr	r3, [sp, #4]
 800a906:	61a3      	str	r3, [r4, #24]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	bf14      	ite	ne
 800a90c:	2202      	movne	r2, #2
 800a90e:	2201      	moveq	r2, #1
 800a910:	6122      	str	r2, [r4, #16]
 800a912:	b1bd      	cbz	r5, 800a944 <__d2b+0x94>
 800a914:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a918:	4405      	add	r5, r0
 800a91a:	603d      	str	r5, [r7, #0]
 800a91c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a920:	6030      	str	r0, [r6, #0]
 800a922:	4620      	mov	r0, r4
 800a924:	b003      	add	sp, #12
 800a926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a92a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a92e:	e7d6      	b.n	800a8de <__d2b+0x2e>
 800a930:	6161      	str	r1, [r4, #20]
 800a932:	e7e7      	b.n	800a904 <__d2b+0x54>
 800a934:	a801      	add	r0, sp, #4
 800a936:	f7ff fd61 	bl	800a3fc <__lo0bits>
 800a93a:	9b01      	ldr	r3, [sp, #4]
 800a93c:	6163      	str	r3, [r4, #20]
 800a93e:	3020      	adds	r0, #32
 800a940:	2201      	movs	r2, #1
 800a942:	e7e5      	b.n	800a910 <__d2b+0x60>
 800a944:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a948:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a94c:	6038      	str	r0, [r7, #0]
 800a94e:	6918      	ldr	r0, [r3, #16]
 800a950:	f7ff fd34 	bl	800a3bc <__hi0bits>
 800a954:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a958:	e7e2      	b.n	800a920 <__d2b+0x70>
 800a95a:	bf00      	nop
 800a95c:	0800b601 	.word	0x0800b601
 800a960:	0800b612 	.word	0x0800b612

0800a964 <__sfputc_r>:
 800a964:	6893      	ldr	r3, [r2, #8]
 800a966:	3b01      	subs	r3, #1
 800a968:	2b00      	cmp	r3, #0
 800a96a:	b410      	push	{r4}
 800a96c:	6093      	str	r3, [r2, #8]
 800a96e:	da08      	bge.n	800a982 <__sfputc_r+0x1e>
 800a970:	6994      	ldr	r4, [r2, #24]
 800a972:	42a3      	cmp	r3, r4
 800a974:	db01      	blt.n	800a97a <__sfputc_r+0x16>
 800a976:	290a      	cmp	r1, #10
 800a978:	d103      	bne.n	800a982 <__sfputc_r+0x1e>
 800a97a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a97e:	f7fe bbd2 	b.w	8009126 <__swbuf_r>
 800a982:	6813      	ldr	r3, [r2, #0]
 800a984:	1c58      	adds	r0, r3, #1
 800a986:	6010      	str	r0, [r2, #0]
 800a988:	7019      	strb	r1, [r3, #0]
 800a98a:	4608      	mov	r0, r1
 800a98c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a990:	4770      	bx	lr

0800a992 <__sfputs_r>:
 800a992:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a994:	4606      	mov	r6, r0
 800a996:	460f      	mov	r7, r1
 800a998:	4614      	mov	r4, r2
 800a99a:	18d5      	adds	r5, r2, r3
 800a99c:	42ac      	cmp	r4, r5
 800a99e:	d101      	bne.n	800a9a4 <__sfputs_r+0x12>
 800a9a0:	2000      	movs	r0, #0
 800a9a2:	e007      	b.n	800a9b4 <__sfputs_r+0x22>
 800a9a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9a8:	463a      	mov	r2, r7
 800a9aa:	4630      	mov	r0, r6
 800a9ac:	f7ff ffda 	bl	800a964 <__sfputc_r>
 800a9b0:	1c43      	adds	r3, r0, #1
 800a9b2:	d1f3      	bne.n	800a99c <__sfputs_r+0xa>
 800a9b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a9b8 <_vfiprintf_r>:
 800a9b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9bc:	460d      	mov	r5, r1
 800a9be:	b09d      	sub	sp, #116	; 0x74
 800a9c0:	4614      	mov	r4, r2
 800a9c2:	4698      	mov	r8, r3
 800a9c4:	4606      	mov	r6, r0
 800a9c6:	b118      	cbz	r0, 800a9d0 <_vfiprintf_r+0x18>
 800a9c8:	6a03      	ldr	r3, [r0, #32]
 800a9ca:	b90b      	cbnz	r3, 800a9d0 <_vfiprintf_r+0x18>
 800a9cc:	f7fe fa16 	bl	8008dfc <__sinit>
 800a9d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9d2:	07d9      	lsls	r1, r3, #31
 800a9d4:	d405      	bmi.n	800a9e2 <_vfiprintf_r+0x2a>
 800a9d6:	89ab      	ldrh	r3, [r5, #12]
 800a9d8:	059a      	lsls	r2, r3, #22
 800a9da:	d402      	bmi.n	800a9e2 <_vfiprintf_r+0x2a>
 800a9dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9de:	f7fe fcc6 	bl	800936e <__retarget_lock_acquire_recursive>
 800a9e2:	89ab      	ldrh	r3, [r5, #12]
 800a9e4:	071b      	lsls	r3, r3, #28
 800a9e6:	d501      	bpl.n	800a9ec <_vfiprintf_r+0x34>
 800a9e8:	692b      	ldr	r3, [r5, #16]
 800a9ea:	b99b      	cbnz	r3, 800aa14 <_vfiprintf_r+0x5c>
 800a9ec:	4629      	mov	r1, r5
 800a9ee:	4630      	mov	r0, r6
 800a9f0:	f7fe fbd6 	bl	80091a0 <__swsetup_r>
 800a9f4:	b170      	cbz	r0, 800aa14 <_vfiprintf_r+0x5c>
 800a9f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9f8:	07dc      	lsls	r4, r3, #31
 800a9fa:	d504      	bpl.n	800aa06 <_vfiprintf_r+0x4e>
 800a9fc:	f04f 30ff 	mov.w	r0, #4294967295
 800aa00:	b01d      	add	sp, #116	; 0x74
 800aa02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa06:	89ab      	ldrh	r3, [r5, #12]
 800aa08:	0598      	lsls	r0, r3, #22
 800aa0a:	d4f7      	bmi.n	800a9fc <_vfiprintf_r+0x44>
 800aa0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa0e:	f7fe fcaf 	bl	8009370 <__retarget_lock_release_recursive>
 800aa12:	e7f3      	b.n	800a9fc <_vfiprintf_r+0x44>
 800aa14:	2300      	movs	r3, #0
 800aa16:	9309      	str	r3, [sp, #36]	; 0x24
 800aa18:	2320      	movs	r3, #32
 800aa1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa1e:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa22:	2330      	movs	r3, #48	; 0x30
 800aa24:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800abd8 <_vfiprintf_r+0x220>
 800aa28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa2c:	f04f 0901 	mov.w	r9, #1
 800aa30:	4623      	mov	r3, r4
 800aa32:	469a      	mov	sl, r3
 800aa34:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa38:	b10a      	cbz	r2, 800aa3e <_vfiprintf_r+0x86>
 800aa3a:	2a25      	cmp	r2, #37	; 0x25
 800aa3c:	d1f9      	bne.n	800aa32 <_vfiprintf_r+0x7a>
 800aa3e:	ebba 0b04 	subs.w	fp, sl, r4
 800aa42:	d00b      	beq.n	800aa5c <_vfiprintf_r+0xa4>
 800aa44:	465b      	mov	r3, fp
 800aa46:	4622      	mov	r2, r4
 800aa48:	4629      	mov	r1, r5
 800aa4a:	4630      	mov	r0, r6
 800aa4c:	f7ff ffa1 	bl	800a992 <__sfputs_r>
 800aa50:	3001      	adds	r0, #1
 800aa52:	f000 80a9 	beq.w	800aba8 <_vfiprintf_r+0x1f0>
 800aa56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa58:	445a      	add	r2, fp
 800aa5a:	9209      	str	r2, [sp, #36]	; 0x24
 800aa5c:	f89a 3000 	ldrb.w	r3, [sl]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	f000 80a1 	beq.w	800aba8 <_vfiprintf_r+0x1f0>
 800aa66:	2300      	movs	r3, #0
 800aa68:	f04f 32ff 	mov.w	r2, #4294967295
 800aa6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa70:	f10a 0a01 	add.w	sl, sl, #1
 800aa74:	9304      	str	r3, [sp, #16]
 800aa76:	9307      	str	r3, [sp, #28]
 800aa78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa7c:	931a      	str	r3, [sp, #104]	; 0x68
 800aa7e:	4654      	mov	r4, sl
 800aa80:	2205      	movs	r2, #5
 800aa82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa86:	4854      	ldr	r0, [pc, #336]	; (800abd8 <_vfiprintf_r+0x220>)
 800aa88:	f7f5 fbb2 	bl	80001f0 <memchr>
 800aa8c:	9a04      	ldr	r2, [sp, #16]
 800aa8e:	b9d8      	cbnz	r0, 800aac8 <_vfiprintf_r+0x110>
 800aa90:	06d1      	lsls	r1, r2, #27
 800aa92:	bf44      	itt	mi
 800aa94:	2320      	movmi	r3, #32
 800aa96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa9a:	0713      	lsls	r3, r2, #28
 800aa9c:	bf44      	itt	mi
 800aa9e:	232b      	movmi	r3, #43	; 0x2b
 800aaa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aaa4:	f89a 3000 	ldrb.w	r3, [sl]
 800aaa8:	2b2a      	cmp	r3, #42	; 0x2a
 800aaaa:	d015      	beq.n	800aad8 <_vfiprintf_r+0x120>
 800aaac:	9a07      	ldr	r2, [sp, #28]
 800aaae:	4654      	mov	r4, sl
 800aab0:	2000      	movs	r0, #0
 800aab2:	f04f 0c0a 	mov.w	ip, #10
 800aab6:	4621      	mov	r1, r4
 800aab8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aabc:	3b30      	subs	r3, #48	; 0x30
 800aabe:	2b09      	cmp	r3, #9
 800aac0:	d94d      	bls.n	800ab5e <_vfiprintf_r+0x1a6>
 800aac2:	b1b0      	cbz	r0, 800aaf2 <_vfiprintf_r+0x13a>
 800aac4:	9207      	str	r2, [sp, #28]
 800aac6:	e014      	b.n	800aaf2 <_vfiprintf_r+0x13a>
 800aac8:	eba0 0308 	sub.w	r3, r0, r8
 800aacc:	fa09 f303 	lsl.w	r3, r9, r3
 800aad0:	4313      	orrs	r3, r2
 800aad2:	9304      	str	r3, [sp, #16]
 800aad4:	46a2      	mov	sl, r4
 800aad6:	e7d2      	b.n	800aa7e <_vfiprintf_r+0xc6>
 800aad8:	9b03      	ldr	r3, [sp, #12]
 800aada:	1d19      	adds	r1, r3, #4
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	9103      	str	r1, [sp, #12]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	bfbb      	ittet	lt
 800aae4:	425b      	neglt	r3, r3
 800aae6:	f042 0202 	orrlt.w	r2, r2, #2
 800aaea:	9307      	strge	r3, [sp, #28]
 800aaec:	9307      	strlt	r3, [sp, #28]
 800aaee:	bfb8      	it	lt
 800aaf0:	9204      	strlt	r2, [sp, #16]
 800aaf2:	7823      	ldrb	r3, [r4, #0]
 800aaf4:	2b2e      	cmp	r3, #46	; 0x2e
 800aaf6:	d10c      	bne.n	800ab12 <_vfiprintf_r+0x15a>
 800aaf8:	7863      	ldrb	r3, [r4, #1]
 800aafa:	2b2a      	cmp	r3, #42	; 0x2a
 800aafc:	d134      	bne.n	800ab68 <_vfiprintf_r+0x1b0>
 800aafe:	9b03      	ldr	r3, [sp, #12]
 800ab00:	1d1a      	adds	r2, r3, #4
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	9203      	str	r2, [sp, #12]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	bfb8      	it	lt
 800ab0a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab0e:	3402      	adds	r4, #2
 800ab10:	9305      	str	r3, [sp, #20]
 800ab12:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800abe8 <_vfiprintf_r+0x230>
 800ab16:	7821      	ldrb	r1, [r4, #0]
 800ab18:	2203      	movs	r2, #3
 800ab1a:	4650      	mov	r0, sl
 800ab1c:	f7f5 fb68 	bl	80001f0 <memchr>
 800ab20:	b138      	cbz	r0, 800ab32 <_vfiprintf_r+0x17a>
 800ab22:	9b04      	ldr	r3, [sp, #16]
 800ab24:	eba0 000a 	sub.w	r0, r0, sl
 800ab28:	2240      	movs	r2, #64	; 0x40
 800ab2a:	4082      	lsls	r2, r0
 800ab2c:	4313      	orrs	r3, r2
 800ab2e:	3401      	adds	r4, #1
 800ab30:	9304      	str	r3, [sp, #16]
 800ab32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab36:	4829      	ldr	r0, [pc, #164]	; (800abdc <_vfiprintf_r+0x224>)
 800ab38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab3c:	2206      	movs	r2, #6
 800ab3e:	f7f5 fb57 	bl	80001f0 <memchr>
 800ab42:	2800      	cmp	r0, #0
 800ab44:	d03f      	beq.n	800abc6 <_vfiprintf_r+0x20e>
 800ab46:	4b26      	ldr	r3, [pc, #152]	; (800abe0 <_vfiprintf_r+0x228>)
 800ab48:	bb1b      	cbnz	r3, 800ab92 <_vfiprintf_r+0x1da>
 800ab4a:	9b03      	ldr	r3, [sp, #12]
 800ab4c:	3307      	adds	r3, #7
 800ab4e:	f023 0307 	bic.w	r3, r3, #7
 800ab52:	3308      	adds	r3, #8
 800ab54:	9303      	str	r3, [sp, #12]
 800ab56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab58:	443b      	add	r3, r7
 800ab5a:	9309      	str	r3, [sp, #36]	; 0x24
 800ab5c:	e768      	b.n	800aa30 <_vfiprintf_r+0x78>
 800ab5e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab62:	460c      	mov	r4, r1
 800ab64:	2001      	movs	r0, #1
 800ab66:	e7a6      	b.n	800aab6 <_vfiprintf_r+0xfe>
 800ab68:	2300      	movs	r3, #0
 800ab6a:	3401      	adds	r4, #1
 800ab6c:	9305      	str	r3, [sp, #20]
 800ab6e:	4619      	mov	r1, r3
 800ab70:	f04f 0c0a 	mov.w	ip, #10
 800ab74:	4620      	mov	r0, r4
 800ab76:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab7a:	3a30      	subs	r2, #48	; 0x30
 800ab7c:	2a09      	cmp	r2, #9
 800ab7e:	d903      	bls.n	800ab88 <_vfiprintf_r+0x1d0>
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d0c6      	beq.n	800ab12 <_vfiprintf_r+0x15a>
 800ab84:	9105      	str	r1, [sp, #20]
 800ab86:	e7c4      	b.n	800ab12 <_vfiprintf_r+0x15a>
 800ab88:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab8c:	4604      	mov	r4, r0
 800ab8e:	2301      	movs	r3, #1
 800ab90:	e7f0      	b.n	800ab74 <_vfiprintf_r+0x1bc>
 800ab92:	ab03      	add	r3, sp, #12
 800ab94:	9300      	str	r3, [sp, #0]
 800ab96:	462a      	mov	r2, r5
 800ab98:	4b12      	ldr	r3, [pc, #72]	; (800abe4 <_vfiprintf_r+0x22c>)
 800ab9a:	a904      	add	r1, sp, #16
 800ab9c:	4630      	mov	r0, r6
 800ab9e:	f7fd fc19 	bl	80083d4 <_printf_float>
 800aba2:	4607      	mov	r7, r0
 800aba4:	1c78      	adds	r0, r7, #1
 800aba6:	d1d6      	bne.n	800ab56 <_vfiprintf_r+0x19e>
 800aba8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abaa:	07d9      	lsls	r1, r3, #31
 800abac:	d405      	bmi.n	800abba <_vfiprintf_r+0x202>
 800abae:	89ab      	ldrh	r3, [r5, #12]
 800abb0:	059a      	lsls	r2, r3, #22
 800abb2:	d402      	bmi.n	800abba <_vfiprintf_r+0x202>
 800abb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800abb6:	f7fe fbdb 	bl	8009370 <__retarget_lock_release_recursive>
 800abba:	89ab      	ldrh	r3, [r5, #12]
 800abbc:	065b      	lsls	r3, r3, #25
 800abbe:	f53f af1d 	bmi.w	800a9fc <_vfiprintf_r+0x44>
 800abc2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800abc4:	e71c      	b.n	800aa00 <_vfiprintf_r+0x48>
 800abc6:	ab03      	add	r3, sp, #12
 800abc8:	9300      	str	r3, [sp, #0]
 800abca:	462a      	mov	r2, r5
 800abcc:	4b05      	ldr	r3, [pc, #20]	; (800abe4 <_vfiprintf_r+0x22c>)
 800abce:	a904      	add	r1, sp, #16
 800abd0:	4630      	mov	r0, r6
 800abd2:	f7fd fea3 	bl	800891c <_printf_i>
 800abd6:	e7e4      	b.n	800aba2 <_vfiprintf_r+0x1ea>
 800abd8:	0800b76c 	.word	0x0800b76c
 800abdc:	0800b776 	.word	0x0800b776
 800abe0:	080083d5 	.word	0x080083d5
 800abe4:	0800a993 	.word	0x0800a993
 800abe8:	0800b772 	.word	0x0800b772

0800abec <__swhatbuf_r>:
 800abec:	b570      	push	{r4, r5, r6, lr}
 800abee:	460c      	mov	r4, r1
 800abf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abf4:	2900      	cmp	r1, #0
 800abf6:	b096      	sub	sp, #88	; 0x58
 800abf8:	4615      	mov	r5, r2
 800abfa:	461e      	mov	r6, r3
 800abfc:	da0d      	bge.n	800ac1a <__swhatbuf_r+0x2e>
 800abfe:	89a3      	ldrh	r3, [r4, #12]
 800ac00:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ac04:	f04f 0100 	mov.w	r1, #0
 800ac08:	bf0c      	ite	eq
 800ac0a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ac0e:	2340      	movne	r3, #64	; 0x40
 800ac10:	2000      	movs	r0, #0
 800ac12:	6031      	str	r1, [r6, #0]
 800ac14:	602b      	str	r3, [r5, #0]
 800ac16:	b016      	add	sp, #88	; 0x58
 800ac18:	bd70      	pop	{r4, r5, r6, pc}
 800ac1a:	466a      	mov	r2, sp
 800ac1c:	f000 f848 	bl	800acb0 <_fstat_r>
 800ac20:	2800      	cmp	r0, #0
 800ac22:	dbec      	blt.n	800abfe <__swhatbuf_r+0x12>
 800ac24:	9901      	ldr	r1, [sp, #4]
 800ac26:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ac2a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ac2e:	4259      	negs	r1, r3
 800ac30:	4159      	adcs	r1, r3
 800ac32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac36:	e7eb      	b.n	800ac10 <__swhatbuf_r+0x24>

0800ac38 <__smakebuf_r>:
 800ac38:	898b      	ldrh	r3, [r1, #12]
 800ac3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac3c:	079d      	lsls	r5, r3, #30
 800ac3e:	4606      	mov	r6, r0
 800ac40:	460c      	mov	r4, r1
 800ac42:	d507      	bpl.n	800ac54 <__smakebuf_r+0x1c>
 800ac44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac48:	6023      	str	r3, [r4, #0]
 800ac4a:	6123      	str	r3, [r4, #16]
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	6163      	str	r3, [r4, #20]
 800ac50:	b002      	add	sp, #8
 800ac52:	bd70      	pop	{r4, r5, r6, pc}
 800ac54:	ab01      	add	r3, sp, #4
 800ac56:	466a      	mov	r2, sp
 800ac58:	f7ff ffc8 	bl	800abec <__swhatbuf_r>
 800ac5c:	9900      	ldr	r1, [sp, #0]
 800ac5e:	4605      	mov	r5, r0
 800ac60:	4630      	mov	r0, r6
 800ac62:	f7ff fa77 	bl	800a154 <_malloc_r>
 800ac66:	b948      	cbnz	r0, 800ac7c <__smakebuf_r+0x44>
 800ac68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac6c:	059a      	lsls	r2, r3, #22
 800ac6e:	d4ef      	bmi.n	800ac50 <__smakebuf_r+0x18>
 800ac70:	f023 0303 	bic.w	r3, r3, #3
 800ac74:	f043 0302 	orr.w	r3, r3, #2
 800ac78:	81a3      	strh	r3, [r4, #12]
 800ac7a:	e7e3      	b.n	800ac44 <__smakebuf_r+0xc>
 800ac7c:	89a3      	ldrh	r3, [r4, #12]
 800ac7e:	6020      	str	r0, [r4, #0]
 800ac80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac84:	81a3      	strh	r3, [r4, #12]
 800ac86:	9b00      	ldr	r3, [sp, #0]
 800ac88:	6163      	str	r3, [r4, #20]
 800ac8a:	9b01      	ldr	r3, [sp, #4]
 800ac8c:	6120      	str	r0, [r4, #16]
 800ac8e:	b15b      	cbz	r3, 800aca8 <__smakebuf_r+0x70>
 800ac90:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac94:	4630      	mov	r0, r6
 800ac96:	f000 f81d 	bl	800acd4 <_isatty_r>
 800ac9a:	b128      	cbz	r0, 800aca8 <__smakebuf_r+0x70>
 800ac9c:	89a3      	ldrh	r3, [r4, #12]
 800ac9e:	f023 0303 	bic.w	r3, r3, #3
 800aca2:	f043 0301 	orr.w	r3, r3, #1
 800aca6:	81a3      	strh	r3, [r4, #12]
 800aca8:	89a3      	ldrh	r3, [r4, #12]
 800acaa:	431d      	orrs	r5, r3
 800acac:	81a5      	strh	r5, [r4, #12]
 800acae:	e7cf      	b.n	800ac50 <__smakebuf_r+0x18>

0800acb0 <_fstat_r>:
 800acb0:	b538      	push	{r3, r4, r5, lr}
 800acb2:	4d07      	ldr	r5, [pc, #28]	; (800acd0 <_fstat_r+0x20>)
 800acb4:	2300      	movs	r3, #0
 800acb6:	4604      	mov	r4, r0
 800acb8:	4608      	mov	r0, r1
 800acba:	4611      	mov	r1, r2
 800acbc:	602b      	str	r3, [r5, #0]
 800acbe:	f7f7 f97c 	bl	8001fba <_fstat>
 800acc2:	1c43      	adds	r3, r0, #1
 800acc4:	d102      	bne.n	800accc <_fstat_r+0x1c>
 800acc6:	682b      	ldr	r3, [r5, #0]
 800acc8:	b103      	cbz	r3, 800accc <_fstat_r+0x1c>
 800acca:	6023      	str	r3, [r4, #0]
 800accc:	bd38      	pop	{r3, r4, r5, pc}
 800acce:	bf00      	nop
 800acd0:	200008bc 	.word	0x200008bc

0800acd4 <_isatty_r>:
 800acd4:	b538      	push	{r3, r4, r5, lr}
 800acd6:	4d06      	ldr	r5, [pc, #24]	; (800acf0 <_isatty_r+0x1c>)
 800acd8:	2300      	movs	r3, #0
 800acda:	4604      	mov	r4, r0
 800acdc:	4608      	mov	r0, r1
 800acde:	602b      	str	r3, [r5, #0]
 800ace0:	f7f7 f97b 	bl	8001fda <_isatty>
 800ace4:	1c43      	adds	r3, r0, #1
 800ace6:	d102      	bne.n	800acee <_isatty_r+0x1a>
 800ace8:	682b      	ldr	r3, [r5, #0]
 800acea:	b103      	cbz	r3, 800acee <_isatty_r+0x1a>
 800acec:	6023      	str	r3, [r4, #0]
 800acee:	bd38      	pop	{r3, r4, r5, pc}
 800acf0:	200008bc 	.word	0x200008bc

0800acf4 <_sbrk_r>:
 800acf4:	b538      	push	{r3, r4, r5, lr}
 800acf6:	4d06      	ldr	r5, [pc, #24]	; (800ad10 <_sbrk_r+0x1c>)
 800acf8:	2300      	movs	r3, #0
 800acfa:	4604      	mov	r4, r0
 800acfc:	4608      	mov	r0, r1
 800acfe:	602b      	str	r3, [r5, #0]
 800ad00:	f7f7 f984 	bl	800200c <_sbrk>
 800ad04:	1c43      	adds	r3, r0, #1
 800ad06:	d102      	bne.n	800ad0e <_sbrk_r+0x1a>
 800ad08:	682b      	ldr	r3, [r5, #0]
 800ad0a:	b103      	cbz	r3, 800ad0e <_sbrk_r+0x1a>
 800ad0c:	6023      	str	r3, [r4, #0]
 800ad0e:	bd38      	pop	{r3, r4, r5, pc}
 800ad10:	200008bc 	.word	0x200008bc

0800ad14 <memcpy>:
 800ad14:	440a      	add	r2, r1
 800ad16:	4291      	cmp	r1, r2
 800ad18:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad1c:	d100      	bne.n	800ad20 <memcpy+0xc>
 800ad1e:	4770      	bx	lr
 800ad20:	b510      	push	{r4, lr}
 800ad22:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad26:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad2a:	4291      	cmp	r1, r2
 800ad2c:	d1f9      	bne.n	800ad22 <memcpy+0xe>
 800ad2e:	bd10      	pop	{r4, pc}

0800ad30 <__assert_func>:
 800ad30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad32:	4614      	mov	r4, r2
 800ad34:	461a      	mov	r2, r3
 800ad36:	4b09      	ldr	r3, [pc, #36]	; (800ad5c <__assert_func+0x2c>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4605      	mov	r5, r0
 800ad3c:	68d8      	ldr	r0, [r3, #12]
 800ad3e:	b14c      	cbz	r4, 800ad54 <__assert_func+0x24>
 800ad40:	4b07      	ldr	r3, [pc, #28]	; (800ad60 <__assert_func+0x30>)
 800ad42:	9100      	str	r1, [sp, #0]
 800ad44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad48:	4906      	ldr	r1, [pc, #24]	; (800ad64 <__assert_func+0x34>)
 800ad4a:	462b      	mov	r3, r5
 800ad4c:	f000 f844 	bl	800add8 <fiprintf>
 800ad50:	f000 f854 	bl	800adfc <abort>
 800ad54:	4b04      	ldr	r3, [pc, #16]	; (800ad68 <__assert_func+0x38>)
 800ad56:	461c      	mov	r4, r3
 800ad58:	e7f3      	b.n	800ad42 <__assert_func+0x12>
 800ad5a:	bf00      	nop
 800ad5c:	200003c4 	.word	0x200003c4
 800ad60:	0800b787 	.word	0x0800b787
 800ad64:	0800b794 	.word	0x0800b794
 800ad68:	0800b7c2 	.word	0x0800b7c2

0800ad6c <_calloc_r>:
 800ad6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad6e:	fba1 2402 	umull	r2, r4, r1, r2
 800ad72:	b94c      	cbnz	r4, 800ad88 <_calloc_r+0x1c>
 800ad74:	4611      	mov	r1, r2
 800ad76:	9201      	str	r2, [sp, #4]
 800ad78:	f7ff f9ec 	bl	800a154 <_malloc_r>
 800ad7c:	9a01      	ldr	r2, [sp, #4]
 800ad7e:	4605      	mov	r5, r0
 800ad80:	b930      	cbnz	r0, 800ad90 <_calloc_r+0x24>
 800ad82:	4628      	mov	r0, r5
 800ad84:	b003      	add	sp, #12
 800ad86:	bd30      	pop	{r4, r5, pc}
 800ad88:	220c      	movs	r2, #12
 800ad8a:	6002      	str	r2, [r0, #0]
 800ad8c:	2500      	movs	r5, #0
 800ad8e:	e7f8      	b.n	800ad82 <_calloc_r+0x16>
 800ad90:	4621      	mov	r1, r4
 800ad92:	f7fe fa5d 	bl	8009250 <memset>
 800ad96:	e7f4      	b.n	800ad82 <_calloc_r+0x16>

0800ad98 <__ascii_mbtowc>:
 800ad98:	b082      	sub	sp, #8
 800ad9a:	b901      	cbnz	r1, 800ad9e <__ascii_mbtowc+0x6>
 800ad9c:	a901      	add	r1, sp, #4
 800ad9e:	b142      	cbz	r2, 800adb2 <__ascii_mbtowc+0x1a>
 800ada0:	b14b      	cbz	r3, 800adb6 <__ascii_mbtowc+0x1e>
 800ada2:	7813      	ldrb	r3, [r2, #0]
 800ada4:	600b      	str	r3, [r1, #0]
 800ada6:	7812      	ldrb	r2, [r2, #0]
 800ada8:	1e10      	subs	r0, r2, #0
 800adaa:	bf18      	it	ne
 800adac:	2001      	movne	r0, #1
 800adae:	b002      	add	sp, #8
 800adb0:	4770      	bx	lr
 800adb2:	4610      	mov	r0, r2
 800adb4:	e7fb      	b.n	800adae <__ascii_mbtowc+0x16>
 800adb6:	f06f 0001 	mvn.w	r0, #1
 800adba:	e7f8      	b.n	800adae <__ascii_mbtowc+0x16>

0800adbc <__ascii_wctomb>:
 800adbc:	b149      	cbz	r1, 800add2 <__ascii_wctomb+0x16>
 800adbe:	2aff      	cmp	r2, #255	; 0xff
 800adc0:	bf85      	ittet	hi
 800adc2:	238a      	movhi	r3, #138	; 0x8a
 800adc4:	6003      	strhi	r3, [r0, #0]
 800adc6:	700a      	strbls	r2, [r1, #0]
 800adc8:	f04f 30ff 	movhi.w	r0, #4294967295
 800adcc:	bf98      	it	ls
 800adce:	2001      	movls	r0, #1
 800add0:	4770      	bx	lr
 800add2:	4608      	mov	r0, r1
 800add4:	4770      	bx	lr
	...

0800add8 <fiprintf>:
 800add8:	b40e      	push	{r1, r2, r3}
 800adda:	b503      	push	{r0, r1, lr}
 800addc:	4601      	mov	r1, r0
 800adde:	ab03      	add	r3, sp, #12
 800ade0:	4805      	ldr	r0, [pc, #20]	; (800adf8 <fiprintf+0x20>)
 800ade2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ade6:	6800      	ldr	r0, [r0, #0]
 800ade8:	9301      	str	r3, [sp, #4]
 800adea:	f7ff fde5 	bl	800a9b8 <_vfiprintf_r>
 800adee:	b002      	add	sp, #8
 800adf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800adf4:	b003      	add	sp, #12
 800adf6:	4770      	bx	lr
 800adf8:	200003c4 	.word	0x200003c4

0800adfc <abort>:
 800adfc:	b508      	push	{r3, lr}
 800adfe:	2006      	movs	r0, #6
 800ae00:	f000 f82c 	bl	800ae5c <raise>
 800ae04:	2001      	movs	r0, #1
 800ae06:	f7f7 f8a5 	bl	8001f54 <_exit>

0800ae0a <_raise_r>:
 800ae0a:	291f      	cmp	r1, #31
 800ae0c:	b538      	push	{r3, r4, r5, lr}
 800ae0e:	4604      	mov	r4, r0
 800ae10:	460d      	mov	r5, r1
 800ae12:	d904      	bls.n	800ae1e <_raise_r+0x14>
 800ae14:	2316      	movs	r3, #22
 800ae16:	6003      	str	r3, [r0, #0]
 800ae18:	f04f 30ff 	mov.w	r0, #4294967295
 800ae1c:	bd38      	pop	{r3, r4, r5, pc}
 800ae1e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ae20:	b112      	cbz	r2, 800ae28 <_raise_r+0x1e>
 800ae22:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae26:	b94b      	cbnz	r3, 800ae3c <_raise_r+0x32>
 800ae28:	4620      	mov	r0, r4
 800ae2a:	f000 f831 	bl	800ae90 <_getpid_r>
 800ae2e:	462a      	mov	r2, r5
 800ae30:	4601      	mov	r1, r0
 800ae32:	4620      	mov	r0, r4
 800ae34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae38:	f000 b818 	b.w	800ae6c <_kill_r>
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d00a      	beq.n	800ae56 <_raise_r+0x4c>
 800ae40:	1c59      	adds	r1, r3, #1
 800ae42:	d103      	bne.n	800ae4c <_raise_r+0x42>
 800ae44:	2316      	movs	r3, #22
 800ae46:	6003      	str	r3, [r0, #0]
 800ae48:	2001      	movs	r0, #1
 800ae4a:	e7e7      	b.n	800ae1c <_raise_r+0x12>
 800ae4c:	2400      	movs	r4, #0
 800ae4e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ae52:	4628      	mov	r0, r5
 800ae54:	4798      	blx	r3
 800ae56:	2000      	movs	r0, #0
 800ae58:	e7e0      	b.n	800ae1c <_raise_r+0x12>
	...

0800ae5c <raise>:
 800ae5c:	4b02      	ldr	r3, [pc, #8]	; (800ae68 <raise+0xc>)
 800ae5e:	4601      	mov	r1, r0
 800ae60:	6818      	ldr	r0, [r3, #0]
 800ae62:	f7ff bfd2 	b.w	800ae0a <_raise_r>
 800ae66:	bf00      	nop
 800ae68:	200003c4 	.word	0x200003c4

0800ae6c <_kill_r>:
 800ae6c:	b538      	push	{r3, r4, r5, lr}
 800ae6e:	4d07      	ldr	r5, [pc, #28]	; (800ae8c <_kill_r+0x20>)
 800ae70:	2300      	movs	r3, #0
 800ae72:	4604      	mov	r4, r0
 800ae74:	4608      	mov	r0, r1
 800ae76:	4611      	mov	r1, r2
 800ae78:	602b      	str	r3, [r5, #0]
 800ae7a:	f7f7 f85b 	bl	8001f34 <_kill>
 800ae7e:	1c43      	adds	r3, r0, #1
 800ae80:	d102      	bne.n	800ae88 <_kill_r+0x1c>
 800ae82:	682b      	ldr	r3, [r5, #0]
 800ae84:	b103      	cbz	r3, 800ae88 <_kill_r+0x1c>
 800ae86:	6023      	str	r3, [r4, #0]
 800ae88:	bd38      	pop	{r3, r4, r5, pc}
 800ae8a:	bf00      	nop
 800ae8c:	200008bc 	.word	0x200008bc

0800ae90 <_getpid_r>:
 800ae90:	f7f7 b848 	b.w	8001f24 <_getpid>

0800ae94 <_init>:
 800ae94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae96:	bf00      	nop
 800ae98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae9a:	bc08      	pop	{r3}
 800ae9c:	469e      	mov	lr, r3
 800ae9e:	4770      	bx	lr

0800aea0 <_fini>:
 800aea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aea2:	bf00      	nop
 800aea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aea6:	bc08      	pop	{r3}
 800aea8:	469e      	mov	lr, r3
 800aeaa:	4770      	bx	lr
