{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529095975964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529095975972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 13:52:55 2018 " "Processing started: Fri Jun 15 13:52:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529095975972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095975972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095975972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529095976387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529095976387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionROM " "Found entity 1: InstructionROM" {  } { { "InstructionROM.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/InstructionROM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/Register.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/definitions.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985407 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "if.sv " "Can't analyze file -- file if.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1529095985411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "InstructionFetch.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/InstructionFetch.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/ALU_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_tb " "Found entity 1: Register_tb" {  } { { "Register_tb.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/Register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985417 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.sv(31) " "Verilog HDL warning at DataMemory.sv(31): extended using \"x\" or \"z\"" {  } { { "DataMemory.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/DataMemory.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1529095985418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/DataMemory.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lut " "Found entity 1: Lut" {  } { { "lut.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/lut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_tb " "Found entity 1: IF_tb" {  } { { "IF_tb.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/IF_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LUT_Reg.sv(18) " "Verilog HDL information at LUT_Reg.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "LUT_Reg.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/LUT_Reg.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529095985424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_Reg " "Found entity 1: LUT_Reg" {  } { { "LUT_Reg.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/LUT_Reg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrca.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxalusrca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcA " "Found entity 1: MuxALUSrcA" {  } { { "MuxALUSrcA.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/MuxALUSrcA.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalusrcb.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxalusrcb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxALUSrcB " "Found entity 1: MuxALUSrcB" {  } { { "MuxALUSrcB.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/MuxALUSrcB.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemaddress.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxmemaddress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemAddress " "Found entity 1: MuxMemAddress" {  } { { "MuxMemAddress.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/MuxMemAddress.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemdatain.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxmemdatain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemDataIn " "Found entity 1: MuxMemDataIn" {  } { { "MuxMemDataIn.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/MuxMemDataIn.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregwriteinput.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxregwriteinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegWriteInput " "Found entity 1: MuxRegWriteInput" {  } { { "MuxRegWriteInput.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/MuxRegWriteInput.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file controldecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlDecoder " "Found entity 1: ControlDecoder" {  } { { "ControlDecoder.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/ControlDecoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lfsr_ptrn LFSR_ptrn top_module_tb.sv(20) " "Verilog HDL Declaration information at top_module_tb.sv(20): object \"lfsr_ptrn\" differs only in case from object \"LFSR_ptrn\" in the same scope" {  } { { "top_module_tb.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module_tb.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529095985436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_tb " "Found entity 1: top_module_tb" {  } { { "top_module_tb.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controldecoder_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file controldecoder_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_tb " "Found entity 1: DataMemory_tb" {  } { { "DataMemory_tb.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/DataMemory_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LFSR_ptrn lfsr_ptrn TopLevel_tb.sv(14) " "Verilog HDL Declaration information at TopLevel_tb.sv(14): object \"LFSR_ptrn\" differs only in case from object \"lfsr_ptrn\" in the same scope" {  } { { "TopLevel_tb.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/TopLevel_tb.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1529095985442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/TopLevel_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529095985442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529095985508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionFetch InstructionFetch:IF " "Elaborating entity \"InstructionFetch\" for hierarchy \"InstructionFetch:IF\"" {  } { { "top_module.sv" "IF" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 InstructionFetch.sv(35) " "Verilog HDL assignment warning at InstructionFetch.sv(35): truncated value with size 32 to match size of target (16)" {  } { { "InstructionFetch.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/InstructionFetch.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529095985511 "|top_module|InstructionFetch:IF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionROM InstructionROM:IR " "Elaborating entity \"InstructionROM\" for hierarchy \"InstructionROM:IR\"" {  } { { "top_module.sv" "IR" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985512 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "inst_rom InstructionROM.sv(12) " "Verilog HDL warning at InstructionROM.sv(12): object inst_rom used but never assigned" {  } { { "InstructionROM.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/InstructionROM.sv" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1529095985512 "|top_module|InstructionROM:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlDecoder ControlDecoder:ControlDecoder " "Elaborating entity \"ControlDecoder\" for hierarchy \"ControlDecoder:ControlDecoder\"" {  } { { "top_module.sv" "ControlDecoder" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_Reg LUT_Reg:LUT_reg " "Elaborating entity \"LUT_Reg\" for hierarchy \"LUT_Reg:LUT_reg\"" {  } { { "top_module.sv" "LUT_reg" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegWriteInput MuxRegWriteInput:MuxRegWriteInput " "Elaborating entity \"MuxRegWriteInput\" for hierarchy \"MuxRegWriteInput:MuxRegWriteInput\"" {  } { { "top_module.sv" "MuxRegWriteInput" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Reg " "Elaborating entity \"Register\" for hierarchy \"Register:Reg\"" {  } { { "top_module.sv" "Reg" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcA MuxALUSrcA:ALUSrcASelector " "Elaborating entity \"MuxALUSrcA\" for hierarchy \"MuxALUSrcA:ALUSrcASelector\"" {  } { { "top_module.sv" "ALUSrcASelector" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxALUSrcB MuxALUSrcB:ALUSrcBSelector " "Elaborating entity \"MuxALUSrcB\" for hierarchy \"MuxALUSrcB:ALUSrcBSelector\"" {  } { { "top_module.sv" "ALUSrcBSelector" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "top_module.sv" "ALU1" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_name ALU.sv(19) " "Verilog HDL or VHDL warning at ALU.sv(19): object \"op_name\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/ALU.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529095985543 "|top_module|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemAddress MuxMemAddress:MuxMemAddress " "Elaborating entity \"MuxMemAddress\" for hierarchy \"MuxMemAddress:MuxMemAddress\"" {  } { { "top_module.sv" "MuxMemAddress" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemDataIn MuxMemDataIn:MuxMemDataIn " "Elaborating entity \"MuxMemDataIn\" for hierarchy \"MuxMemDataIn:MuxMemDataIn\"" {  } { { "top_module.sv" "MuxMemDataIn" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMem\"" {  } { { "top_module.sv" "DataMem" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lut Lut:Lookup " "Elaborating entity \"Lut\" for hierarchy \"Lut:Lookup\"" {  } { { "top_module.sv" "Lookup" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095985554 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "lut.sv(11) " "Verilog HDL Case Statement warning at lut.sv(11): case item expression covers a value already covered by a previous case item" {  } { { "lut.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/lut.sv" 11 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1529095985555 "|top_module|Lut:Lookup"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "halt GND " "Pin \"halt\" is stuck at GND" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1529095985907 "|top_module|halt"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1529095985907 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/output_files/top_module.map.smsg " "Generated suppressed messages file C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095985932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529095986026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529095986026 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[0\] " "No output dependent on input pin \"startAddress\[0\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[1\] " "No output dependent on input pin \"startAddress\[1\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[2\] " "No output dependent on input pin \"startAddress\[2\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[3\] " "No output dependent on input pin \"startAddress\[3\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[4\] " "No output dependent on input pin \"startAddress\[4\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[5\] " "No output dependent on input pin \"startAddress\[5\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[6\] " "No output dependent on input pin \"startAddress\[6\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[7\] " "No output dependent on input pin \"startAddress\[7\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[8\] " "No output dependent on input pin \"startAddress\[8\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[9\] " "No output dependent on input pin \"startAddress\[9\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[10\] " "No output dependent on input pin \"startAddress\[10\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[11\] " "No output dependent on input pin \"startAddress\[11\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[12\] " "No output dependent on input pin \"startAddress\[12\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[13\] " "No output dependent on input pin \"startAddress\[13\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[14\] " "No output dependent on input pin \"startAddress\[14\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "startAddress\[15\] " "No output dependent on input pin \"startAddress\[15\]\"" {  } { { "top_module.sv" "" { Text "C:/Users/Christhoper Bernard/Desktop/CSE141L/Lab2/top_module.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529095986060 "|top_module|startAddress[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1529095986060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529095986060 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529095986060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529095986060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529095986077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 13:53:06 2018 " "Processing ended: Fri Jun 15 13:53:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529095986077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529095986077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529095986077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529095986077 ""}
