{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 09 13:06:40 2018 " "Info: Processing started: Wed May 09 13:06:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic_one -c traffic_one --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic_one -c traffic_one --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_hz:U1\|temp " "Info: Detected ripple clock \"clock_hz:U1\|temp\" as buffer" {  } { { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_hz:U1\|temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register trigger:U2\|echoPrev register trigger:U2\|count\[0\] 224.37 MHz 4.457 ns Internal " "Info: Clock \"clk\" has Internal fmax of 224.37 MHz between source register \"trigger:U2\|echoPrev\" and destination register \"trigger:U2\|count\[0\]\" (period= 4.457 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.244 ns + Longest register register " "Info: + Longest register to register delay is 4.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns trigger:U2\|echoPrev 1 REG LCFF_X57_Y35_N21 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y35_N21; Fanout = 15; REG Node = 'trigger:U2\|echoPrev'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { trigger:U2|echoPrev } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.275 ns) 1.533 ns trigger:U2\|count~31 2 COMB LCCOMB_X57_Y35_N10 2 " "Info: 2: + IC(1.258 ns) + CELL(0.275 ns) = 1.533 ns; Loc. = LCCOMB_X57_Y35_N10; Fanout = 2; COMB Node = 'trigger:U2\|count~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { trigger:U2|echoPrev trigger:U2|count~31 } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.436 ns) 2.241 ns trigger:U2\|count\[6\]~33 3 COMB LCCOMB_X57_Y35_N24 1 " "Info: 3: + IC(0.272 ns) + CELL(0.436 ns) = 2.241 ns; Loc. = LCCOMB_X57_Y35_N24; Fanout = 1; COMB Node = 'trigger:U2\|count\[6\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { trigger:U2|count~31 trigger:U2|count[6]~33 } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.393 ns) 3.079 ns trigger:U2\|count\[6\]~34 4 COMB LCCOMB_X56_Y35_N0 2 " "Info: 4: + IC(0.445 ns) + CELL(0.393 ns) = 3.079 ns; Loc. = LCCOMB_X56_Y35_N0; Fanout = 2; COMB Node = 'trigger:U2\|count\[6\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { trigger:U2|count[6]~33 trigger:U2|count[6]~34 } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.149 ns) 3.506 ns trigger:U2\|count\[6\]~35 5 COMB LCCOMB_X56_Y35_N30 14 " "Info: 5: + IC(0.278 ns) + CELL(0.149 ns) = 3.506 ns; Loc. = LCCOMB_X56_Y35_N30; Fanout = 14; COMB Node = 'trigger:U2\|count\[6\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { trigger:U2|count[6]~34 trigger:U2|count[6]~35 } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.510 ns) 4.244 ns trigger:U2\|count\[0\] 6 REG LCFF_X56_Y35_N3 4 " "Info: 6: + IC(0.228 ns) + CELL(0.510 ns) = 4.244 ns; Loc. = LCFF_X56_Y35_N3; Fanout = 4; REG Node = 'trigger:U2\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { trigger:U2|count[6]~35 trigger:U2|count[0] } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.763 ns ( 41.54 % ) " "Info: Total cell delay = 1.763 ns ( 41.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.481 ns ( 58.46 % ) " "Info: Total interconnect delay = 2.481 ns ( 58.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.244 ns" { trigger:U2|echoPrev trigger:U2|count~31 trigger:U2|count[6]~33 trigger:U2|count[6]~34 trigger:U2|count[6]~35 trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.244 ns" { trigger:U2|echoPrev {} trigger:U2|count~31 {} trigger:U2|count[6]~33 {} trigger:U2|count[6]~34 {} trigger:U2|count[6]~35 {} trigger:U2|count[0] {} } { 0.000ns 1.258ns 0.272ns 0.445ns 0.278ns 0.228ns } { 0.000ns 0.275ns 0.436ns 0.393ns 0.149ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.689 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns trigger:U2\|count\[0\] 3 REG LCFF_X56_Y35_N3 4 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X56_Y35_N3; Fanout = 4; REG Node = 'trigger:U2\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl trigger:U2|count[0] } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.688 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns trigger:U2\|echoPrev 3 REG LCFF_X57_Y35_N21 15 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X57_Y35_N21; Fanout = 15; REG Node = 'trigger:U2\|echoPrev'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl trigger:U2|echoPrev } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl trigger:U2|echoPrev } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} trigger:U2|echoPrev {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl trigger:U2|echoPrev } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} trigger:U2|echoPrev {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.244 ns" { trigger:U2|echoPrev trigger:U2|count~31 trigger:U2|count[6]~33 trigger:U2|count[6]~34 trigger:U2|count[6]~35 trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.244 ns" { trigger:U2|echoPrev {} trigger:U2|count~31 {} trigger:U2|count[6]~33 {} trigger:U2|count[6]~34 {} trigger:U2|count[6]~35 {} trigger:U2|count[0] {} } { 0.000ns 1.258ns 0.272ns 0.445ns 0.278ns 0.228ns } { 0.000ns 0.275ns 0.436ns 0.393ns 0.149ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl trigger:U2|echoPrev } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} trigger:U2|echoPrev {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "trigger:U2\|count\[0\] echo clk 5.858 ns register " "Info: tsu for register \"trigger:U2\|count\[0\]\" (data pin = \"echo\", clock pin = \"clk\") is 5.858 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.583 ns + Longest pin register " "Info: + Longest pin to register delay is 8.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns echo 1 PIN PIN_N18 9 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_N18; Fanout = 9; PIN Node = 'echo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { echo } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.453 ns) + CELL(0.275 ns) 6.580 ns trigger:U2\|count\[6\]~33 2 COMB LCCOMB_X57_Y35_N24 1 " "Info: 2: + IC(5.453 ns) + CELL(0.275 ns) = 6.580 ns; Loc. = LCCOMB_X57_Y35_N24; Fanout = 1; COMB Node = 'trigger:U2\|count\[6\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.728 ns" { echo trigger:U2|count[6]~33 } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.393 ns) 7.418 ns trigger:U2\|count\[6\]~34 3 COMB LCCOMB_X56_Y35_N0 2 " "Info: 3: + IC(0.445 ns) + CELL(0.393 ns) = 7.418 ns; Loc. = LCCOMB_X56_Y35_N0; Fanout = 2; COMB Node = 'trigger:U2\|count\[6\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { trigger:U2|count[6]~33 trigger:U2|count[6]~34 } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.149 ns) 7.845 ns trigger:U2\|count\[6\]~35 4 COMB LCCOMB_X56_Y35_N30 14 " "Info: 4: + IC(0.278 ns) + CELL(0.149 ns) = 7.845 ns; Loc. = LCCOMB_X56_Y35_N30; Fanout = 14; COMB Node = 'trigger:U2\|count\[6\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { trigger:U2|count[6]~34 trigger:U2|count[6]~35 } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.510 ns) 8.583 ns trigger:U2\|count\[0\] 5 REG LCFF_X56_Y35_N3 4 " "Info: 5: + IC(0.228 ns) + CELL(0.510 ns) = 8.583 ns; Loc. = LCFF_X56_Y35_N3; Fanout = 4; REG Node = 'trigger:U2\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { trigger:U2|count[6]~35 trigger:U2|count[0] } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 25.39 % ) " "Info: Total cell delay = 2.179 ns ( 25.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.404 ns ( 74.61 % ) " "Info: Total interconnect delay = 6.404 ns ( 74.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.583 ns" { echo trigger:U2|count[6]~33 trigger:U2|count[6]~34 trigger:U2|count[6]~35 trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.583 ns" { echo {} echo~combout {} trigger:U2|count[6]~33 {} trigger:U2|count[6]~34 {} trigger:U2|count[6]~35 {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 5.453ns 0.445ns 0.278ns 0.228ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.149ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.689 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 50 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 50; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns trigger:U2\|count\[0\] 3 REG LCFF_X56_Y35_N3 4 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X56_Y35_N3; Fanout = 4; REG Node = 'trigger:U2\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl trigger:U2|count[0] } "NODE_NAME" } } { "trigger.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/trigger.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.583 ns" { echo trigger:U2|count[6]~33 trigger:U2|count[6]~34 trigger:U2|count[6]~35 trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.583 ns" { echo {} echo~combout {} trigger:U2|count[6]~33 {} trigger:U2|count[6]~34 {} trigger:U2|count[6]~35 {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 5.453ns 0.445ns 0.278ns 0.228ns } { 0.000ns 0.852ns 0.275ns 0.393ns 0.149ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl trigger:U2|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} trigger:U2|count[0] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rob_b\[2\] prototype:U3\|current_state.s4 11.064 ns register " "Info: tco from clock \"clk\" to destination pin \"rob_b\[2\]\" through register \"prototype:U3\|current_state.s4\" is 11.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.075 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.787 ns) 2.865 ns clock_hz:U1\|temp 2 REG LCFF_X24_Y14_N5 2 " "Info: 2: + IC(1.079 ns) + CELL(0.787 ns) = 2.865 ns; Loc. = LCFF_X24_Y14_N5; Fanout = 2; REG Node = 'clock_hz:U1\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk clock_hz:U1|temp } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.000 ns) 4.488 ns clock_hz:U1\|temp~clkctrl 3 COMB CLKCTRL_G0 10 " "Info: 3: + IC(1.623 ns) + CELL(0.000 ns) = 4.488 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'clock_hz:U1\|temp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { clock_hz:U1|temp clock_hz:U1|temp~clkctrl } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.537 ns) 6.075 ns prototype:U3\|current_state.s4 4 REG LCFF_X63_Y1_N25 5 " "Info: 4: + IC(1.050 ns) + CELL(0.537 ns) = 6.075 ns; Loc. = LCFF_X63_Y1_N25; Fanout = 5; REG Node = 'prototype:U3\|current_state.s4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock_hz:U1|temp~clkctrl prototype:U3|current_state.s4 } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.24 % ) " "Info: Total cell delay = 2.323 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.752 ns ( 61.76 % ) " "Info: Total interconnect delay = 3.752 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { clk clock_hz:U1|temp clock_hz:U1|temp~clkctrl prototype:U3|current_state.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { clk {} clk~combout {} clock_hz:U1|temp {} clock_hz:U1|temp~clkctrl {} prototype:U3|current_state.s4 {} } { 0.000ns 0.000ns 1.079ns 1.623ns 1.050ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.739 ns + Longest register pin " "Info: + Longest register to pin delay is 4.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prototype:U3\|current_state.s4 1 REG LCFF_X63_Y1_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y1_N25; Fanout = 5; REG Node = 'prototype:U3\|current_state.s4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prototype:U3|current_state.s4 } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.242 ns) 1.163 ns prototype:U3\|r2~0 2 COMB LCCOMB_X64_Y1_N8 1 " "Info: 2: + IC(0.921 ns) + CELL(0.242 ns) = 1.163 ns; Loc. = LCCOMB_X64_Y1_N8; Fanout = 1; COMB Node = 'prototype:U3\|r2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { prototype:U3|current_state.s4 prototype:U3|r2~0 } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(2.788 ns) 4.739 ns rob_b\[2\] 3 PIN PIN_W19 0 " "Info: 3: + IC(0.788 ns) + CELL(2.788 ns) = 4.739 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'rob_b\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { prototype:U3|r2~0 rob_b[2] } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.030 ns ( 63.94 % ) " "Info: Total cell delay = 3.030 ns ( 63.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.709 ns ( 36.06 % ) " "Info: Total interconnect delay = 1.709 ns ( 36.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.739 ns" { prototype:U3|current_state.s4 prototype:U3|r2~0 rob_b[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.739 ns" { prototype:U3|current_state.s4 {} prototype:U3|r2~0 {} rob_b[2] {} } { 0.000ns 0.921ns 0.788ns } { 0.000ns 0.242ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { clk clock_hz:U1|temp clock_hz:U1|temp~clkctrl prototype:U3|current_state.s4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { clk {} clk~combout {} clock_hz:U1|temp {} clock_hz:U1|temp~clkctrl {} prototype:U3|current_state.s4 {} } { 0.000ns 0.000ns 1.079ns 1.623ns 1.050ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.739 ns" { prototype:U3|current_state.s4 prototype:U3|r2~0 rob_b[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.739 ns" { prototype:U3|current_state.s4 {} prototype:U3|r2~0 {} rob_b[2] {} } { 0.000ns 0.921ns 0.788ns } { 0.000ns 0.242ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "prototype:U3\|count\[4\] rst clk 2.170 ns register " "Info: th for register \"prototype:U3\|count\[4\]\" (data pin = \"rst\", clock pin = \"clk\") is 2.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.075 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.787 ns) 2.865 ns clock_hz:U1\|temp 2 REG LCFF_X24_Y14_N5 2 " "Info: 2: + IC(1.079 ns) + CELL(0.787 ns) = 2.865 ns; Loc. = LCFF_X24_Y14_N5; Fanout = 2; REG Node = 'clock_hz:U1\|temp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { clk clock_hz:U1|temp } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.000 ns) 4.488 ns clock_hz:U1\|temp~clkctrl 3 COMB CLKCTRL_G0 10 " "Info: 3: + IC(1.623 ns) + CELL(0.000 ns) = 4.488 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'clock_hz:U1\|temp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { clock_hz:U1|temp clock_hz:U1|temp~clkctrl } "NODE_NAME" } } { "clock_hz.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/clock_hz.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.537 ns) 6.075 ns prototype:U3\|count\[4\] 4 REG LCFF_X64_Y1_N25 3 " "Info: 4: + IC(1.050 ns) + CELL(0.537 ns) = 6.075 ns; Loc. = LCFF_X64_Y1_N25; Fanout = 3; REG Node = 'prototype:U3\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clock_hz:U1|temp~clkctrl prototype:U3|count[4] } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.24 % ) " "Info: Total cell delay = 2.323 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.752 ns ( 61.76 % ) " "Info: Total interconnect delay = 3.752 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { clk clock_hz:U1|temp clock_hz:U1|temp~clkctrl prototype:U3|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { clk {} clk~combout {} clock_hz:U1|temp {} clock_hz:U1|temp~clkctrl {} prototype:U3|count[4] {} } { 0.000ns 0.000ns 1.079ns 1.623ns 1.050ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.171 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "traffic_one.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/traffic_one.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.398 ns) 3.287 ns prototype:U3\|count\[4\]~17 2 COMB LCCOMB_X64_Y1_N14 5 " "Info: 2: + IC(1.890 ns) + CELL(0.398 ns) = 3.287 ns; Loc. = LCCOMB_X64_Y1_N14; Fanout = 5; COMB Node = 'prototype:U3\|count\[4\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { rst prototype:U3|count[4]~17 } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.660 ns) 4.171 ns prototype:U3\|count\[4\] 3 REG LCFF_X64_Y1_N25 3 " "Info: 3: + IC(0.224 ns) + CELL(0.660 ns) = 4.171 ns; Loc. = LCFF_X64_Y1_N25; Fanout = 3; REG Node = 'prototype:U3\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { prototype:U3|count[4]~17 prototype:U3|count[4] } "NODE_NAME" } } { "prototype.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/traffic_one/prototype.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.057 ns ( 49.32 % ) " "Info: Total cell delay = 2.057 ns ( 49.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.114 ns ( 50.68 % ) " "Info: Total interconnect delay = 2.114 ns ( 50.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.171 ns" { rst prototype:U3|count[4]~17 prototype:U3|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.171 ns" { rst {} rst~combout {} prototype:U3|count[4]~17 {} prototype:U3|count[4] {} } { 0.000ns 0.000ns 1.890ns 0.224ns } { 0.000ns 0.999ns 0.398ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { clk clock_hz:U1|temp clock_hz:U1|temp~clkctrl prototype:U3|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { clk {} clk~combout {} clock_hz:U1|temp {} clock_hz:U1|temp~clkctrl {} prototype:U3|count[4] {} } { 0.000ns 0.000ns 1.079ns 1.623ns 1.050ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.171 ns" { rst prototype:U3|count[4]~17 prototype:U3|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.171 ns" { rst {} rst~combout {} prototype:U3|count[4]~17 {} prototype:U3|count[4] {} } { 0.000ns 0.000ns 1.890ns 0.224ns } { 0.000ns 0.999ns 0.398ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 09 13:06:40 2018 " "Info: Processing ended: Wed May 09 13:06:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
