

================================================================
== Vitis HLS Report for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_213'
================================================================
* Date:           Mon Apr 10 17:48:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        local_seq_align_multiple_sa_vitis
* Solution:       local_seq_align_multiple_sa_vitis (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1_VITIS_LOOP_76_2  |     4096|     4096|         1|          1|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rr = alloca i32 1"   --->   Operation 4 'alloca' 'rr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pp = alloca i32 1"   --->   Operation 5 'alloca' 'pp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten131 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten131"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %pp"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %rr"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.i.4"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten131_load = load i13 %indvar_flatten131" [src/seq_align_multiple.cpp:75]   --->   Operation 11 'load' 'indvar_flatten131_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln75 = icmp_eq  i13 %indvar_flatten131_load, i13 4096" [src/seq_align_multiple.cpp:75]   --->   Operation 13 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.02ns)   --->   "%add_ln75 = add i13 %indvar_flatten131_load, i13 1" [src/seq_align_multiple.cpp:75]   --->   Operation 14 'add' 'add_ln75' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.cond.cleanup11.i.4, void %for.body35.i.4.preheader.exitStub" [src/seq_align_multiple.cpp:75]   --->   Operation 15 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rr_load = load i7 %rr" [src/seq_align_multiple.cpp:76]   --->   Operation 16 'load' 'rr_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pp_load = load i7 %pp" [src/seq_align_multiple.cpp:75]   --->   Operation 17 'load' 'pp_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln75_4 = add i7 %pp_load, i7 1" [src/seq_align_multiple.cpp:75]   --->   Operation 18 'add' 'add_ln75_4' <Predicate = (!icmp_ln75)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_1_VITIS_LOOP_76_2_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%icmp_ln76 = icmp_eq  i7 %rr_load, i7 64" [src/seq_align_multiple.cpp:76]   --->   Operation 21 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.37ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i7 0, i7 %rr_load" [src/seq_align_multiple.cpp:75]   --->   Operation 22 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.37ns)   --->   "%select_ln75_6 = select i1 %icmp_ln76, i7 %add_ln75_4, i7 %pp_load" [src/seq_align_multiple.cpp:75]   --->   Operation 23 'select' 'select_ln75_6' <Predicate = (!icmp_ln75)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_cast337_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln75_6, i32 4, i32 5" [src/seq_align_multiple.cpp:75]   --->   Operation 24 'partselect' 'p_cast337_mid2_v' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast337_mid2_v, i6 0" [src/seq_align_multiple.cpp:77]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i7 %select_ln75_6" [src/seq_align_multiple.cpp:75]   --->   Operation 26 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i7 %select_ln75" [src/seq_align_multiple.cpp:77]   --->   Operation 28 'zext' 'zext_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.87ns)   --->   "%add_ln77 = add i8 %tmp_s, i8 %zext_ln77" [src/seq_align_multiple.cpp:77]   --->   Operation 29 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln77_6 = zext i8 %add_ln77" [src/seq_align_multiple.cpp:77]   --->   Operation 30 'zext' 'zext_ln77_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dp_matrix_V_addr = getelementptr i9 %dp_matrix_V, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 31 'getelementptr' 'dp_matrix_V_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dp_matrix_V_1_addr = getelementptr i9 %dp_matrix_V_1, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 32 'getelementptr' 'dp_matrix_V_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dp_matrix_V_2_addr = getelementptr i9 %dp_matrix_V_2, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 33 'getelementptr' 'dp_matrix_V_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dp_matrix_V_3_addr = getelementptr i9 %dp_matrix_V_3, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 34 'getelementptr' 'dp_matrix_V_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dp_matrix_V_4_addr = getelementptr i9 %dp_matrix_V_4, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 35 'getelementptr' 'dp_matrix_V_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dp_matrix_V_5_addr = getelementptr i9 %dp_matrix_V_5, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 36 'getelementptr' 'dp_matrix_V_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dp_matrix_V_6_addr = getelementptr i9 %dp_matrix_V_6, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 37 'getelementptr' 'dp_matrix_V_6_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dp_matrix_V_7_addr = getelementptr i9 %dp_matrix_V_7, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 38 'getelementptr' 'dp_matrix_V_7_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dp_matrix_V_8_addr = getelementptr i9 %dp_matrix_V_8, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 39 'getelementptr' 'dp_matrix_V_8_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dp_matrix_V_9_addr = getelementptr i9 %dp_matrix_V_9, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 40 'getelementptr' 'dp_matrix_V_9_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dp_matrix_V_10_addr = getelementptr i9 %dp_matrix_V_10, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 41 'getelementptr' 'dp_matrix_V_10_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dp_matrix_V_11_addr = getelementptr i9 %dp_matrix_V_11, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 42 'getelementptr' 'dp_matrix_V_11_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dp_matrix_V_12_addr = getelementptr i9 %dp_matrix_V_12, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 43 'getelementptr' 'dp_matrix_V_12_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dp_matrix_V_13_addr = getelementptr i9 %dp_matrix_V_13, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 44 'getelementptr' 'dp_matrix_V_13_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dp_matrix_V_14_addr = getelementptr i9 %dp_matrix_V_14, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 45 'getelementptr' 'dp_matrix_V_14_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dp_matrix_V_15_addr = getelementptr i9 %dp_matrix_V_15, i64 0, i64 %zext_ln77_6" [src/seq_align_multiple.cpp:77]   --->   Operation 46 'getelementptr' 'dp_matrix_V_15_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/seq_align_multiple.cpp:76]   --->   Operation 47 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%switch_ln77 = switch i4 %trunc_ln75, void %arrayidx1432.i.4.case.15, i4 0, void %arrayidx1432.i.4.case.0, i4 1, void %arrayidx1432.i.4.case.1, i4 2, void %arrayidx1432.i.4.case.2, i4 3, void %arrayidx1432.i.4.case.3, i4 4, void %arrayidx1432.i.4.case.4, i4 5, void %arrayidx1432.i.4.case.5, i4 6, void %arrayidx1432.i.4.case.6, i4 7, void %arrayidx1432.i.4.case.7, i4 8, void %arrayidx1432.i.4.case.8, i4 9, void %arrayidx1432.i.4.case.9, i4 10, void %arrayidx1432.i.4.case.10, i4 11, void %arrayidx1432.i.4.case.11, i4 12, void %arrayidx1432.i.4.case.12, i4 13, void %arrayidx1432.i.4.case.13, i4 14, void %arrayidx1432.i.4.case.14" [src/seq_align_multiple.cpp:77]   --->   Operation 48 'switch' 'switch_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.39>
ST_1 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_14_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 49 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 50 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 14)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_13_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 51 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 52 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 13)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_12_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 53 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 54 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 12)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_11_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 55 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 56 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 11)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_10_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 57 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 58 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 10)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_9_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 59 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 60 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 9)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_8_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 61 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 62 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 8)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_7_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 63 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 64 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 7)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_6_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 65 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 66 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 6)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_5_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 67 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 68 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 5)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_4_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 69 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 70 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 4)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_3_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 71 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 72 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 3)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_2_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 73 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 74 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 2)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_1_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 75 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 76 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 77 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 78 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 0)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_15_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 79 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.4.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 80 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 15)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.85ns)   --->   "%add_ln76 = add i7 %select_ln75, i7 1" [src/seq_align_multiple.cpp:76]   --->   Operation 81 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.46ns)   --->   "%store_ln76 = store i13 %add_ln75, i13 %indvar_flatten131" [src/seq_align_multiple.cpp:76]   --->   Operation 82 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.46>
ST_1 : Operation 83 [1/1] (0.46ns)   --->   "%store_ln76 = store i7 %select_ln75_6, i7 %pp" [src/seq_align_multiple.cpp:76]   --->   Operation 83 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.46>
ST_1 : Operation 84 [1/1] (0.46ns)   --->   "%store_ln76 = store i7 %add_ln76, i7 %rr" [src/seq_align_multiple.cpp:76]   --->   Operation 84 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.46>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body12.i.4" [src/seq_align_multiple.cpp:76]   --->   Operation 85 'br' 'br_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	'alloca' operation ('pp') [18]  (0 ns)
	'load' operation ('pp_load', src/seq_align_multiple.cpp:75) on local variable 'pp' [32]  (0 ns)
	'add' operation ('add_ln75_4', src/seq_align_multiple.cpp:75) [33]  (0.856 ns)
	'select' operation ('select_ln75_6', src/seq_align_multiple.cpp:75) [38]  (0.378 ns)
	'add' operation ('add_ln77', src/seq_align_multiple.cpp:77) [44]  (0.871 ns)
	'getelementptr' operation ('dp_matrix_V_13_addr', src/seq_align_multiple.cpp:77) [59]  (0 ns)
	'store' operation ('store_ln77', src/seq_align_multiple.cpp:77) of constant 0 on array 'dp_matrix_V_13' [68]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
