lib_name: span_ion
cell_name: one_shot_nand
pins: [ "out", "outb", "VDD", "VSS", "in", "CTRLb" ]
instances:
  XINV_IN:
    lib_name: bag2_digital
    cell_name: inv
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "inb"
        num_bits: 1
      in:
        direction: input
        net_name: "in"
        num_bits: 1
  XNAND:
    lib_name: bag2_digital
    cell_name: nand
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "in_gate"
        num_bits: 1
      in:
        direction: input
        net_name: "inb"
        num_bits: 1
  XCAP:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "in_gate"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "in_filt"
        num_bits: 1
  XINV_OUT:
    lib_name: bag2_digital
    cell_name: inv_chain
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "out"
        num_bits: 1
      outb:
        direction: output
        net_name: "outb"
        num_bits: 1
      in:
        direction: input
        net_name: "in_filt"
        num_bits: 1
  XR:
    lib_name: bag2_analog
    cell_name: res_trim_series
    instpins:
      BULK:
        direction: inputOutput
        net_name: "BULK"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      Z:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "net01"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "CTRLb"
        num_bits: 1
      A:
        direction: inputOutput
        net_name: "in_filt"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  XNOR:
    lib_name: bag2_digital
    cell_name: nor
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "rst_RC"
        num_bits: 1
      in:
        direction: input
        net_name: "in"
        num_bits: 1
  XRST:
    lib_name: bag2_analog
    cell_name: switch_mos
    instpins:
      BN:
        direction: input
        net_name: "VSS"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "net03"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "rst_RC"
        num_bits: 1
      BP:
        direction: input
        net_name: "VDD"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "in_filt"
        num_bits: 1
