/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:31 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_ASP_EDPKT_CORE_H__
#define BCHP_ASP_EDPKT_CORE_H__

/***************************************************************************
 *ASP_EDPKT_CORE - ASP EDPKT Core Registers
 ***************************************************************************/
#define BCHP_ASP_EDPKT_CORE_REVISION_ID          0x01840000 /* [RO][32] Depacketizer Revision ID */
#define BCHP_ASP_EDPKT_CORE_EDPKT_CONFIG         0x01840004 /* [CFG][32] EDPKT Configuration */
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG        0x01840008 /* [CFG][32] Header Configuration */
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_PRE_SCALE_TIMEOUT_PERIOD 0x0184000c /* [CFG][32] Burst Buffer Pre-Scale Timeout Period */
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_WRITE_TIMEOUT_PERIOD 0x01840010 /* [CFG][32] Burst Buffer Write Timeout Period */
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_READ_TIMEOUT_PERIOD 0x01840014 /* [CFG][32] Burst Buffer READ Timeout Period */
#define BCHP_ASP_EDPKT_CORE_XOFF_THRESHOLD       0x01840018 /* [CFG][64] XOFF Threshold */
#define BCHP_ASP_EDPKT_CORE_XON_THRESHOLD        0x01840020 /* [CFG][64] XON Threshold */
#define BCHP_ASP_EDPKT_CORE_RX_TS_RATE           0x01840028 /* [CFG][32] RX TS Rate */
#define BCHP_ASP_EDPKT_CORE_EXTRACTED_HDR_DW_COUNT 0x0184002c /* [RO][32] Packet Header DW Count */
#define BCHP_ASP_EDPKT_CORE_HEADER_DATA          0x01840030 /* [RO][32] Header Data */
#define BCHP_ASP_EDPKT_CORE_PKT_HDR_DW_RD        0x01840034 /* [WO][32] Packet Header DW Read */
#define BCHP_ASP_EDPKT_CORE_ENDIAN               0x01840038 /* [CFG][32] Header and Payload Endian Setting */
#define BCHP_ASP_EDPKT_CORE_PPP_STAT             0x0184003c /* [RO][32] UNIMAC PPP Stat */
#define BCHP_ASP_EDPKT_CORE_LIVE_BRCM_TAG        0x01840040 /* [RO][32] Live BRCM TAG */
#define BCHP_ASP_EDPKT_CORE_BRCM_TAG_DROPPED_FLAG 0x01840044 /* [RO][32] Broadcom Tag dropped Flag */
#define BCHP_ASP_EDPKT_CORE_BRCM_TAG_DROPPED     0x01840048 /* [RO][32] Broadcom Tag Dropped */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_01_00_HEADER_COUNT_REG 0x0184004c /* [RO][32] Channel 01 and 00 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_03_02_HEADER_COUNT_REG 0x01840050 /* [RO][32] Channel 03 and 02 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_05_04_HEADER_COUNT_REG 0x01840054 /* [RO][32] Channel 05 and 04 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_07_06_HEADER_COUNT_REG 0x01840058 /* [RO][32] Channel 07 and 06 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_09_08_HEADER_COUNT_REG 0x0184005c /* [RO][32] Channel 09 and 08 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_11_10_HEADER_COUNT_REG 0x01840060 /* [RO][32] Channel 11 and 10 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_13_12_HEADER_COUNT_REG 0x01840064 /* [RO][32] Channel 13 and 12 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_15_14_HEADER_COUNT_REG 0x01840068 /* [RO][32] Channel 15 and 14 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_17_16_HEADER_COUNT_REG 0x0184006c /* [RO][32] Channel 17 and 16 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_19_18_HEADER_COUNT_REG 0x01840070 /* [RO][32] Channel 19 and 18 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_21_20_HEADER_COUNT_REG 0x01840074 /* [RO][32] Channel 21 and 20 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_23_22_HEADER_COUNT_REG 0x01840078 /* [RO][32] Channel 23 and 22 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_25_24_HEADER_COUNT_REG 0x0184007c /* [RO][32] Channel 25 and 24 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_27_26_HEADER_COUNT_REG 0x01840080 /* [RO][32] Channel 27 and 26 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_29_28_HEADER_COUNT_REG 0x01840084 /* [RO][32] Channel 29 and 28 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_31_30_HEADER_COUNT_REG 0x01840088 /* [RO][32] Channel 31 and 30 Header Counts Register */
#define BCHP_ASP_EDPKT_CORE_RX_PKT_CNT           0x0184008c /* [RO][32] Recieved Packet Count */
#define BCHP_ASP_EDPKT_CORE_HDR_EXTR_CNT         0x01840090 /* [RO][32] Header Extracted Count */
#define BCHP_ASP_EDPKT_CORE_HDR_OUT_CNT          0x01840094 /* [RO][32] Header Out Count */
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG          0x01840098 /* [CFG][32] Test Configuration Register */
#define BCHP_ASP_EDPKT_CORE_TEST_REG0            0x0184009c /* [CFG][32] Test Register 0 */
#define BCHP_ASP_EDPKT_CORE_TEST_REG1            0x018400a0 /* [RO][32] Test Register 1 */
#define BCHP_ASP_EDPKT_CORE_TEST_REG2            0x018400a4 /* [RO][32] Test Register 2 */
#define BCHP_ASP_EDPKT_CORE_TEST_REG3            0x018400a8 /* [RO][32] Test Register 3 */
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0    0x018400ac /* [RO][32] Debug Status Register0 */
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG1    0x018400b0 /* [RO][32] Debug Status Register1 */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG 0x018400b4 /* [RO][32] State Machine Status 0 Register */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG 0x018400b8 /* [RO][32] State Machine Status 1 Register */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0       0x01840300 /* [RW][32] AV Configurations 0 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_1       0x01840304 /* [RW][32] AV Configurations 1 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_2       0x01840308 /* [RW][32] AV Configurations 2 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_3       0x0184030c /* [RW][32] AV Configurations 3 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_4       0x01840310 /* [RW][32] AV Configurations 4 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_5       0x01840314 /* [RW][32] AV Configurations 4 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_00   0x01840318 /* [RO][32] RX Status 00 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_01   0x0184031c /* [RO][32] RX Status 01 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_02   0x01840320 /* [RO][32] RX Status 02 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_03   0x01840324 /* [RO][32] RX Status 03 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_04   0x01840328 /* [RO][32] RX Status 04 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_05   0x0184032c /* [RO][32] RX Status 05 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_06   0x01840330 /* [RO][32] RX Status 06 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_07   0x01840334 /* [RO][32] RX Status 07 For Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_BASE_ADDR 0x01840338 /* [RW][64] DRAM Base Address For AV Ring buffer 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_END_ADDR 0x01840340 /* [RW][64] DRAM End Address For AV Ring buffer 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_WRITE_ADDR 0x01840348 /* [RW][64] DRAM Write Address For AV Ring buffer 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_VALID_ADDR 0x01840350 /* [RW][64] DRAM Valid Address For AV Ring buffer 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_READ_ADDR 0x01840358 /* [RW][64] DRAM Read Address For AV Ring buffer 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_FULLNESS 0x01840360 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_MIN_THRESHOLD 0x01840364 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_XONOFF 0x01840368 /* [RW][32] EDPKT Xon Xoff for Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_ENABLE 0x0184036c /* [RW][32] EDPKT Enable for Channel 00 */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0       0x01840370 /* [RW][32] AV Configurations 0 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_1       0x01840374 /* [RW][32] AV Configurations 1 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_2       0x01840378 /* [RW][32] AV Configurations 2 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_3       0x0184037c /* [RW][32] AV Configurations 3 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_4       0x01840380 /* [RW][32] AV Configurations 4 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_5       0x01840384 /* [RW][32] AV Configurations 4 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_00   0x01840388 /* [RO][32] RX Status 00 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_01   0x0184038c /* [RO][32] RX Status 01 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_02   0x01840390 /* [RO][32] RX Status 02 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_03   0x01840394 /* [RO][32] RX Status 03 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_04   0x01840398 /* [RO][32] RX Status 04 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_05   0x0184039c /* [RO][32] RX Status 05 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_06   0x018403a0 /* [RO][32] RX Status 06 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_07   0x018403a4 /* [RO][32] RX Status 07 For Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_BASE_ADDR 0x018403a8 /* [RW][64] DRAM Base Address For AV Ring buffer 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_END_ADDR 0x018403b0 /* [RW][64] DRAM End Address For AV Ring buffer 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_WRITE_ADDR 0x018403b8 /* [RW][64] DRAM Write Address For AV Ring buffer 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_VALID_ADDR 0x018403c0 /* [RW][64] DRAM Valid Address For AV Ring buffer 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_READ_ADDR 0x018403c8 /* [RW][64] DRAM Read Address For AV Ring buffer 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_FULLNESS 0x018403d0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_MIN_THRESHOLD 0x018403d4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_XONOFF 0x018403d8 /* [RW][32] EDPKT Xon Xoff for Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_ENABLE 0x018403dc /* [RW][32] EDPKT Enable for Channel 01 */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0       0x018403e0 /* [RW][32] AV Configurations 0 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_1       0x018403e4 /* [RW][32] AV Configurations 1 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_2       0x018403e8 /* [RW][32] AV Configurations 2 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_3       0x018403ec /* [RW][32] AV Configurations 3 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_4       0x018403f0 /* [RW][32] AV Configurations 4 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_5       0x018403f4 /* [RW][32] AV Configurations 4 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_00   0x018403f8 /* [RO][32] RX Status 00 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_01   0x018403fc /* [RO][32] RX Status 01 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_02   0x01840400 /* [RO][32] RX Status 02 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_03   0x01840404 /* [RO][32] RX Status 03 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_04   0x01840408 /* [RO][32] RX Status 04 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_05   0x0184040c /* [RO][32] RX Status 05 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_06   0x01840410 /* [RO][32] RX Status 06 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_07   0x01840414 /* [RO][32] RX Status 07 For Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_BASE_ADDR 0x01840418 /* [RW][64] DRAM Base Address For AV Ring buffer 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_END_ADDR 0x01840420 /* [RW][64] DRAM End Address For AV Ring buffer 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_WRITE_ADDR 0x01840428 /* [RW][64] DRAM Write Address For AV Ring buffer 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_VALID_ADDR 0x01840430 /* [RW][64] DRAM Valid Address For AV Ring buffer 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_READ_ADDR 0x01840438 /* [RW][64] DRAM Read Address For AV Ring buffer 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_FULLNESS 0x01840440 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_MIN_THRESHOLD 0x01840444 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_XONOFF 0x01840448 /* [RW][32] EDPKT Xon Xoff for Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_ENABLE 0x0184044c /* [RW][32] EDPKT Enable for Channel 02 */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0       0x01840450 /* [RW][32] AV Configurations 0 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_1       0x01840454 /* [RW][32] AV Configurations 1 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_2       0x01840458 /* [RW][32] AV Configurations 2 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_3       0x0184045c /* [RW][32] AV Configurations 3 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_4       0x01840460 /* [RW][32] AV Configurations 4 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_5       0x01840464 /* [RW][32] AV Configurations 4 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_00   0x01840468 /* [RO][32] RX Status 00 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_01   0x0184046c /* [RO][32] RX Status 01 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_02   0x01840470 /* [RO][32] RX Status 02 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_03   0x01840474 /* [RO][32] RX Status 03 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_04   0x01840478 /* [RO][32] RX Status 04 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_05   0x0184047c /* [RO][32] RX Status 05 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_06   0x01840480 /* [RO][32] RX Status 06 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_07   0x01840484 /* [RO][32] RX Status 07 For Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_BASE_ADDR 0x01840488 /* [RW][64] DRAM Base Address For AV Ring buffer 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_END_ADDR 0x01840490 /* [RW][64] DRAM End Address For AV Ring buffer 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_WRITE_ADDR 0x01840498 /* [RW][64] DRAM Write Address For AV Ring buffer 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_VALID_ADDR 0x018404a0 /* [RW][64] DRAM Valid Address For AV Ring buffer 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_READ_ADDR 0x018404a8 /* [RW][64] DRAM Read Address For AV Ring buffer 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_FULLNESS 0x018404b0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_MIN_THRESHOLD 0x018404b4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_XONOFF 0x018404b8 /* [RW][32] EDPKT Xon Xoff for Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_ENABLE 0x018404bc /* [RW][32] EDPKT Enable for Channel 03 */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0       0x018404c0 /* [RW][32] AV Configurations 0 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_1       0x018404c4 /* [RW][32] AV Configurations 1 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_2       0x018404c8 /* [RW][32] AV Configurations 2 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_3       0x018404cc /* [RW][32] AV Configurations 3 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_4       0x018404d0 /* [RW][32] AV Configurations 4 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_5       0x018404d4 /* [RW][32] AV Configurations 4 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_00   0x018404d8 /* [RO][32] RX Status 00 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_01   0x018404dc /* [RO][32] RX Status 01 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_02   0x018404e0 /* [RO][32] RX Status 02 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_03   0x018404e4 /* [RO][32] RX Status 03 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_04   0x018404e8 /* [RO][32] RX Status 04 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_05   0x018404ec /* [RO][32] RX Status 05 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_06   0x018404f0 /* [RO][32] RX Status 06 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_07   0x018404f4 /* [RO][32] RX Status 07 For Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_BASE_ADDR 0x018404f8 /* [RW][64] DRAM Base Address For AV Ring buffer 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_END_ADDR 0x01840500 /* [RW][64] DRAM End Address For AV Ring buffer 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_WRITE_ADDR 0x01840508 /* [RW][64] DRAM Write Address For AV Ring buffer 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_VALID_ADDR 0x01840510 /* [RW][64] DRAM Valid Address For AV Ring buffer 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_READ_ADDR 0x01840518 /* [RW][64] DRAM Read Address For AV Ring buffer 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_FULLNESS 0x01840520 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_MIN_THRESHOLD 0x01840524 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_XONOFF 0x01840528 /* [RW][32] EDPKT Xon Xoff for Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_ENABLE 0x0184052c /* [RW][32] EDPKT Enable for Channel 04 */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0       0x01840530 /* [RW][32] AV Configurations 0 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_1       0x01840534 /* [RW][32] AV Configurations 1 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_2       0x01840538 /* [RW][32] AV Configurations 2 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_3       0x0184053c /* [RW][32] AV Configurations 3 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_4       0x01840540 /* [RW][32] AV Configurations 4 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_5       0x01840544 /* [RW][32] AV Configurations 4 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_00   0x01840548 /* [RO][32] RX Status 00 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_01   0x0184054c /* [RO][32] RX Status 01 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_02   0x01840550 /* [RO][32] RX Status 02 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_03   0x01840554 /* [RO][32] RX Status 03 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_04   0x01840558 /* [RO][32] RX Status 04 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_05   0x0184055c /* [RO][32] RX Status 05 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_06   0x01840560 /* [RO][32] RX Status 06 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_07   0x01840564 /* [RO][32] RX Status 07 For Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_BASE_ADDR 0x01840568 /* [RW][64] DRAM Base Address For AV Ring buffer 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_END_ADDR 0x01840570 /* [RW][64] DRAM End Address For AV Ring buffer 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_WRITE_ADDR 0x01840578 /* [RW][64] DRAM Write Address For AV Ring buffer 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_VALID_ADDR 0x01840580 /* [RW][64] DRAM Valid Address For AV Ring buffer 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_READ_ADDR 0x01840588 /* [RW][64] DRAM Read Address For AV Ring buffer 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_FULLNESS 0x01840590 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_MIN_THRESHOLD 0x01840594 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_XONOFF 0x01840598 /* [RW][32] EDPKT Xon Xoff for Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_ENABLE 0x0184059c /* [RW][32] EDPKT Enable for Channel 05 */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0       0x018405a0 /* [RW][32] AV Configurations 0 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_1       0x018405a4 /* [RW][32] AV Configurations 1 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_2       0x018405a8 /* [RW][32] AV Configurations 2 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_3       0x018405ac /* [RW][32] AV Configurations 3 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_4       0x018405b0 /* [RW][32] AV Configurations 4 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_5       0x018405b4 /* [RW][32] AV Configurations 4 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_00   0x018405b8 /* [RO][32] RX Status 00 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_01   0x018405bc /* [RO][32] RX Status 01 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_02   0x018405c0 /* [RO][32] RX Status 02 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_03   0x018405c4 /* [RO][32] RX Status 03 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_04   0x018405c8 /* [RO][32] RX Status 04 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_05   0x018405cc /* [RO][32] RX Status 05 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_06   0x018405d0 /* [RO][32] RX Status 06 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_07   0x018405d4 /* [RO][32] RX Status 07 For Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_BASE_ADDR 0x018405d8 /* [RW][64] DRAM Base Address For AV Ring buffer 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_END_ADDR 0x018405e0 /* [RW][64] DRAM End Address For AV Ring buffer 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_WRITE_ADDR 0x018405e8 /* [RW][64] DRAM Write Address For AV Ring buffer 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_VALID_ADDR 0x018405f0 /* [RW][64] DRAM Valid Address For AV Ring buffer 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_READ_ADDR 0x018405f8 /* [RW][64] DRAM Read Address For AV Ring buffer 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_FULLNESS 0x01840600 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_MIN_THRESHOLD 0x01840604 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_XONOFF 0x01840608 /* [RW][32] EDPKT Xon Xoff for Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_ENABLE 0x0184060c /* [RW][32] EDPKT Enable for Channel 06 */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0       0x01840610 /* [RW][32] AV Configurations 0 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_1       0x01840614 /* [RW][32] AV Configurations 1 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_2       0x01840618 /* [RW][32] AV Configurations 2 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_3       0x0184061c /* [RW][32] AV Configurations 3 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_4       0x01840620 /* [RW][32] AV Configurations 4 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_5       0x01840624 /* [RW][32] AV Configurations 4 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_00   0x01840628 /* [RO][32] RX Status 00 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_01   0x0184062c /* [RO][32] RX Status 01 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_02   0x01840630 /* [RO][32] RX Status 02 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_03   0x01840634 /* [RO][32] RX Status 03 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_04   0x01840638 /* [RO][32] RX Status 04 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_05   0x0184063c /* [RO][32] RX Status 05 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_06   0x01840640 /* [RO][32] RX Status 06 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_07   0x01840644 /* [RO][32] RX Status 07 For Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_BASE_ADDR 0x01840648 /* [RW][64] DRAM Base Address For AV Ring buffer 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_END_ADDR 0x01840650 /* [RW][64] DRAM End Address For AV Ring buffer 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_WRITE_ADDR 0x01840658 /* [RW][64] DRAM Write Address For AV Ring buffer 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_VALID_ADDR 0x01840660 /* [RW][64] DRAM Valid Address For AV Ring buffer 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_READ_ADDR 0x01840668 /* [RW][64] DRAM Read Address For AV Ring buffer 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_FULLNESS 0x01840670 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_MIN_THRESHOLD 0x01840674 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_XONOFF 0x01840678 /* [RW][32] EDPKT Xon Xoff for Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_ENABLE 0x0184067c /* [RW][32] EDPKT Enable for Channel 07 */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0       0x01840680 /* [RW][32] AV Configurations 0 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_1       0x01840684 /* [RW][32] AV Configurations 1 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_2       0x01840688 /* [RW][32] AV Configurations 2 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_3       0x0184068c /* [RW][32] AV Configurations 3 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_4       0x01840690 /* [RW][32] AV Configurations 4 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_5       0x01840694 /* [RW][32] AV Configurations 4 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_00   0x01840698 /* [RO][32] RX Status 00 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_01   0x0184069c /* [RO][32] RX Status 01 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_02   0x018406a0 /* [RO][32] RX Status 02 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_03   0x018406a4 /* [RO][32] RX Status 03 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_04   0x018406a8 /* [RO][32] RX Status 04 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_05   0x018406ac /* [RO][32] RX Status 05 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_06   0x018406b0 /* [RO][32] RX Status 06 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_07   0x018406b4 /* [RO][32] RX Status 07 For Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_BASE_ADDR 0x018406b8 /* [RW][64] DRAM Base Address For AV Ring buffer 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_END_ADDR 0x018406c0 /* [RW][64] DRAM End Address For AV Ring buffer 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_WRITE_ADDR 0x018406c8 /* [RW][64] DRAM Write Address For AV Ring buffer 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_VALID_ADDR 0x018406d0 /* [RW][64] DRAM Valid Address For AV Ring buffer 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_READ_ADDR 0x018406d8 /* [RW][64] DRAM Read Address For AV Ring buffer 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_FULLNESS 0x018406e0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_MIN_THRESHOLD 0x018406e4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_XONOFF 0x018406e8 /* [RW][32] EDPKT Xon Xoff for Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_ENABLE 0x018406ec /* [RW][32] EDPKT Enable for Channel 08 */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0       0x018406f0 /* [RW][32] AV Configurations 0 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_1       0x018406f4 /* [RW][32] AV Configurations 1 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_2       0x018406f8 /* [RW][32] AV Configurations 2 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_3       0x018406fc /* [RW][32] AV Configurations 3 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_4       0x01840700 /* [RW][32] AV Configurations 4 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_5       0x01840704 /* [RW][32] AV Configurations 4 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_00   0x01840708 /* [RO][32] RX Status 00 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_01   0x0184070c /* [RO][32] RX Status 01 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_02   0x01840710 /* [RO][32] RX Status 02 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_03   0x01840714 /* [RO][32] RX Status 03 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_04   0x01840718 /* [RO][32] RX Status 04 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_05   0x0184071c /* [RO][32] RX Status 05 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_06   0x01840720 /* [RO][32] RX Status 06 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_07   0x01840724 /* [RO][32] RX Status 07 For Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_BASE_ADDR 0x01840728 /* [RW][64] DRAM Base Address For AV Ring buffer 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_END_ADDR 0x01840730 /* [RW][64] DRAM End Address For AV Ring buffer 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_WRITE_ADDR 0x01840738 /* [RW][64] DRAM Write Address For AV Ring buffer 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_VALID_ADDR 0x01840740 /* [RW][64] DRAM Valid Address For AV Ring buffer 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_READ_ADDR 0x01840748 /* [RW][64] DRAM Read Address For AV Ring buffer 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_FULLNESS 0x01840750 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_MIN_THRESHOLD 0x01840754 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_XONOFF 0x01840758 /* [RW][32] EDPKT Xon Xoff for Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_ENABLE 0x0184075c /* [RW][32] EDPKT Enable for Channel 09 */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0       0x01840760 /* [RW][32] AV Configurations 0 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_1       0x01840764 /* [RW][32] AV Configurations 1 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_2       0x01840768 /* [RW][32] AV Configurations 2 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_3       0x0184076c /* [RW][32] AV Configurations 3 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_4       0x01840770 /* [RW][32] AV Configurations 4 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_5       0x01840774 /* [RW][32] AV Configurations 4 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_00   0x01840778 /* [RO][32] RX Status 00 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_01   0x0184077c /* [RO][32] RX Status 01 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_02   0x01840780 /* [RO][32] RX Status 02 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_03   0x01840784 /* [RO][32] RX Status 03 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_04   0x01840788 /* [RO][32] RX Status 04 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_05   0x0184078c /* [RO][32] RX Status 05 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_06   0x01840790 /* [RO][32] RX Status 06 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_07   0x01840794 /* [RO][32] RX Status 07 For Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_BASE_ADDR 0x01840798 /* [RW][64] DRAM Base Address For AV Ring buffer 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_END_ADDR 0x018407a0 /* [RW][64] DRAM End Address For AV Ring buffer 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_WRITE_ADDR 0x018407a8 /* [RW][64] DRAM Write Address For AV Ring buffer 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_VALID_ADDR 0x018407b0 /* [RW][64] DRAM Valid Address For AV Ring buffer 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_READ_ADDR 0x018407b8 /* [RW][64] DRAM Read Address For AV Ring buffer 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_FULLNESS 0x018407c0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_MIN_THRESHOLD 0x018407c4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_XONOFF 0x018407c8 /* [RW][32] EDPKT Xon Xoff for Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_ENABLE 0x018407cc /* [RW][32] EDPKT Enable for Channel 10 */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0       0x018407d0 /* [RW][32] AV Configurations 0 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_1       0x018407d4 /* [RW][32] AV Configurations 1 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_2       0x018407d8 /* [RW][32] AV Configurations 2 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_3       0x018407dc /* [RW][32] AV Configurations 3 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_4       0x018407e0 /* [RW][32] AV Configurations 4 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_5       0x018407e4 /* [RW][32] AV Configurations 4 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_00   0x018407e8 /* [RO][32] RX Status 00 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_01   0x018407ec /* [RO][32] RX Status 01 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_02   0x018407f0 /* [RO][32] RX Status 02 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_03   0x018407f4 /* [RO][32] RX Status 03 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_04   0x018407f8 /* [RO][32] RX Status 04 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_05   0x018407fc /* [RO][32] RX Status 05 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_06   0x01840800 /* [RO][32] RX Status 06 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_07   0x01840804 /* [RO][32] RX Status 07 For Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_BASE_ADDR 0x01840808 /* [RW][64] DRAM Base Address For AV Ring buffer 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_END_ADDR 0x01840810 /* [RW][64] DRAM End Address For AV Ring buffer 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_WRITE_ADDR 0x01840818 /* [RW][64] DRAM Write Address For AV Ring buffer 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_VALID_ADDR 0x01840820 /* [RW][64] DRAM Valid Address For AV Ring buffer 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_READ_ADDR 0x01840828 /* [RW][64] DRAM Read Address For AV Ring buffer 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_FULLNESS 0x01840830 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_MIN_THRESHOLD 0x01840834 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_XONOFF 0x01840838 /* [RW][32] EDPKT Xon Xoff for Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_ENABLE 0x0184083c /* [RW][32] EDPKT Enable for Channel 11 */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0       0x01840840 /* [RW][32] AV Configurations 0 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_1       0x01840844 /* [RW][32] AV Configurations 1 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_2       0x01840848 /* [RW][32] AV Configurations 2 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_3       0x0184084c /* [RW][32] AV Configurations 3 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_4       0x01840850 /* [RW][32] AV Configurations 4 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_5       0x01840854 /* [RW][32] AV Configurations 4 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_00   0x01840858 /* [RO][32] RX Status 00 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_01   0x0184085c /* [RO][32] RX Status 01 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_02   0x01840860 /* [RO][32] RX Status 02 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_03   0x01840864 /* [RO][32] RX Status 03 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_04   0x01840868 /* [RO][32] RX Status 04 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_05   0x0184086c /* [RO][32] RX Status 05 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_06   0x01840870 /* [RO][32] RX Status 06 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_07   0x01840874 /* [RO][32] RX Status 07 For Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_BASE_ADDR 0x01840878 /* [RW][64] DRAM Base Address For AV Ring buffer 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_END_ADDR 0x01840880 /* [RW][64] DRAM End Address For AV Ring buffer 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_WRITE_ADDR 0x01840888 /* [RW][64] DRAM Write Address For AV Ring buffer 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_VALID_ADDR 0x01840890 /* [RW][64] DRAM Valid Address For AV Ring buffer 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_READ_ADDR 0x01840898 /* [RW][64] DRAM Read Address For AV Ring buffer 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_FULLNESS 0x018408a0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_MIN_THRESHOLD 0x018408a4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_XONOFF 0x018408a8 /* [RW][32] EDPKT Xon Xoff for Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_ENABLE 0x018408ac /* [RW][32] EDPKT Enable for Channel 12 */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0       0x018408b0 /* [RW][32] AV Configurations 0 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_1       0x018408b4 /* [RW][32] AV Configurations 1 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_2       0x018408b8 /* [RW][32] AV Configurations 2 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_3       0x018408bc /* [RW][32] AV Configurations 3 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_4       0x018408c0 /* [RW][32] AV Configurations 4 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_5       0x018408c4 /* [RW][32] AV Configurations 4 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_00   0x018408c8 /* [RO][32] RX Status 00 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_01   0x018408cc /* [RO][32] RX Status 01 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_02   0x018408d0 /* [RO][32] RX Status 02 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_03   0x018408d4 /* [RO][32] RX Status 03 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_04   0x018408d8 /* [RO][32] RX Status 04 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_05   0x018408dc /* [RO][32] RX Status 05 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_06   0x018408e0 /* [RO][32] RX Status 06 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_07   0x018408e4 /* [RO][32] RX Status 07 For Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_BASE_ADDR 0x018408e8 /* [RW][64] DRAM Base Address For AV Ring buffer 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_END_ADDR 0x018408f0 /* [RW][64] DRAM End Address For AV Ring buffer 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_WRITE_ADDR 0x018408f8 /* [RW][64] DRAM Write Address For AV Ring buffer 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_VALID_ADDR 0x01840900 /* [RW][64] DRAM Valid Address For AV Ring buffer 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_READ_ADDR 0x01840908 /* [RW][64] DRAM Read Address For AV Ring buffer 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_FULLNESS 0x01840910 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_MIN_THRESHOLD 0x01840914 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_XONOFF 0x01840918 /* [RW][32] EDPKT Xon Xoff for Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_ENABLE 0x0184091c /* [RW][32] EDPKT Enable for Channel 13 */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0       0x01840920 /* [RW][32] AV Configurations 0 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_1       0x01840924 /* [RW][32] AV Configurations 1 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_2       0x01840928 /* [RW][32] AV Configurations 2 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_3       0x0184092c /* [RW][32] AV Configurations 3 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_4       0x01840930 /* [RW][32] AV Configurations 4 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_5       0x01840934 /* [RW][32] AV Configurations 4 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_00   0x01840938 /* [RO][32] RX Status 00 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_01   0x0184093c /* [RO][32] RX Status 01 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_02   0x01840940 /* [RO][32] RX Status 02 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_03   0x01840944 /* [RO][32] RX Status 03 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_04   0x01840948 /* [RO][32] RX Status 04 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_05   0x0184094c /* [RO][32] RX Status 05 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_06   0x01840950 /* [RO][32] RX Status 06 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_07   0x01840954 /* [RO][32] RX Status 07 For Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_BASE_ADDR 0x01840958 /* [RW][64] DRAM Base Address For AV Ring buffer 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_END_ADDR 0x01840960 /* [RW][64] DRAM End Address For AV Ring buffer 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_WRITE_ADDR 0x01840968 /* [RW][64] DRAM Write Address For AV Ring buffer 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_VALID_ADDR 0x01840970 /* [RW][64] DRAM Valid Address For AV Ring buffer 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_READ_ADDR 0x01840978 /* [RW][64] DRAM Read Address For AV Ring buffer 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_FULLNESS 0x01840980 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_MIN_THRESHOLD 0x01840984 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_XONOFF 0x01840988 /* [RW][32] EDPKT Xon Xoff for Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_ENABLE 0x0184098c /* [RW][32] EDPKT Enable for Channel 14 */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0       0x01840990 /* [RW][32] AV Configurations 0 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_1       0x01840994 /* [RW][32] AV Configurations 1 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_2       0x01840998 /* [RW][32] AV Configurations 2 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_3       0x0184099c /* [RW][32] AV Configurations 3 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_4       0x018409a0 /* [RW][32] AV Configurations 4 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_5       0x018409a4 /* [RW][32] AV Configurations 4 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_00   0x018409a8 /* [RO][32] RX Status 00 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_01   0x018409ac /* [RO][32] RX Status 01 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_02   0x018409b0 /* [RO][32] RX Status 02 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_03   0x018409b4 /* [RO][32] RX Status 03 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_04   0x018409b8 /* [RO][32] RX Status 04 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_05   0x018409bc /* [RO][32] RX Status 05 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_06   0x018409c0 /* [RO][32] RX Status 06 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_07   0x018409c4 /* [RO][32] RX Status 07 For Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_BASE_ADDR 0x018409c8 /* [RW][64] DRAM Base Address For AV Ring buffer 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_END_ADDR 0x018409d0 /* [RW][64] DRAM End Address For AV Ring buffer 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_WRITE_ADDR 0x018409d8 /* [RW][64] DRAM Write Address For AV Ring buffer 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_VALID_ADDR 0x018409e0 /* [RW][64] DRAM Valid Address For AV Ring buffer 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_READ_ADDR 0x018409e8 /* [RW][64] DRAM Read Address For AV Ring buffer 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_FULLNESS 0x018409f0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_MIN_THRESHOLD 0x018409f4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_XONOFF 0x018409f8 /* [RW][32] EDPKT Xon Xoff for Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_ENABLE 0x018409fc /* [RW][32] EDPKT Enable for Channel 15 */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0       0x01840a00 /* [RW][32] AV Configurations 0 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_1       0x01840a04 /* [RW][32] AV Configurations 1 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_2       0x01840a08 /* [RW][32] AV Configurations 2 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_3       0x01840a0c /* [RW][32] AV Configurations 3 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_4       0x01840a10 /* [RW][32] AV Configurations 4 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_5       0x01840a14 /* [RW][32] AV Configurations 4 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_00   0x01840a18 /* [RO][32] RX Status 00 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_01   0x01840a1c /* [RO][32] RX Status 01 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_02   0x01840a20 /* [RO][32] RX Status 02 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_03   0x01840a24 /* [RO][32] RX Status 03 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_04   0x01840a28 /* [RO][32] RX Status 04 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_05   0x01840a2c /* [RO][32] RX Status 05 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_06   0x01840a30 /* [RO][32] RX Status 06 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_07   0x01840a34 /* [RO][32] RX Status 07 For Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_BASE_ADDR 0x01840a38 /* [RW][64] DRAM Base Address For AV Ring buffer 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_END_ADDR 0x01840a40 /* [RW][64] DRAM End Address For AV Ring buffer 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_WRITE_ADDR 0x01840a48 /* [RW][64] DRAM Write Address For AV Ring buffer 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_VALID_ADDR 0x01840a50 /* [RW][64] DRAM Valid Address For AV Ring buffer 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_READ_ADDR 0x01840a58 /* [RW][64] DRAM Read Address For AV Ring buffer 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_FULLNESS 0x01840a60 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_MIN_THRESHOLD 0x01840a64 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_XONOFF 0x01840a68 /* [RW][32] EDPKT Xon Xoff for Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_ENABLE 0x01840a6c /* [RW][32] EDPKT Enable for Channel 16 */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0       0x01840a70 /* [RW][32] AV Configurations 0 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_1       0x01840a74 /* [RW][32] AV Configurations 1 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_2       0x01840a78 /* [RW][32] AV Configurations 2 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_3       0x01840a7c /* [RW][32] AV Configurations 3 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_4       0x01840a80 /* [RW][32] AV Configurations 4 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_5       0x01840a84 /* [RW][32] AV Configurations 4 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_00   0x01840a88 /* [RO][32] RX Status 00 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_01   0x01840a8c /* [RO][32] RX Status 01 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_02   0x01840a90 /* [RO][32] RX Status 02 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_03   0x01840a94 /* [RO][32] RX Status 03 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_04   0x01840a98 /* [RO][32] RX Status 04 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_05   0x01840a9c /* [RO][32] RX Status 05 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_06   0x01840aa0 /* [RO][32] RX Status 06 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_07   0x01840aa4 /* [RO][32] RX Status 07 For Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_BASE_ADDR 0x01840aa8 /* [RW][64] DRAM Base Address For AV Ring buffer 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_END_ADDR 0x01840ab0 /* [RW][64] DRAM End Address For AV Ring buffer 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_WRITE_ADDR 0x01840ab8 /* [RW][64] DRAM Write Address For AV Ring buffer 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_VALID_ADDR 0x01840ac0 /* [RW][64] DRAM Valid Address For AV Ring buffer 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_READ_ADDR 0x01840ac8 /* [RW][64] DRAM Read Address For AV Ring buffer 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_FULLNESS 0x01840ad0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_MIN_THRESHOLD 0x01840ad4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_XONOFF 0x01840ad8 /* [RW][32] EDPKT Xon Xoff for Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_ENABLE 0x01840adc /* [RW][32] EDPKT Enable for Channel 17 */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0       0x01840ae0 /* [RW][32] AV Configurations 0 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_1       0x01840ae4 /* [RW][32] AV Configurations 1 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_2       0x01840ae8 /* [RW][32] AV Configurations 2 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_3       0x01840aec /* [RW][32] AV Configurations 3 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_4       0x01840af0 /* [RW][32] AV Configurations 4 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_5       0x01840af4 /* [RW][32] AV Configurations 4 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_00   0x01840af8 /* [RO][32] RX Status 00 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_01   0x01840afc /* [RO][32] RX Status 01 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_02   0x01840b00 /* [RO][32] RX Status 02 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_03   0x01840b04 /* [RO][32] RX Status 03 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_04   0x01840b08 /* [RO][32] RX Status 04 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_05   0x01840b0c /* [RO][32] RX Status 05 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_06   0x01840b10 /* [RO][32] RX Status 06 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_07   0x01840b14 /* [RO][32] RX Status 07 For Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_BASE_ADDR 0x01840b18 /* [RW][64] DRAM Base Address For AV Ring buffer 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_END_ADDR 0x01840b20 /* [RW][64] DRAM End Address For AV Ring buffer 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_WRITE_ADDR 0x01840b28 /* [RW][64] DRAM Write Address For AV Ring buffer 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_VALID_ADDR 0x01840b30 /* [RW][64] DRAM Valid Address For AV Ring buffer 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_READ_ADDR 0x01840b38 /* [RW][64] DRAM Read Address For AV Ring buffer 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_FULLNESS 0x01840b40 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_MIN_THRESHOLD 0x01840b44 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_XONOFF 0x01840b48 /* [RW][32] EDPKT Xon Xoff for Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_ENABLE 0x01840b4c /* [RW][32] EDPKT Enable for Channel 18 */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0       0x01840b50 /* [RW][32] AV Configurations 0 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_1       0x01840b54 /* [RW][32] AV Configurations 1 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_2       0x01840b58 /* [RW][32] AV Configurations 2 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_3       0x01840b5c /* [RW][32] AV Configurations 3 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_4       0x01840b60 /* [RW][32] AV Configurations 4 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_5       0x01840b64 /* [RW][32] AV Configurations 4 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_00   0x01840b68 /* [RO][32] RX Status 00 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_01   0x01840b6c /* [RO][32] RX Status 01 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_02   0x01840b70 /* [RO][32] RX Status 02 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_03   0x01840b74 /* [RO][32] RX Status 03 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_04   0x01840b78 /* [RO][32] RX Status 04 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_05   0x01840b7c /* [RO][32] RX Status 05 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_06   0x01840b80 /* [RO][32] RX Status 06 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_07   0x01840b84 /* [RO][32] RX Status 07 For Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_BASE_ADDR 0x01840b88 /* [RW][64] DRAM Base Address For AV Ring buffer 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_END_ADDR 0x01840b90 /* [RW][64] DRAM End Address For AV Ring buffer 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_WRITE_ADDR 0x01840b98 /* [RW][64] DRAM Write Address For AV Ring buffer 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_VALID_ADDR 0x01840ba0 /* [RW][64] DRAM Valid Address For AV Ring buffer 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_READ_ADDR 0x01840ba8 /* [RW][64] DRAM Read Address For AV Ring buffer 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_FULLNESS 0x01840bb0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_MIN_THRESHOLD 0x01840bb4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_XONOFF 0x01840bb8 /* [RW][32] EDPKT Xon Xoff for Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_ENABLE 0x01840bbc /* [RW][32] EDPKT Enable for Channel 19 */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0       0x01840bc0 /* [RW][32] AV Configurations 0 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_1       0x01840bc4 /* [RW][32] AV Configurations 1 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_2       0x01840bc8 /* [RW][32] AV Configurations 2 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_3       0x01840bcc /* [RW][32] AV Configurations 3 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_4       0x01840bd0 /* [RW][32] AV Configurations 4 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_5       0x01840bd4 /* [RW][32] AV Configurations 4 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_00   0x01840bd8 /* [RO][32] RX Status 00 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_01   0x01840bdc /* [RO][32] RX Status 01 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_02   0x01840be0 /* [RO][32] RX Status 02 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_03   0x01840be4 /* [RO][32] RX Status 03 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_04   0x01840be8 /* [RO][32] RX Status 04 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_05   0x01840bec /* [RO][32] RX Status 05 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_06   0x01840bf0 /* [RO][32] RX Status 06 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_07   0x01840bf4 /* [RO][32] RX Status 07 For Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_BASE_ADDR 0x01840bf8 /* [RW][64] DRAM Base Address For AV Ring buffer 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_END_ADDR 0x01840c00 /* [RW][64] DRAM End Address For AV Ring buffer 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_WRITE_ADDR 0x01840c08 /* [RW][64] DRAM Write Address For AV Ring buffer 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_VALID_ADDR 0x01840c10 /* [RW][64] DRAM Valid Address For AV Ring buffer 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_READ_ADDR 0x01840c18 /* [RW][64] DRAM Read Address For AV Ring buffer 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_FULLNESS 0x01840c20 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_MIN_THRESHOLD 0x01840c24 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_XONOFF 0x01840c28 /* [RW][32] EDPKT Xon Xoff for Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_ENABLE 0x01840c2c /* [RW][32] EDPKT Enable for Channel 20 */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0       0x01840c30 /* [RW][32] AV Configurations 0 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_1       0x01840c34 /* [RW][32] AV Configurations 1 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_2       0x01840c38 /* [RW][32] AV Configurations 2 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_3       0x01840c3c /* [RW][32] AV Configurations 3 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_4       0x01840c40 /* [RW][32] AV Configurations 4 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_5       0x01840c44 /* [RW][32] AV Configurations 4 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_00   0x01840c48 /* [RO][32] RX Status 00 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_01   0x01840c4c /* [RO][32] RX Status 01 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_02   0x01840c50 /* [RO][32] RX Status 02 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_03   0x01840c54 /* [RO][32] RX Status 03 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_04   0x01840c58 /* [RO][32] RX Status 04 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_05   0x01840c5c /* [RO][32] RX Status 05 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_06   0x01840c60 /* [RO][32] RX Status 06 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_07   0x01840c64 /* [RO][32] RX Status 07 For Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_BASE_ADDR 0x01840c68 /* [RW][64] DRAM Base Address For AV Ring buffer 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_END_ADDR 0x01840c70 /* [RW][64] DRAM End Address For AV Ring buffer 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_WRITE_ADDR 0x01840c78 /* [RW][64] DRAM Write Address For AV Ring buffer 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_VALID_ADDR 0x01840c80 /* [RW][64] DRAM Valid Address For AV Ring buffer 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_READ_ADDR 0x01840c88 /* [RW][64] DRAM Read Address For AV Ring buffer 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_FULLNESS 0x01840c90 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_MIN_THRESHOLD 0x01840c94 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_XONOFF 0x01840c98 /* [RW][32] EDPKT Xon Xoff for Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_ENABLE 0x01840c9c /* [RW][32] EDPKT Enable for Channel 21 */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0       0x01840ca0 /* [RW][32] AV Configurations 0 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_1       0x01840ca4 /* [RW][32] AV Configurations 1 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_2       0x01840ca8 /* [RW][32] AV Configurations 2 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_3       0x01840cac /* [RW][32] AV Configurations 3 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_4       0x01840cb0 /* [RW][32] AV Configurations 4 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_5       0x01840cb4 /* [RW][32] AV Configurations 4 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_00   0x01840cb8 /* [RO][32] RX Status 00 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_01   0x01840cbc /* [RO][32] RX Status 01 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_02   0x01840cc0 /* [RO][32] RX Status 02 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_03   0x01840cc4 /* [RO][32] RX Status 03 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_04   0x01840cc8 /* [RO][32] RX Status 04 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_05   0x01840ccc /* [RO][32] RX Status 05 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_06   0x01840cd0 /* [RO][32] RX Status 06 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_07   0x01840cd4 /* [RO][32] RX Status 07 For Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_BASE_ADDR 0x01840cd8 /* [RW][64] DRAM Base Address For AV Ring buffer 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_END_ADDR 0x01840ce0 /* [RW][64] DRAM End Address For AV Ring buffer 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_WRITE_ADDR 0x01840ce8 /* [RW][64] DRAM Write Address For AV Ring buffer 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_VALID_ADDR 0x01840cf0 /* [RW][64] DRAM Valid Address For AV Ring buffer 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_READ_ADDR 0x01840cf8 /* [RW][64] DRAM Read Address For AV Ring buffer 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_FULLNESS 0x01840d00 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_MIN_THRESHOLD 0x01840d04 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_XONOFF 0x01840d08 /* [RW][32] EDPKT Xon Xoff for Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_ENABLE 0x01840d0c /* [RW][32] EDPKT Enable for Channel 22 */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0       0x01840d10 /* [RW][32] AV Configurations 0 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_1       0x01840d14 /* [RW][32] AV Configurations 1 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_2       0x01840d18 /* [RW][32] AV Configurations 2 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_3       0x01840d1c /* [RW][32] AV Configurations 3 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_4       0x01840d20 /* [RW][32] AV Configurations 4 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_5       0x01840d24 /* [RW][32] AV Configurations 4 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_00   0x01840d28 /* [RO][32] RX Status 00 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_01   0x01840d2c /* [RO][32] RX Status 01 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_02   0x01840d30 /* [RO][32] RX Status 02 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_03   0x01840d34 /* [RO][32] RX Status 03 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_04   0x01840d38 /* [RO][32] RX Status 04 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_05   0x01840d3c /* [RO][32] RX Status 05 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_06   0x01840d40 /* [RO][32] RX Status 06 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_07   0x01840d44 /* [RO][32] RX Status 07 For Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_BASE_ADDR 0x01840d48 /* [RW][64] DRAM Base Address For AV Ring buffer 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_END_ADDR 0x01840d50 /* [RW][64] DRAM End Address For AV Ring buffer 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_WRITE_ADDR 0x01840d58 /* [RW][64] DRAM Write Address For AV Ring buffer 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_VALID_ADDR 0x01840d60 /* [RW][64] DRAM Valid Address For AV Ring buffer 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_READ_ADDR 0x01840d68 /* [RW][64] DRAM Read Address For AV Ring buffer 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_FULLNESS 0x01840d70 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_MIN_THRESHOLD 0x01840d74 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_XONOFF 0x01840d78 /* [RW][32] EDPKT Xon Xoff for Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_ENABLE 0x01840d7c /* [RW][32] EDPKT Enable for Channel 23 */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0       0x01840d80 /* [RW][32] AV Configurations 0 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_1       0x01840d84 /* [RW][32] AV Configurations 1 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_2       0x01840d88 /* [RW][32] AV Configurations 2 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_3       0x01840d8c /* [RW][32] AV Configurations 3 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_4       0x01840d90 /* [RW][32] AV Configurations 4 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_5       0x01840d94 /* [RW][32] AV Configurations 4 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_00   0x01840d98 /* [RO][32] RX Status 00 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_01   0x01840d9c /* [RO][32] RX Status 01 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_02   0x01840da0 /* [RO][32] RX Status 02 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_03   0x01840da4 /* [RO][32] RX Status 03 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_04   0x01840da8 /* [RO][32] RX Status 04 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_05   0x01840dac /* [RO][32] RX Status 05 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_06   0x01840db0 /* [RO][32] RX Status 06 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_07   0x01840db4 /* [RO][32] RX Status 07 For Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_BASE_ADDR 0x01840db8 /* [RW][64] DRAM Base Address For AV Ring buffer 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_END_ADDR 0x01840dc0 /* [RW][64] DRAM End Address For AV Ring buffer 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_WRITE_ADDR 0x01840dc8 /* [RW][64] DRAM Write Address For AV Ring buffer 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_VALID_ADDR 0x01840dd0 /* [RW][64] DRAM Valid Address For AV Ring buffer 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_READ_ADDR 0x01840dd8 /* [RW][64] DRAM Read Address For AV Ring buffer 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_FULLNESS 0x01840de0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_MIN_THRESHOLD 0x01840de4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_XONOFF 0x01840de8 /* [RW][32] EDPKT Xon Xoff for Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_ENABLE 0x01840dec /* [RW][32] EDPKT Enable for Channel 24 */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0       0x01840df0 /* [RW][32] AV Configurations 0 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_1       0x01840df4 /* [RW][32] AV Configurations 1 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_2       0x01840df8 /* [RW][32] AV Configurations 2 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_3       0x01840dfc /* [RW][32] AV Configurations 3 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_4       0x01840e00 /* [RW][32] AV Configurations 4 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_5       0x01840e04 /* [RW][32] AV Configurations 4 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_00   0x01840e08 /* [RO][32] RX Status 00 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_01   0x01840e0c /* [RO][32] RX Status 01 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_02   0x01840e10 /* [RO][32] RX Status 02 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_03   0x01840e14 /* [RO][32] RX Status 03 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_04   0x01840e18 /* [RO][32] RX Status 04 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_05   0x01840e1c /* [RO][32] RX Status 05 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_06   0x01840e20 /* [RO][32] RX Status 06 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_07   0x01840e24 /* [RO][32] RX Status 07 For Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_BASE_ADDR 0x01840e28 /* [RW][64] DRAM Base Address For AV Ring buffer 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_END_ADDR 0x01840e30 /* [RW][64] DRAM End Address For AV Ring buffer 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_WRITE_ADDR 0x01840e38 /* [RW][64] DRAM Write Address For AV Ring buffer 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_VALID_ADDR 0x01840e40 /* [RW][64] DRAM Valid Address For AV Ring buffer 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_READ_ADDR 0x01840e48 /* [RW][64] DRAM Read Address For AV Ring buffer 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_FULLNESS 0x01840e50 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_MIN_THRESHOLD 0x01840e54 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_XONOFF 0x01840e58 /* [RW][32] EDPKT Xon Xoff for Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_ENABLE 0x01840e5c /* [RW][32] EDPKT Enable for Channel 25 */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0       0x01840e60 /* [RW][32] AV Configurations 0 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_1       0x01840e64 /* [RW][32] AV Configurations 1 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_2       0x01840e68 /* [RW][32] AV Configurations 2 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_3       0x01840e6c /* [RW][32] AV Configurations 3 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_4       0x01840e70 /* [RW][32] AV Configurations 4 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_5       0x01840e74 /* [RW][32] AV Configurations 4 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_00   0x01840e78 /* [RO][32] RX Status 00 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_01   0x01840e7c /* [RO][32] RX Status 01 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_02   0x01840e80 /* [RO][32] RX Status 02 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_03   0x01840e84 /* [RO][32] RX Status 03 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_04   0x01840e88 /* [RO][32] RX Status 04 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_05   0x01840e8c /* [RO][32] RX Status 05 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_06   0x01840e90 /* [RO][32] RX Status 06 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_07   0x01840e94 /* [RO][32] RX Status 07 For Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_BASE_ADDR 0x01840e98 /* [RW][64] DRAM Base Address For AV Ring buffer 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_END_ADDR 0x01840ea0 /* [RW][64] DRAM End Address For AV Ring buffer 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_WRITE_ADDR 0x01840ea8 /* [RW][64] DRAM Write Address For AV Ring buffer 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_VALID_ADDR 0x01840eb0 /* [RW][64] DRAM Valid Address For AV Ring buffer 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_READ_ADDR 0x01840eb8 /* [RW][64] DRAM Read Address For AV Ring buffer 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_FULLNESS 0x01840ec0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_MIN_THRESHOLD 0x01840ec4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_XONOFF 0x01840ec8 /* [RW][32] EDPKT Xon Xoff for Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_ENABLE 0x01840ecc /* [RW][32] EDPKT Enable for Channel 26 */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0       0x01840ed0 /* [RW][32] AV Configurations 0 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_1       0x01840ed4 /* [RW][32] AV Configurations 1 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_2       0x01840ed8 /* [RW][32] AV Configurations 2 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_3       0x01840edc /* [RW][32] AV Configurations 3 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_4       0x01840ee0 /* [RW][32] AV Configurations 4 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_5       0x01840ee4 /* [RW][32] AV Configurations 4 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_00   0x01840ee8 /* [RO][32] RX Status 00 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_01   0x01840eec /* [RO][32] RX Status 01 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_02   0x01840ef0 /* [RO][32] RX Status 02 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_03   0x01840ef4 /* [RO][32] RX Status 03 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_04   0x01840ef8 /* [RO][32] RX Status 04 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_05   0x01840efc /* [RO][32] RX Status 05 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_06   0x01840f00 /* [RO][32] RX Status 06 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_07   0x01840f04 /* [RO][32] RX Status 07 For Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_BASE_ADDR 0x01840f08 /* [RW][64] DRAM Base Address For AV Ring buffer 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_END_ADDR 0x01840f10 /* [RW][64] DRAM End Address For AV Ring buffer 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_WRITE_ADDR 0x01840f18 /* [RW][64] DRAM Write Address For AV Ring buffer 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_VALID_ADDR 0x01840f20 /* [RW][64] DRAM Valid Address For AV Ring buffer 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_READ_ADDR 0x01840f28 /* [RW][64] DRAM Read Address For AV Ring buffer 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_FULLNESS 0x01840f30 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_MIN_THRESHOLD 0x01840f34 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_XONOFF 0x01840f38 /* [RW][32] EDPKT Xon Xoff for Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_ENABLE 0x01840f3c /* [RW][32] EDPKT Enable for Channel 27 */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0       0x01840f40 /* [RW][32] AV Configurations 0 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_1       0x01840f44 /* [RW][32] AV Configurations 1 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_2       0x01840f48 /* [RW][32] AV Configurations 2 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_3       0x01840f4c /* [RW][32] AV Configurations 3 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_4       0x01840f50 /* [RW][32] AV Configurations 4 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_5       0x01840f54 /* [RW][32] AV Configurations 4 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_00   0x01840f58 /* [RO][32] RX Status 00 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_01   0x01840f5c /* [RO][32] RX Status 01 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_02   0x01840f60 /* [RO][32] RX Status 02 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_03   0x01840f64 /* [RO][32] RX Status 03 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_04   0x01840f68 /* [RO][32] RX Status 04 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_05   0x01840f6c /* [RO][32] RX Status 05 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_06   0x01840f70 /* [RO][32] RX Status 06 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_07   0x01840f74 /* [RO][32] RX Status 07 For Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_BASE_ADDR 0x01840f78 /* [RW][64] DRAM Base Address For AV Ring buffer 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_END_ADDR 0x01840f80 /* [RW][64] DRAM End Address For AV Ring buffer 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_WRITE_ADDR 0x01840f88 /* [RW][64] DRAM Write Address For AV Ring buffer 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_VALID_ADDR 0x01840f90 /* [RW][64] DRAM Valid Address For AV Ring buffer 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_READ_ADDR 0x01840f98 /* [RW][64] DRAM Read Address For AV Ring buffer 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_FULLNESS 0x01840fa0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_MIN_THRESHOLD 0x01840fa4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_XONOFF 0x01840fa8 /* [RW][32] EDPKT Xon Xoff for Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_ENABLE 0x01840fac /* [RW][32] EDPKT Enable for Channel 28 */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0       0x01840fb0 /* [RW][32] AV Configurations 0 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_1       0x01840fb4 /* [RW][32] AV Configurations 1 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_2       0x01840fb8 /* [RW][32] AV Configurations 2 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_3       0x01840fbc /* [RW][32] AV Configurations 3 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_4       0x01840fc0 /* [RW][32] AV Configurations 4 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_5       0x01840fc4 /* [RW][32] AV Configurations 4 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_00   0x01840fc8 /* [RO][32] RX Status 00 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_01   0x01840fcc /* [RO][32] RX Status 01 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_02   0x01840fd0 /* [RO][32] RX Status 02 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_03   0x01840fd4 /* [RO][32] RX Status 03 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_04   0x01840fd8 /* [RO][32] RX Status 04 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_05   0x01840fdc /* [RO][32] RX Status 05 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_06   0x01840fe0 /* [RO][32] RX Status 06 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_07   0x01840fe4 /* [RO][32] RX Status 07 For Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_BASE_ADDR 0x01840fe8 /* [RW][64] DRAM Base Address For AV Ring buffer 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_END_ADDR 0x01840ff0 /* [RW][64] DRAM End Address For AV Ring buffer 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_WRITE_ADDR 0x01840ff8 /* [RW][64] DRAM Write Address For AV Ring buffer 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_VALID_ADDR 0x01841000 /* [RW][64] DRAM Valid Address For AV Ring buffer 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_READ_ADDR 0x01841008 /* [RW][64] DRAM Read Address For AV Ring buffer 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_FULLNESS 0x01841010 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_MIN_THRESHOLD 0x01841014 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_XONOFF 0x01841018 /* [RW][32] EDPKT Xon Xoff for Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_ENABLE 0x0184101c /* [RW][32] EDPKT Enable for Channel 29 */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0       0x01841020 /* [RW][32] AV Configurations 0 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_1       0x01841024 /* [RW][32] AV Configurations 1 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_2       0x01841028 /* [RW][32] AV Configurations 2 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_3       0x0184102c /* [RW][32] AV Configurations 3 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_4       0x01841030 /* [RW][32] AV Configurations 4 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_5       0x01841034 /* [RW][32] AV Configurations 4 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_00   0x01841038 /* [RO][32] RX Status 00 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_01   0x0184103c /* [RO][32] RX Status 01 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_02   0x01841040 /* [RO][32] RX Status 02 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_03   0x01841044 /* [RO][32] RX Status 03 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_04   0x01841048 /* [RO][32] RX Status 04 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_05   0x0184104c /* [RO][32] RX Status 05 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_06   0x01841050 /* [RO][32] RX Status 06 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_07   0x01841054 /* [RO][32] RX Status 07 For Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_BASE_ADDR 0x01841058 /* [RW][64] DRAM Base Address For AV Ring buffer 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_END_ADDR 0x01841060 /* [RW][64] DRAM End Address For AV Ring buffer 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_WRITE_ADDR 0x01841068 /* [RW][64] DRAM Write Address For AV Ring buffer 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_VALID_ADDR 0x01841070 /* [RW][64] DRAM Valid Address For AV Ring buffer 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_READ_ADDR 0x01841078 /* [RW][64] DRAM Read Address For AV Ring buffer 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_FULLNESS 0x01841080 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_MIN_THRESHOLD 0x01841084 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_XONOFF 0x01841088 /* [RW][32] EDPKT Xon Xoff for Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_ENABLE 0x0184108c /* [RW][32] EDPKT Enable for Channel 30 */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0       0x01841090 /* [RW][32] AV Configurations 0 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_1       0x01841094 /* [RW][32] AV Configurations 1 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_2       0x01841098 /* [RW][32] AV Configurations 2 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_3       0x0184109c /* [RW][32] AV Configurations 3 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_4       0x018410a0 /* [RW][32] AV Configurations 4 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_5       0x018410a4 /* [RW][32] AV Configurations 4 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_00   0x018410a8 /* [RO][32] RX Status 00 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_01   0x018410ac /* [RO][32] RX Status 01 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_02   0x018410b0 /* [RO][32] RX Status 02 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_03   0x018410b4 /* [RO][32] RX Status 03 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_04   0x018410b8 /* [RO][32] RX Status 04 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_05   0x018410bc /* [RO][32] RX Status 05 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_06   0x018410c0 /* [RO][32] RX Status 06 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_07   0x018410c4 /* [RO][32] RX Status 07 For Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_BASE_ADDR 0x018410c8 /* [RW][64] DRAM Base Address For AV Ring buffer 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_END_ADDR 0x018410d0 /* [RW][64] DRAM End Address For AV Ring buffer 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_WRITE_ADDR 0x018410d8 /* [RW][64] DRAM Write Address For AV Ring buffer 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_VALID_ADDR 0x018410e0 /* [RW][64] DRAM Valid Address For AV Ring buffer 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_READ_ADDR 0x018410e8 /* [RW][64] DRAM Read Address For AV Ring buffer 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_FULLNESS 0x018410f0 /* [RO][32] DRAM Ring Buffer Fullness in bytes for AV Ring buffer 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_MIN_THRESHOLD 0x018410f4 /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_XONOFF 0x018410f8 /* [RW][32] EDPKT Xon Xoff for Channel 31 */
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_ENABLE 0x018410fc /* [RW][32] EDPKT Enable for Channel 31 */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_BASE_ADDR 0x01841100 /* [RW][64] Header DRAM Base Address */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_END_ADDR 0x01841108 /* [RW][64] Header DRAM End */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_WRITE_ADDR 0x01841110 /* [RW][64] Header DRAM Write Address */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_VALID_ADDR 0x01841118 /* [RW][64] Header DRAM Valid Address */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_READ_ADDR 0x01841120 /* [RW][64] Header DRAM Read */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_FULLNESS 0x01841128 /* [RO][32] DRAM Ring Buffer Fullness in bytes for Header Ring buffer */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_MIN_THRESHOLD 0x0184112c /* [RW][32] DRAM Ring Buffer Min Threshold in bytes for Header Ring buffer */
#define BCHP_ASP_EDPKT_CORE_HEADER_CHANNEL_XONOFF 0x01841130 /* [RW][32] EDPKT Header Channel Xon Xoff */

/***************************************************************************
 *REVISION_ID - Depacketizer Revision ID
 ***************************************************************************/
/* ASP_EDPKT_CORE :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_REVISION_ID_reserved0_MASK             0xffff0000
#define BCHP_ASP_EDPKT_CORE_REVISION_ID_reserved0_SHIFT            16

/* ASP_EDPKT_CORE :: REVISION_ID :: MAJOR [15:08] */
#define BCHP_ASP_EDPKT_CORE_REVISION_ID_MAJOR_MASK                 0x0000ff00
#define BCHP_ASP_EDPKT_CORE_REVISION_ID_MAJOR_SHIFT                8
#define BCHP_ASP_EDPKT_CORE_REVISION_ID_MAJOR_DEFAULT              0x00000000

/* ASP_EDPKT_CORE :: REVISION_ID :: MINOR_REVISION [07:00] */
#define BCHP_ASP_EDPKT_CORE_REVISION_ID_MINOR_REVISION_MASK        0x000000ff
#define BCHP_ASP_EDPKT_CORE_REVISION_ID_MINOR_REVISION_SHIFT       0
#define BCHP_ASP_EDPKT_CORE_REVISION_ID_MINOR_REVISION_DEFAULT     0x00000001

/***************************************************************************
 *EDPKT_CONFIG - EDPKT Configuration
 ***************************************************************************/
/* ASP_EDPKT_CORE :: EDPKT_CONFIG :: reserved0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_EDPKT_CONFIG_reserved0_MASK            0xfffffffe
#define BCHP_ASP_EDPKT_CORE_EDPKT_CONFIG_reserved0_SHIFT           1

/* ASP_EDPKT_CORE :: EDPKT_CONFIG :: EDPKT_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_EDPKT_CONFIG_EDPKT_EN_MASK             0x00000001
#define BCHP_ASP_EDPKT_CORE_EDPKT_CONFIG_EDPKT_EN_SHIFT            0
#define BCHP_ASP_EDPKT_CORE_EDPKT_CONFIG_EDPKT_EN_DEFAULT          0x00000000
#define BCHP_ASP_EDPKT_CORE_EDPKT_CONFIG_EDPKT_EN_DISABLE          0
#define BCHP_ASP_EDPKT_CORE_EDPKT_CONFIG_EDPKT_EN_ENABLE           1

/***************************************************************************
 *HEADER_CONFIG - Header Configuration
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HEADER_CONFIG :: reserved0 [31:02] */
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_reserved0_MASK           0xfffffffc
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_reserved0_SHIFT          2

/* ASP_EDPKT_CORE :: HEADER_CONFIG :: HDR_DATA_READ [01:01] */
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_HDR_DATA_READ_MASK       0x00000002
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_HDR_DATA_READ_SHIFT      1
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_HDR_DATA_READ_DEFAULT    0x00000000
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_HDR_DATA_READ_BY_EDPKT   0
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_HDR_DATA_READ_BY_ARCSS   1

/* ASP_EDPKT_CORE :: HEADER_CONFIG :: HDR_PUSH_RBUS [00:00] */
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_HDR_PUSH_RBUS_MASK       0x00000001
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_HDR_PUSH_RBUS_SHIFT      0
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_HDR_PUSH_RBUS_DEFAULT    0x00000000
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_HDR_PUSH_RBUS_PUSH       0
#define BCHP_ASP_EDPKT_CORE_HEADER_CONFIG_HDR_PUSH_RBUS_RBUS       1

/***************************************************************************
 *BURST_BUFFER_PRE_SCALE_TIMEOUT_PERIOD - Burst Buffer Pre-Scale Timeout Period
 ***************************************************************************/
/* ASP_EDPKT_CORE :: BURST_BUFFER_PRE_SCALE_TIMEOUT_PERIOD :: reserved0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_PRE_SCALE_TIMEOUT_PERIOD_reserved0_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_PRE_SCALE_TIMEOUT_PERIOD_reserved0_SHIFT 16

/* ASP_EDPKT_CORE :: BURST_BUFFER_PRE_SCALE_TIMEOUT_PERIOD :: MAX_PKT_IDLE_PRE_SCALE_PERIOD [15:00] */
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_PRE_SCALE_TIMEOUT_PERIOD_MAX_PKT_IDLE_PRE_SCALE_PERIOD_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_PRE_SCALE_TIMEOUT_PERIOD_MAX_PKT_IDLE_PRE_SCALE_PERIOD_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_PRE_SCALE_TIMEOUT_PERIOD_MAX_PKT_IDLE_PRE_SCALE_PERIOD_DEFAULT 0x00000800

/***************************************************************************
 *BURST_BUFFER_WRITE_TIMEOUT_PERIOD - Burst Buffer Write Timeout Period
 ***************************************************************************/
/* ASP_EDPKT_CORE :: BURST_BUFFER_WRITE_TIMEOUT_PERIOD :: reserved0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_WRITE_TIMEOUT_PERIOD_reserved0_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_WRITE_TIMEOUT_PERIOD_reserved0_SHIFT 16

/* ASP_EDPKT_CORE :: BURST_BUFFER_WRITE_TIMEOUT_PERIOD :: MAX_PKT_IDLE_PERIOD [15:00] */
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_WRITE_TIMEOUT_PERIOD_MAX_PKT_IDLE_PERIOD_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_WRITE_TIMEOUT_PERIOD_MAX_PKT_IDLE_PERIOD_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_WRITE_TIMEOUT_PERIOD_MAX_PKT_IDLE_PERIOD_DEFAULT 0x0000009e

/***************************************************************************
 *BURST_BUFFER_READ_TIMEOUT_PERIOD - Burst Buffer READ Timeout Period
 ***************************************************************************/
/* ASP_EDPKT_CORE :: BURST_BUFFER_READ_TIMEOUT_PERIOD :: reserved0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_READ_TIMEOUT_PERIOD_reserved0_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_READ_TIMEOUT_PERIOD_reserved0_SHIFT 16

/* ASP_EDPKT_CORE :: BURST_BUFFER_READ_TIMEOUT_PERIOD :: MAX_PKT_IDLE_PERIOD [15:00] */
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_READ_TIMEOUT_PERIOD_MAX_PKT_IDLE_PERIOD_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_READ_TIMEOUT_PERIOD_MAX_PKT_IDLE_PERIOD_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_BURST_BUFFER_READ_TIMEOUT_PERIOD_MAX_PKT_IDLE_PERIOD_DEFAULT 0x0000009e

/***************************************************************************
 *XOFF_THRESHOLD - XOFF Threshold
 ***************************************************************************/
/* ASP_EDPKT_CORE :: XOFF_THRESHOLD :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_XOFF_THRESHOLD_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_XOFF_THRESHOLD_reserved0_SHIFT         40

/* ASP_EDPKT_CORE :: XOFF_THRESHOLD :: THRESHOLD [39:00] */
#define BCHP_ASP_EDPKT_CORE_XOFF_THRESHOLD_THRESHOLD_MASK          BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_XOFF_THRESHOLD_THRESHOLD_SHIFT         0
#define BCHP_ASP_EDPKT_CORE_XOFF_THRESHOLD_THRESHOLD_DEFAULT       0

/***************************************************************************
 *XON_THRESHOLD - XON Threshold
 ***************************************************************************/
/* ASP_EDPKT_CORE :: XON_THRESHOLD :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_XON_THRESHOLD_reserved0_MASK           BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_XON_THRESHOLD_reserved0_SHIFT          40

/* ASP_EDPKT_CORE :: XON_THRESHOLD :: THRESHOLD [39:00] */
#define BCHP_ASP_EDPKT_CORE_XON_THRESHOLD_THRESHOLD_MASK           BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_XON_THRESHOLD_THRESHOLD_SHIFT          0
#define BCHP_ASP_EDPKT_CORE_XON_THRESHOLD_THRESHOLD_DEFAULT        0

/***************************************************************************
 *RX_TS_RATE - RX TS Rate
 ***************************************************************************/
/* ASP_EDPKT_CORE :: RX_TS_RATE :: reserved0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_RX_TS_RATE_reserved0_MASK              0xffff0000
#define BCHP_ASP_EDPKT_CORE_RX_TS_RATE_reserved0_SHIFT             16

/* ASP_EDPKT_CORE :: RX_TS_RATE :: RX_TS_RATE [15:00] */
#define BCHP_ASP_EDPKT_CORE_RX_TS_RATE_RX_TS_RATE_MASK             0x0000ffff
#define BCHP_ASP_EDPKT_CORE_RX_TS_RATE_RX_TS_RATE_SHIFT            0
#define BCHP_ASP_EDPKT_CORE_RX_TS_RATE_RX_TS_RATE_DEFAULT          0x0000000c

/***************************************************************************
 *EXTRACTED_HDR_DW_COUNT - Packet Header DW Count
 ***************************************************************************/
/* ASP_EDPKT_CORE :: EXTRACTED_HDR_DW_COUNT :: reserved0 [31:08] */
#define BCHP_ASP_EDPKT_CORE_EXTRACTED_HDR_DW_COUNT_reserved0_MASK  0xffffff00
#define BCHP_ASP_EDPKT_CORE_EXTRACTED_HDR_DW_COUNT_reserved0_SHIFT 8

/* ASP_EDPKT_CORE :: EXTRACTED_HDR_DW_COUNT :: HEADER_DW_COUNT [07:00] */
#define BCHP_ASP_EDPKT_CORE_EXTRACTED_HDR_DW_COUNT_HEADER_DW_COUNT_MASK 0x000000ff
#define BCHP_ASP_EDPKT_CORE_EXTRACTED_HDR_DW_COUNT_HEADER_DW_COUNT_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_EXTRACTED_HDR_DW_COUNT_HEADER_DW_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *HEADER_DATA - Header Data
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HEADER_DATA :: HEADER_DATA [31:00] */
#define BCHP_ASP_EDPKT_CORE_HEADER_DATA_HEADER_DATA_MASK           0xffffffff
#define BCHP_ASP_EDPKT_CORE_HEADER_DATA_HEADER_DATA_SHIFT          0

/***************************************************************************
 *PKT_HDR_DW_RD - Packet Header DW Read
 ***************************************************************************/
/* ASP_EDPKT_CORE :: PKT_HDR_DW_RD :: reserved0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_PKT_HDR_DW_RD_reserved0_MASK           0xfffffffe
#define BCHP_ASP_EDPKT_CORE_PKT_HDR_DW_RD_reserved0_SHIFT          1

/* ASP_EDPKT_CORE :: PKT_HDR_DW_RD :: PKT_HDR_DW_RD [00:00] */
#define BCHP_ASP_EDPKT_CORE_PKT_HDR_DW_RD_PKT_HDR_DW_RD_MASK       0x00000001
#define BCHP_ASP_EDPKT_CORE_PKT_HDR_DW_RD_PKT_HDR_DW_RD_SHIFT      0
#define BCHP_ASP_EDPKT_CORE_PKT_HDR_DW_RD_PKT_HDR_DW_RD_DEFAULT    0x00000000

/***************************************************************************
 *ENDIAN - Header and Payload Endian Setting
 ***************************************************************************/
/* ASP_EDPKT_CORE :: ENDIAN :: reserved0 [31:08] */
#define BCHP_ASP_EDPKT_CORE_ENDIAN_reserved0_MASK                  0xffffff00
#define BCHP_ASP_EDPKT_CORE_ENDIAN_reserved0_SHIFT                 8

/* ASP_EDPKT_CORE :: ENDIAN :: PAYLOAD_ENDIAN [07:04] */
#define BCHP_ASP_EDPKT_CORE_ENDIAN_PAYLOAD_ENDIAN_MASK             0x000000f0
#define BCHP_ASP_EDPKT_CORE_ENDIAN_PAYLOAD_ENDIAN_SHIFT            4
#define BCHP_ASP_EDPKT_CORE_ENDIAN_PAYLOAD_ENDIAN_DEFAULT          0x00000000

/* ASP_EDPKT_CORE :: ENDIAN :: HDR_ENDIAN [03:00] */
#define BCHP_ASP_EDPKT_CORE_ENDIAN_HDR_ENDIAN_MASK                 0x0000000f
#define BCHP_ASP_EDPKT_CORE_ENDIAN_HDR_ENDIAN_SHIFT                0
#define BCHP_ASP_EDPKT_CORE_ENDIAN_HDR_ENDIAN_DEFAULT              0x00000000

/***************************************************************************
 *PPP_STAT - UNIMAC PPP Stat
 ***************************************************************************/
/* ASP_EDPKT_CORE :: PPP_STAT :: reserved0 [31:08] */
#define BCHP_ASP_EDPKT_CORE_PPP_STAT_reserved0_MASK                0xffffff00
#define BCHP_ASP_EDPKT_CORE_PPP_STAT_reserved0_SHIFT               8

/* ASP_EDPKT_CORE :: PPP_STAT :: PPP_STAT [07:00] */
#define BCHP_ASP_EDPKT_CORE_PPP_STAT_PPP_STAT_MASK                 0x000000ff
#define BCHP_ASP_EDPKT_CORE_PPP_STAT_PPP_STAT_SHIFT                0

/***************************************************************************
 *LIVE_BRCM_TAG - Live BRCM TAG
 ***************************************************************************/
/* ASP_EDPKT_CORE :: LIVE_BRCM_TAG :: BRCM_TAG [31:00] */
#define BCHP_ASP_EDPKT_CORE_LIVE_BRCM_TAG_BRCM_TAG_MASK            0xffffffff
#define BCHP_ASP_EDPKT_CORE_LIVE_BRCM_TAG_BRCM_TAG_SHIFT           0
#define BCHP_ASP_EDPKT_CORE_LIVE_BRCM_TAG_BRCM_TAG_DEFAULT         0x00000000

/***************************************************************************
 *BRCM_TAG_DROPPED_FLAG - Broadcom Tag dropped Flag
 ***************************************************************************/
/* ASP_EDPKT_CORE :: BRCM_TAG_DROPPED_FLAG :: reserved0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_BRCM_TAG_DROPPED_FLAG_reserved0_MASK   0xfffffffe
#define BCHP_ASP_EDPKT_CORE_BRCM_TAG_DROPPED_FLAG_reserved0_SHIFT  1

/* ASP_EDPKT_CORE :: BRCM_TAG_DROPPED_FLAG :: BRCM_TAG_DROPPED_FLAG [00:00] */
#define BCHP_ASP_EDPKT_CORE_BRCM_TAG_DROPPED_FLAG_BRCM_TAG_DROPPED_FLAG_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_BRCM_TAG_DROPPED_FLAG_BRCM_TAG_DROPPED_FLAG_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_BRCM_TAG_DROPPED_FLAG_BRCM_TAG_DROPPED_FLAG_DEFAULT 0x00000000

/***************************************************************************
 *BRCM_TAG_DROPPED - Broadcom Tag Dropped
 ***************************************************************************/
/* ASP_EDPKT_CORE :: BRCM_TAG_DROPPED :: BRCM_TAG_DROPPED [31:00] */
#define BCHP_ASP_EDPKT_CORE_BRCM_TAG_DROPPED_BRCM_TAG_DROPPED_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_BRCM_TAG_DROPPED_BRCM_TAG_DROPPED_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_BRCM_TAG_DROPPED_BRCM_TAG_DROPPED_DEFAULT 0x00000000

/***************************************************************************
 *CHANNEL_01_00_HEADER_COUNT_REG - Channel 01 and 00 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_01_00_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_01_00_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_01_00_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_01_00_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_01_00_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_01_00_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_03_02_HEADER_COUNT_REG - Channel 03 and 02 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_03_02_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_03_02_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_03_02_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_03_02_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_03_02_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_03_02_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_05_04_HEADER_COUNT_REG - Channel 05 and 04 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_05_04_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_05_04_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_05_04_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_05_04_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_05_04_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_05_04_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_07_06_HEADER_COUNT_REG - Channel 07 and 06 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_07_06_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_07_06_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_07_06_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_07_06_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_07_06_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_07_06_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_09_08_HEADER_COUNT_REG - Channel 09 and 08 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_09_08_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_09_08_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_09_08_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_09_08_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_09_08_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_09_08_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_11_10_HEADER_COUNT_REG - Channel 11 and 10 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_11_10_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_11_10_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_11_10_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_11_10_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_11_10_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_11_10_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_13_12_HEADER_COUNT_REG - Channel 13 and 12 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_13_12_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_13_12_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_13_12_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_13_12_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_13_12_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_13_12_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_15_14_HEADER_COUNT_REG - Channel 15 and 14 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_15_14_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_15_14_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_15_14_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_15_14_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_15_14_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_15_14_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_17_16_HEADER_COUNT_REG - Channel 17 and 16 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_17_16_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_17_16_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_17_16_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_17_16_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_17_16_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_17_16_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_19_18_HEADER_COUNT_REG - Channel 19 and 18 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_19_18_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_19_18_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_19_18_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_19_18_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_19_18_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_19_18_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_21_20_HEADER_COUNT_REG - Channel 21 and 20 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_21_20_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_21_20_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_21_20_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_21_20_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_21_20_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_21_20_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_23_22_HEADER_COUNT_REG - Channel 23 and 22 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_23_22_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_23_22_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_23_22_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_23_22_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_23_22_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_23_22_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_25_24_HEADER_COUNT_REG - Channel 25 and 24 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_25_24_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_25_24_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_25_24_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_25_24_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_25_24_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_25_24_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_27_26_HEADER_COUNT_REG - Channel 27 and 26 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_27_26_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_27_26_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_27_26_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_27_26_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_27_26_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_27_26_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_29_28_HEADER_COUNT_REG - Channel 29 and 28 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_29_28_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_29_28_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_29_28_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_29_28_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_29_28_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_29_28_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *CHANNEL_31_30_HEADER_COUNT_REG - Channel 31 and 30 Header Counts Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CHANNEL_31_30_HEADER_COUNT_REG :: HDR_CNT1 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_31_30_HEADER_COUNT_REG_HDR_CNT1_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CHANNEL_31_30_HEADER_COUNT_REG_HDR_CNT1_SHIFT 16

/* ASP_EDPKT_CORE :: CHANNEL_31_30_HEADER_COUNT_REG :: HDR_CNT0 [15:00] */
#define BCHP_ASP_EDPKT_CORE_CHANNEL_31_30_HEADER_COUNT_REG_HDR_CNT0_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CHANNEL_31_30_HEADER_COUNT_REG_HDR_CNT0_SHIFT 0

/***************************************************************************
 *RX_PKT_CNT - Recieved Packet Count
 ***************************************************************************/
/* ASP_EDPKT_CORE :: RX_PKT_CNT :: RX_PKT_CNT [31:00] */
#define BCHP_ASP_EDPKT_CORE_RX_PKT_CNT_RX_PKT_CNT_MASK             0xffffffff
#define BCHP_ASP_EDPKT_CORE_RX_PKT_CNT_RX_PKT_CNT_SHIFT            0

/***************************************************************************
 *HDR_EXTR_CNT - Header Extracted Count
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HDR_EXTR_CNT :: HDR_EXTR_CNT [31:00] */
#define BCHP_ASP_EDPKT_CORE_HDR_EXTR_CNT_HDR_EXTR_CNT_MASK         0xffffffff
#define BCHP_ASP_EDPKT_CORE_HDR_EXTR_CNT_HDR_EXTR_CNT_SHIFT        0
#define BCHP_ASP_EDPKT_CORE_HDR_EXTR_CNT_HDR_EXTR_CNT_DEFAULT      0x00000000

/***************************************************************************
 *HDR_OUT_CNT - Header Out Count
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HDR_OUT_CNT :: HDR_OUT_CNT [31:00] */
#define BCHP_ASP_EDPKT_CORE_HDR_OUT_CNT_HDR_OUT_CNT_MASK           0xffffffff
#define BCHP_ASP_EDPKT_CORE_HDR_OUT_CNT_HDR_OUT_CNT_SHIFT          0
#define BCHP_ASP_EDPKT_CORE_HDR_OUT_CNT_HDR_OUT_CNT_DEFAULT        0x00000000

/***************************************************************************
 *TEST_CONFIG - Test Configuration Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: TEST_CONFIG :: reserved0 [31:14] */
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_reserved0_MASK             0xffffc000
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_reserved0_SHIFT            14

/* ASP_EDPKT_CORE :: TEST_CONFIG :: DEBUG_CH_ID [13:08] */
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DEBUG_CH_ID_MASK           0x00003f00
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DEBUG_CH_ID_SHIFT          8
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DEBUG_CH_ID_DEFAULT        0x00000000

/* ASP_EDPKT_CORE :: TEST_CONFIG :: REPLACE_RX_ST_WITH_SYNC_WORD [07:07] */
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_REPLACE_RX_ST_WITH_SYNC_WORD_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_REPLACE_RX_ST_WITH_SYNC_WORD_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_REPLACE_RX_ST_WITH_SYNC_WORD_DEFAULT 0x00000000

/* ASP_EDPKT_CORE :: TEST_CONFIG :: DIS_ALL_HDR_CNT_UP [06:06] */
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_ALL_HDR_CNT_UP_MASK    0x00000040
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_ALL_HDR_CNT_UP_SHIFT   6
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_ALL_HDR_CNT_UP_DEFAULT 0x00000000

/* ASP_EDPKT_CORE :: TEST_CONFIG :: DIS_ALL_HDR_CNT_DOWN [05:05] */
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_ALL_HDR_CNT_DOWN_MASK  0x00000020
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_ALL_HDR_CNT_DOWN_SHIFT 5
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_ALL_HDR_CNT_DOWN_DEFAULT 0x00000000

/* ASP_EDPKT_CORE :: TEST_CONFIG :: DIS_PAYLOAD_VALIDATION [04:04] */
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_PAYLOAD_VALIDATION_MASK 0x00000010
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_PAYLOAD_VALIDATION_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_PAYLOAD_VALIDATION_DEFAULT 0x00000000

/* ASP_EDPKT_CORE :: TEST_CONFIG :: DIS_TIME_OUT_FLUSH [03:03] */
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_TIME_OUT_FLUSH_MASK    0x00000008
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_TIME_OUT_FLUSH_SHIFT   3
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_TIME_OUT_FLUSH_DEFAULT 0x00000000

/* ASP_EDPKT_CORE :: TEST_CONFIG :: DIS_CH_VALID_CHECK [02:02] */
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_CH_VALID_CHECK_MASK    0x00000004
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_CH_VALID_CHECK_SHIFT   2
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_DIS_CH_VALID_CHECK_DEFAULT 0x00000000

/* ASP_EDPKT_CORE :: TEST_CONFIG :: EXTEND_SPACE_OK_TO_SEND [01:00] */
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_EXTEND_SPACE_OK_TO_SEND_MASK 0x00000003
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_EXTEND_SPACE_OK_TO_SEND_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_TEST_CONFIG_EXTEND_SPACE_OK_TO_SEND_DEFAULT 0x00000000

/***************************************************************************
 *TEST_REG0 - Test Register 0
 ***************************************************************************/
/* ASP_EDPKT_CORE :: TEST_REG0 :: reserved0 [31:07] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_reserved0_MASK               0xffffff80
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_reserved0_SHIFT              7

/* ASP_EDPKT_CORE :: TEST_REG0 :: CLEAR_BRCM_DROPPED_FLAG [06:06] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_BRCM_DROPPED_FLAG_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_BRCM_DROPPED_FLAG_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_BRCM_DROPPED_FLAG_DEFAULT 0x00000000

/* ASP_EDPKT_CORE :: TEST_REG0 :: CLEAR_ALL_HDR_CNT [05:05] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_ALL_HDR_CNT_MASK       0x00000020
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_ALL_HDR_CNT_SHIFT      5
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_ALL_HDR_CNT_DEFAULT    0x00000000

/* ASP_EDPKT_CORE :: TEST_REG0 :: CLEAR_HDR_OUT_CNT [04:04] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_HDR_OUT_CNT_MASK       0x00000010
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_HDR_OUT_CNT_SHIFT      4
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_HDR_OUT_CNT_DEFAULT    0x00000000

/* ASP_EDPKT_CORE :: TEST_REG0 :: CLEAR_HDR_EXTR_CNT [03:03] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_HDR_EXTR_CNT_MASK      0x00000008
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_HDR_EXTR_CNT_SHIFT     3
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_HDR_EXTR_CNT_DEFAULT   0x00000000

/* ASP_EDPKT_CORE :: TEST_REG0 :: CLEAR_RX_PKT_CNT [02:02] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_RX_PKT_CNT_MASK        0x00000004
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_RX_PKT_CNT_SHIFT       2
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_CLEAR_RX_PKT_CNT_DEFAULT     0x00000000

/* ASP_EDPKT_CORE :: TEST_REG0 :: TIMEOUT_RELOAD [01:01] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_TIMEOUT_RELOAD_MASK          0x00000002
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_TIMEOUT_RELOAD_SHIFT         1
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_TIMEOUT_RELOAD_DEFAULT       0x00000000

/* ASP_EDPKT_CORE :: TEST_REG0 :: TIMEOUT_TRIGGER [00:00] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_TIMEOUT_TRIGGER_MASK         0x00000001
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_TIMEOUT_TRIGGER_SHIFT        0
#define BCHP_ASP_EDPKT_CORE_TEST_REG0_TIMEOUT_TRIGGER_DEFAULT      0x00000000

/***************************************************************************
 *TEST_REG1 - Test Register 1
 ***************************************************************************/
/* ASP_EDPKT_CORE :: TEST_REG1 :: HD_NUM_OF_TIMEOUT [31:16] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG1_HD_NUM_OF_TIMEOUT_MASK       0xffff0000
#define BCHP_ASP_EDPKT_CORE_TEST_REG1_HD_NUM_OF_TIMEOUT_SHIFT      16
#define BCHP_ASP_EDPKT_CORE_TEST_REG1_HD_NUM_OF_TIMEOUT_DEFAULT    0x00000000

/* ASP_EDPKT_CORE :: TEST_REG1 :: HD_TIMER_TIC [15:00] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG1_HD_TIMER_TIC_MASK            0x0000ffff
#define BCHP_ASP_EDPKT_CORE_TEST_REG1_HD_TIMER_TIC_SHIFT           0
#define BCHP_ASP_EDPKT_CORE_TEST_REG1_HD_TIMER_TIC_DEFAULT         0x00000000

/***************************************************************************
 *TEST_REG2 - Test Register 2
 ***************************************************************************/
/* ASP_EDPKT_CORE :: TEST_REG2 :: CH_NUM_OF_TIMEOUT [31:16] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG2_CH_NUM_OF_TIMEOUT_MASK       0xffff0000
#define BCHP_ASP_EDPKT_CORE_TEST_REG2_CH_NUM_OF_TIMEOUT_SHIFT      16
#define BCHP_ASP_EDPKT_CORE_TEST_REG2_CH_NUM_OF_TIMEOUT_DEFAULT    0x00000000

/* ASP_EDPKT_CORE :: TEST_REG2 :: CH_TIMER_TIC [15:00] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG2_CH_TIMER_TIC_MASK            0x0000ffff
#define BCHP_ASP_EDPKT_CORE_TEST_REG2_CH_TIMER_TIC_SHIFT           0
#define BCHP_ASP_EDPKT_CORE_TEST_REG2_CH_TIMER_TIC_DEFAULT         0x00000000

/***************************************************************************
 *TEST_REG3 - Test Register 3
 ***************************************************************************/
/* ASP_EDPKT_CORE :: TEST_REG3 :: HD_TIMER_CNT [31:16] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG3_HD_TIMER_CNT_MASK            0xffff0000
#define BCHP_ASP_EDPKT_CORE_TEST_REG3_HD_TIMER_CNT_SHIFT           16
#define BCHP_ASP_EDPKT_CORE_TEST_REG3_HD_TIMER_CNT_DEFAULT         0x00000000

/* ASP_EDPKT_CORE :: TEST_REG3 :: CH_TIMER_CNT [15:00] */
#define BCHP_ASP_EDPKT_CORE_TEST_REG3_CH_TIMER_CNT_MASK            0x0000ffff
#define BCHP_ASP_EDPKT_CORE_TEST_REG3_CH_TIMER_CNT_SHIFT           0
#define BCHP_ASP_EDPKT_CORE_TEST_REG3_CH_TIMER_CNT_DEFAULT         0x00000000

/***************************************************************************
 *DEBUG_STATUS_REG0 - Debug Status Register0
 ***************************************************************************/
/* ASP_EDPKT_CORE :: DEBUG_STATUS_REG0 :: GOT_UNIMAC_EOP [31:31] */
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0_GOT_UNIMAC_EOP_MASK  0x80000000
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0_GOT_UNIMAC_EOP_SHIFT 31

/* ASP_EDPKT_CORE :: DEBUG_STATUS_REG0 :: reserved0 [30:25] */
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0_reserved0_MASK       0x7e000000
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0_reserved0_SHIFT      25

/* ASP_EDPKT_CORE :: DEBUG_STATUS_REG0 :: HDR_RD_BB_RD_ADDR [24:16] */
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0_HDR_RD_BB_RD_ADDR_MASK 0x01ff0000
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0_HDR_RD_BB_RD_ADDR_SHIFT 16

/* ASP_EDPKT_CORE :: DEBUG_STATUS_REG0 :: reserved1 [15:09] */
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0_reserved1_MASK       0x0000fe00
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0_reserved1_SHIFT      9

/* ASP_EDPKT_CORE :: DEBUG_STATUS_REG0 :: HDR_RD_BB_WR_ADDR [08:00] */
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0_HDR_RD_BB_WR_ADDR_MASK 0x000001ff
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG0_HDR_RD_BB_WR_ADDR_SHIFT 0

/***************************************************************************
 *DEBUG_STATUS_REG1 - Debug Status Register1
 ***************************************************************************/
/* ASP_EDPKT_CORE :: DEBUG_STATUS_REG1 :: RX_TS_CNT [31:18] */
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG1_RX_TS_CNT_MASK       0xfffc0000
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG1_RX_TS_CNT_SHIFT      18

/* ASP_EDPKT_CORE :: DEBUG_STATUS_REG1 :: RXDV_CNT [17:00] */
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG1_RXDV_CNT_MASK        0x0003ffff
#define BCHP_ASP_EDPKT_CORE_DEBUG_STATUS_REG1_RXDV_CNT_SHIFT       0

/***************************************************************************
 *STATE_MACHINE_STATUS_0_REG - State Machine Status 0 Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: reserved0 [31:31] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_reserved0_MASK 0x80000000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_reserved0_SHIFT 31

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: SLOT_BUFFER_ARBITRATION_ST [30:29] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_SLOT_BUFFER_ARBITRATION_ST_MASK 0x60000000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_SLOT_BUFFER_ARBITRATION_ST_SHIFT 29

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: SCB_WR_TIMER_Q_REQ_ST [28:28] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_SCB_WR_TIMER_Q_REQ_ST_MASK 0x10000000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_SCB_WR_TIMER_Q_REQ_ST_SHIFT 28

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: SLOT_ID_SEARCH_ST [27:24] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_SLOT_ID_SEARCH_ST_MASK 0x0f000000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_SLOT_ID_SEARCH_ST_SHIFT 24

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: RBUS_READ_MEM_ST [23:22] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_RBUS_READ_MEM_ST_MASK 0x00c00000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_RBUS_READ_MEM_ST_SHIFT 22

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: DATA_PACKER_AV_ST [21:19] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_DATA_PACKER_AV_ST_MASK 0x00380000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_DATA_PACKER_AV_ST_SHIFT 19

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: DATA_PACKER_HD_ST [18:17] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_DATA_PACKER_HD_ST_MASK 0x00060000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_DATA_PACKER_HD_ST_SHIFT 17

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: STREAM_PARSER_PROCESS_ST [16:11] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_STREAM_PARSER_PROCESS_ST_MASK 0x0001f800
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_STREAM_PARSER_PROCESS_ST_SHIFT 11

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: STREAM_PARSER_FIFO_WR_ST [10:08] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_STREAM_PARSER_FIFO_WR_ST_MASK 0x00000700
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_STREAM_PARSER_FIFO_WR_ST_SHIFT 8

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: UNIMAC_IF_OUT_ST [07:04] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_UNIMAC_IF_OUT_ST_MASK 0x000000f0
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_UNIMAC_IF_OUT_ST_SHIFT 4

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_0_REG :: UNIMAC_IF_MAC_ST [03:00] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_UNIMAC_IF_MAC_ST_MASK 0x0000000f
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_0_REG_UNIMAC_IF_MAC_ST_SHIFT 0

/***************************************************************************
 *STATE_MACHINE_STATUS_1_REG - State Machine Status 1 Register
 ***************************************************************************/
/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_1_REG :: reserved0 [31:25] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_reserved0_MASK 0xfe000000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_reserved0_SHIFT 25

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_1_REG :: RBUS_READ_VALIDATION_ST [24:21] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_RBUS_READ_VALIDATION_ST_MASK 0x01e00000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_RBUS_READ_VALIDATION_ST_SHIFT 21

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_1_REG :: HDR_RD_SCB_RD_ST [20:17] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_HDR_RD_SCB_RD_ST_MASK 0x001e0000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_HDR_RD_SCB_RD_ST_SHIFT 17

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_1_REG :: XMEMIF_WR_ST [16:13] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_XMEMIF_WR_ST_MASK 0x0001e000
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_XMEMIF_WR_ST_SHIFT 13

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_1_REG :: XMEMIF_WR_INIT_ST [12:11] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_XMEMIF_WR_INIT_ST_MASK 0x00001800
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_XMEMIF_WR_INIT_ST_SHIFT 11

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_1_REG :: XMEMIF_WR_ACK_ST [10:10] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_XMEMIF_WR_ACK_ST_MASK 0x00000400
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_XMEMIF_WR_ACK_ST_SHIFT 10

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_1_REG :: SCB_WR_QUEUE_ST [09:07] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_SCB_WR_QUEUE_ST_MASK 0x00000380
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_SCB_WR_QUEUE_ST_SHIFT 7

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_1_REG :: AV_WR_TO_SLOT_BUF_ST [06:03] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_AV_WR_TO_SLOT_BUF_ST_MASK 0x00000078
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_AV_WR_TO_SLOT_BUF_ST_SHIFT 3

/* ASP_EDPKT_CORE :: STATE_MACHINE_STATUS_1_REG :: HDR_WR_TEMP_RAM_ST [02:00] */
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_HDR_WR_TEMP_RAM_ST_MASK 0x00000007
#define BCHP_ASP_EDPKT_CORE_STATE_MACHINE_STATUS_1_REG_HDR_WR_TEMP_RAM_ST_SHIFT 0

/***************************************************************************
 *CLASS_ID_00_03_CH_ID_LUT%i - Class ID 00_x to 03_x LUT to Channel ID
 ***************************************************************************/
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_ARRAY_BASE   0x01840200
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_ARRAY_START  0
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_ARRAY_END    63
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *CLASS_ID_00_03_CH_ID_LUT%i - Class ID 00_x to 03_x LUT to Channel ID
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CLASS_ID_00_03_CH_ID_LUTi :: CLASS_ID_3_X_CH_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_CLASS_ID_3_X_CH_ID_MASK 0xff000000
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_CLASS_ID_3_X_CH_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CLASS_ID_00_03_CH_ID_LUTi :: CLASS_ID_2_X_CH_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_CLASS_ID_2_X_CH_ID_MASK 0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_CLASS_ID_2_X_CH_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CLASS_ID_00_03_CH_ID_LUTi :: CLASS_ID_1_X_CH_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_CLASS_ID_1_X_CH_ID_MASK 0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_CLASS_ID_1_X_CH_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CLASS_ID_00_03_CH_ID_LUTi :: CLASS_ID_0_X_CH_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_CLASS_ID_0_X_CH_ID_MASK 0x000000ff
#define BCHP_ASP_EDPKT_CORE_CLASS_ID_00_03_CH_ID_LUTi_CLASS_ID_0_X_CH_ID_SHIFT 0


/***************************************************************************
 *CH_00_CONFIG_0 - AV Configurations 0 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_00_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_00_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_00_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_00_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_00_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_00_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_00_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_00_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_00_CONFIG_1 - AV Configurations 1 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_00_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_00_CONFIG_2 - AV Configurations 2 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_00_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_00_CONFIG_3 - AV Configurations 3 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_00_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_00_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_00_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_00_CONFIG_4 - AV Configurations 4 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_00_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_00_CONFIG_5 - AV Configurations 4 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_00_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_00_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_00_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_00_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_00_RX_STATUS_00 - RX Status 00 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_00_RX_STATUS_01 - RX Status 01 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_00_RX_STATUS_02 - RX Status 02 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_00_RX_STATUS_03 - RX Status 03 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_00_RX_STATUS_04 - RX Status 04 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_00_RX_STATUS_05 - RX Status 05 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_00_RX_STATUS_06 - RX Status 06 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_00_RX_STATUS_07 - RX Status 07 For Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_00_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_00_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_00_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_00_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_00_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_00_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_00_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_00_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_00_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_00_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_00_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_00_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 00
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_00_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_00_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_00_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_01_CONFIG_0 - AV Configurations 0 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_01_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_01_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_01_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_01_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_01_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_01_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_01_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_01_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_01_CONFIG_1 - AV Configurations 1 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_01_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_01_CONFIG_2 - AV Configurations 2 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_01_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_01_CONFIG_3 - AV Configurations 3 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_01_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_01_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_01_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_01_CONFIG_4 - AV Configurations 4 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_01_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_01_CONFIG_5 - AV Configurations 4 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_01_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_01_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_01_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_01_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_01_RX_STATUS_00 - RX Status 00 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_01_RX_STATUS_01 - RX Status 01 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_01_RX_STATUS_02 - RX Status 02 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_01_RX_STATUS_03 - RX Status 03 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_01_RX_STATUS_04 - RX Status 04 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_01_RX_STATUS_05 - RX Status 05 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_01_RX_STATUS_06 - RX Status 06 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_01_RX_STATUS_07 - RX Status 07 For Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_01_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_01_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_01_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_01_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_01_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_01_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_01_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_01_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_01_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_01_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_01_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_01_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 01
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_01_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_01_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_01_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_02_CONFIG_0 - AV Configurations 0 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_02_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_02_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_02_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_02_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_02_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_02_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_02_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_02_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_02_CONFIG_1 - AV Configurations 1 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_02_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_02_CONFIG_2 - AV Configurations 2 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_02_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_02_CONFIG_3 - AV Configurations 3 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_02_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_02_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_02_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_02_CONFIG_4 - AV Configurations 4 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_02_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_02_CONFIG_5 - AV Configurations 4 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_02_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_02_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_02_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_02_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_02_RX_STATUS_00 - RX Status 00 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_02_RX_STATUS_01 - RX Status 01 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_02_RX_STATUS_02 - RX Status 02 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_02_RX_STATUS_03 - RX Status 03 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_02_RX_STATUS_04 - RX Status 04 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_02_RX_STATUS_05 - RX Status 05 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_02_RX_STATUS_06 - RX Status 06 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_02_RX_STATUS_07 - RX Status 07 For Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_02_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_02_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_02_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_02_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_02_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_02_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_02_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_02_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_02_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_02_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_02_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_02_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 02
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_02_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_02_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_02_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_03_CONFIG_0 - AV Configurations 0 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_03_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_03_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_03_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_03_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_03_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_03_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_03_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_03_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_03_CONFIG_1 - AV Configurations 1 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_03_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_03_CONFIG_2 - AV Configurations 2 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_03_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_03_CONFIG_3 - AV Configurations 3 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_03_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_03_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_03_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_03_CONFIG_4 - AV Configurations 4 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_03_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_03_CONFIG_5 - AV Configurations 4 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_03_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_03_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_03_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_03_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_03_RX_STATUS_00 - RX Status 00 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_03_RX_STATUS_01 - RX Status 01 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_03_RX_STATUS_02 - RX Status 02 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_03_RX_STATUS_03 - RX Status 03 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_03_RX_STATUS_04 - RX Status 04 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_03_RX_STATUS_05 - RX Status 05 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_03_RX_STATUS_06 - RX Status 06 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_03_RX_STATUS_07 - RX Status 07 For Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_03_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_03_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_03_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_03_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_03_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_03_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_03_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_03_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_03_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_03_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_03_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_03_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 03
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_03_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_03_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_03_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_04_CONFIG_0 - AV Configurations 0 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_04_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_04_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_04_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_04_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_04_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_04_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_04_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_04_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_04_CONFIG_1 - AV Configurations 1 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_04_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_04_CONFIG_2 - AV Configurations 2 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_04_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_04_CONFIG_3 - AV Configurations 3 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_04_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_04_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_04_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_04_CONFIG_4 - AV Configurations 4 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_04_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_04_CONFIG_5 - AV Configurations 4 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_04_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_04_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_04_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_04_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_04_RX_STATUS_00 - RX Status 00 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_04_RX_STATUS_01 - RX Status 01 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_04_RX_STATUS_02 - RX Status 02 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_04_RX_STATUS_03 - RX Status 03 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_04_RX_STATUS_04 - RX Status 04 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_04_RX_STATUS_05 - RX Status 05 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_04_RX_STATUS_06 - RX Status 06 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_04_RX_STATUS_07 - RX Status 07 For Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_04_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_04_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_04_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_04_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_04_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_04_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_04_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_04_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_04_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_04_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_04_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_04_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 04
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_04_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_04_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_04_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_05_CONFIG_0 - AV Configurations 0 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_05_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_05_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_05_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_05_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_05_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_05_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_05_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_05_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_05_CONFIG_1 - AV Configurations 1 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_05_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_05_CONFIG_2 - AV Configurations 2 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_05_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_05_CONFIG_3 - AV Configurations 3 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_05_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_05_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_05_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_05_CONFIG_4 - AV Configurations 4 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_05_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_05_CONFIG_5 - AV Configurations 4 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_05_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_05_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_05_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_05_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_05_RX_STATUS_00 - RX Status 00 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_05_RX_STATUS_01 - RX Status 01 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_05_RX_STATUS_02 - RX Status 02 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_05_RX_STATUS_03 - RX Status 03 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_05_RX_STATUS_04 - RX Status 04 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_05_RX_STATUS_05 - RX Status 05 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_05_RX_STATUS_06 - RX Status 06 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_05_RX_STATUS_07 - RX Status 07 For Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_05_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_05_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_05_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_05_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_05_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_05_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_05_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_05_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_05_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_05_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_05_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_05_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 05
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_05_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_05_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_05_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_06_CONFIG_0 - AV Configurations 0 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_06_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_06_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_06_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_06_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_06_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_06_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_06_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_06_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_06_CONFIG_1 - AV Configurations 1 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_06_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_06_CONFIG_2 - AV Configurations 2 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_06_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_06_CONFIG_3 - AV Configurations 3 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_06_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_06_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_06_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_06_CONFIG_4 - AV Configurations 4 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_06_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_06_CONFIG_5 - AV Configurations 4 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_06_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_06_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_06_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_06_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_06_RX_STATUS_00 - RX Status 00 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_06_RX_STATUS_01 - RX Status 01 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_06_RX_STATUS_02 - RX Status 02 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_06_RX_STATUS_03 - RX Status 03 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_06_RX_STATUS_04 - RX Status 04 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_06_RX_STATUS_05 - RX Status 05 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_06_RX_STATUS_06 - RX Status 06 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_06_RX_STATUS_07 - RX Status 07 For Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_06_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_06_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_06_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_06_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_06_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_06_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_06_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_06_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_06_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_06_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_06_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_06_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 06
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_06_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_06_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_06_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_07_CONFIG_0 - AV Configurations 0 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_07_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_07_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_07_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_07_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_07_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_07_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_07_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_07_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_07_CONFIG_1 - AV Configurations 1 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_07_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_07_CONFIG_2 - AV Configurations 2 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_07_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_07_CONFIG_3 - AV Configurations 3 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_07_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_07_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_07_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_07_CONFIG_4 - AV Configurations 4 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_07_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_07_CONFIG_5 - AV Configurations 4 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_07_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_07_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_07_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_07_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_07_RX_STATUS_00 - RX Status 00 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_07_RX_STATUS_01 - RX Status 01 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_07_RX_STATUS_02 - RX Status 02 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_07_RX_STATUS_03 - RX Status 03 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_07_RX_STATUS_04 - RX Status 04 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_07_RX_STATUS_05 - RX Status 05 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_07_RX_STATUS_06 - RX Status 06 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_07_RX_STATUS_07 - RX Status 07 For Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_07_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_07_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_07_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_07_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_07_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_07_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_07_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_07_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_07_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_07_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_07_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_07_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 07
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_07_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_07_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_07_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_08_CONFIG_0 - AV Configurations 0 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_08_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_08_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_08_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_08_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_08_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_08_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_08_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_08_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_08_CONFIG_1 - AV Configurations 1 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_08_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_08_CONFIG_2 - AV Configurations 2 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_08_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_08_CONFIG_3 - AV Configurations 3 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_08_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_08_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_08_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_08_CONFIG_4 - AV Configurations 4 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_08_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_08_CONFIG_5 - AV Configurations 4 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_08_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_08_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_08_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_08_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_08_RX_STATUS_00 - RX Status 00 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_08_RX_STATUS_01 - RX Status 01 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_08_RX_STATUS_02 - RX Status 02 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_08_RX_STATUS_03 - RX Status 03 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_08_RX_STATUS_04 - RX Status 04 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_08_RX_STATUS_05 - RX Status 05 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_08_RX_STATUS_06 - RX Status 06 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_08_RX_STATUS_07 - RX Status 07 For Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_08_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_08_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_08_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_08_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_08_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_08_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_08_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_08_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_08_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_08_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_08_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_08_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 08
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_08_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_08_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_08_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_09_CONFIG_0 - AV Configurations 0 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_09_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_09_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_09_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_09_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_09_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_09_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_09_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_09_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_09_CONFIG_1 - AV Configurations 1 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_09_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_09_CONFIG_2 - AV Configurations 2 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_09_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_09_CONFIG_3 - AV Configurations 3 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_09_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_09_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_09_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_09_CONFIG_4 - AV Configurations 4 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_09_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_09_CONFIG_5 - AV Configurations 4 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_09_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_09_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_09_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_09_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_09_RX_STATUS_00 - RX Status 00 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_09_RX_STATUS_01 - RX Status 01 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_09_RX_STATUS_02 - RX Status 02 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_09_RX_STATUS_03 - RX Status 03 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_09_RX_STATUS_04 - RX Status 04 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_09_RX_STATUS_05 - RX Status 05 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_09_RX_STATUS_06 - RX Status 06 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_09_RX_STATUS_07 - RX Status 07 For Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_09_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_09_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_09_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_09_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_09_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_09_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_09_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_09_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_09_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_09_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_09_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_09_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 09
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_09_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_09_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_09_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_10_CONFIG_0 - AV Configurations 0 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_10_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_10_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_10_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_10_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_10_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_10_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_10_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_10_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_10_CONFIG_1 - AV Configurations 1 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_10_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_10_CONFIG_2 - AV Configurations 2 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_10_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_10_CONFIG_3 - AV Configurations 3 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_10_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_10_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_10_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_10_CONFIG_4 - AV Configurations 4 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_10_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_10_CONFIG_5 - AV Configurations 4 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_10_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_10_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_10_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_10_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_10_RX_STATUS_00 - RX Status 00 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_10_RX_STATUS_01 - RX Status 01 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_10_RX_STATUS_02 - RX Status 02 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_10_RX_STATUS_03 - RX Status 03 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_10_RX_STATUS_04 - RX Status 04 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_10_RX_STATUS_05 - RX Status 05 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_10_RX_STATUS_06 - RX Status 06 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_10_RX_STATUS_07 - RX Status 07 For Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_10_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_10_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_10_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_10_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_10_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_10_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_10_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_10_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_10_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_10_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_10_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_10_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 10
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_10_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_10_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_10_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_11_CONFIG_0 - AV Configurations 0 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_11_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_11_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_11_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_11_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_11_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_11_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_11_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_11_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_11_CONFIG_1 - AV Configurations 1 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_11_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_11_CONFIG_2 - AV Configurations 2 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_11_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_11_CONFIG_3 - AV Configurations 3 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_11_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_11_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_11_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_11_CONFIG_4 - AV Configurations 4 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_11_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_11_CONFIG_5 - AV Configurations 4 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_11_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_11_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_11_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_11_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_11_RX_STATUS_00 - RX Status 00 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_11_RX_STATUS_01 - RX Status 01 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_11_RX_STATUS_02 - RX Status 02 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_11_RX_STATUS_03 - RX Status 03 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_11_RX_STATUS_04 - RX Status 04 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_11_RX_STATUS_05 - RX Status 05 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_11_RX_STATUS_06 - RX Status 06 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_11_RX_STATUS_07 - RX Status 07 For Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_11_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_11_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_11_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_11_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_11_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_11_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_11_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_11_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_11_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_11_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_11_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_11_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 11
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_11_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_11_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_11_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_12_CONFIG_0 - AV Configurations 0 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_12_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_12_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_12_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_12_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_12_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_12_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_12_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_12_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_12_CONFIG_1 - AV Configurations 1 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_12_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_12_CONFIG_2 - AV Configurations 2 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_12_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_12_CONFIG_3 - AV Configurations 3 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_12_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_12_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_12_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_12_CONFIG_4 - AV Configurations 4 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_12_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_12_CONFIG_5 - AV Configurations 4 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_12_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_12_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_12_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_12_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_12_RX_STATUS_00 - RX Status 00 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_12_RX_STATUS_01 - RX Status 01 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_12_RX_STATUS_02 - RX Status 02 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_12_RX_STATUS_03 - RX Status 03 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_12_RX_STATUS_04 - RX Status 04 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_12_RX_STATUS_05 - RX Status 05 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_12_RX_STATUS_06 - RX Status 06 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_12_RX_STATUS_07 - RX Status 07 For Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_12_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_12_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_12_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_12_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_12_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_12_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_12_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_12_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_12_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_12_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_12_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_12_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 12
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_12_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_12_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_12_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_13_CONFIG_0 - AV Configurations 0 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_13_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_13_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_13_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_13_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_13_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_13_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_13_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_13_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_13_CONFIG_1 - AV Configurations 1 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_13_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_13_CONFIG_2 - AV Configurations 2 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_13_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_13_CONFIG_3 - AV Configurations 3 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_13_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_13_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_13_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_13_CONFIG_4 - AV Configurations 4 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_13_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_13_CONFIG_5 - AV Configurations 4 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_13_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_13_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_13_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_13_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_13_RX_STATUS_00 - RX Status 00 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_13_RX_STATUS_01 - RX Status 01 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_13_RX_STATUS_02 - RX Status 02 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_13_RX_STATUS_03 - RX Status 03 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_13_RX_STATUS_04 - RX Status 04 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_13_RX_STATUS_05 - RX Status 05 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_13_RX_STATUS_06 - RX Status 06 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_13_RX_STATUS_07 - RX Status 07 For Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_13_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_13_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_13_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_13_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_13_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_13_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_13_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_13_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_13_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_13_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_13_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_13_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 13
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_13_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_13_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_13_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_14_CONFIG_0 - AV Configurations 0 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_14_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_14_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_14_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_14_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_14_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_14_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_14_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_14_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_14_CONFIG_1 - AV Configurations 1 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_14_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_14_CONFIG_2 - AV Configurations 2 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_14_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_14_CONFIG_3 - AV Configurations 3 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_14_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_14_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_14_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_14_CONFIG_4 - AV Configurations 4 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_14_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_14_CONFIG_5 - AV Configurations 4 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_14_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_14_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_14_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_14_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_14_RX_STATUS_00 - RX Status 00 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_14_RX_STATUS_01 - RX Status 01 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_14_RX_STATUS_02 - RX Status 02 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_14_RX_STATUS_03 - RX Status 03 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_14_RX_STATUS_04 - RX Status 04 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_14_RX_STATUS_05 - RX Status 05 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_14_RX_STATUS_06 - RX Status 06 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_14_RX_STATUS_07 - RX Status 07 For Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_14_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_14_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_14_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_14_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_14_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_14_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_14_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_14_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_14_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_14_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_14_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_14_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 14
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_14_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_14_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_14_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_15_CONFIG_0 - AV Configurations 0 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_15_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_15_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_15_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_15_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_15_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_15_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_15_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_15_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_15_CONFIG_1 - AV Configurations 1 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_15_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_15_CONFIG_2 - AV Configurations 2 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_15_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_15_CONFIG_3 - AV Configurations 3 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_15_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_15_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_15_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_15_CONFIG_4 - AV Configurations 4 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_15_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_15_CONFIG_5 - AV Configurations 4 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_15_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_15_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_15_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_15_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_15_RX_STATUS_00 - RX Status 00 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_15_RX_STATUS_01 - RX Status 01 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_15_RX_STATUS_02 - RX Status 02 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_15_RX_STATUS_03 - RX Status 03 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_15_RX_STATUS_04 - RX Status 04 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_15_RX_STATUS_05 - RX Status 05 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_15_RX_STATUS_06 - RX Status 06 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_15_RX_STATUS_07 - RX Status 07 For Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_15_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_15_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_15_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_15_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_15_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_15_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_15_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_15_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_15_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_15_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_15_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_15_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 15
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_15_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_15_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_15_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_16_CONFIG_0 - AV Configurations 0 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_16_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_16_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_16_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_16_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_16_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_16_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_16_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_16_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_16_CONFIG_1 - AV Configurations 1 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_16_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_16_CONFIG_2 - AV Configurations 2 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_16_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_16_CONFIG_3 - AV Configurations 3 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_16_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_16_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_16_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_16_CONFIG_4 - AV Configurations 4 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_16_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_16_CONFIG_5 - AV Configurations 4 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_16_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_16_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_16_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_16_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_16_RX_STATUS_00 - RX Status 00 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_16_RX_STATUS_01 - RX Status 01 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_16_RX_STATUS_02 - RX Status 02 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_16_RX_STATUS_03 - RX Status 03 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_16_RX_STATUS_04 - RX Status 04 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_16_RX_STATUS_05 - RX Status 05 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_16_RX_STATUS_06 - RX Status 06 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_16_RX_STATUS_07 - RX Status 07 For Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_16_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_16_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_16_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_16_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_16_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_16_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_16_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_16_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_16_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_16_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_16_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_16_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 16
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_16_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_16_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_16_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_17_CONFIG_0 - AV Configurations 0 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_17_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_17_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_17_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_17_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_17_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_17_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_17_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_17_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_17_CONFIG_1 - AV Configurations 1 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_17_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_17_CONFIG_2 - AV Configurations 2 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_17_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_17_CONFIG_3 - AV Configurations 3 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_17_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_17_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_17_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_17_CONFIG_4 - AV Configurations 4 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_17_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_17_CONFIG_5 - AV Configurations 4 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_17_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_17_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_17_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_17_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_17_RX_STATUS_00 - RX Status 00 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_17_RX_STATUS_01 - RX Status 01 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_17_RX_STATUS_02 - RX Status 02 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_17_RX_STATUS_03 - RX Status 03 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_17_RX_STATUS_04 - RX Status 04 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_17_RX_STATUS_05 - RX Status 05 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_17_RX_STATUS_06 - RX Status 06 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_17_RX_STATUS_07 - RX Status 07 For Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_17_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_17_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_17_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_17_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_17_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_17_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_17_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_17_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_17_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_17_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_17_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_17_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 17
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_17_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_17_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_17_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_18_CONFIG_0 - AV Configurations 0 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_18_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_18_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_18_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_18_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_18_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_18_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_18_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_18_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_18_CONFIG_1 - AV Configurations 1 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_18_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_18_CONFIG_2 - AV Configurations 2 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_18_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_18_CONFIG_3 - AV Configurations 3 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_18_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_18_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_18_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_18_CONFIG_4 - AV Configurations 4 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_18_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_18_CONFIG_5 - AV Configurations 4 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_18_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_18_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_18_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_18_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_18_RX_STATUS_00 - RX Status 00 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_18_RX_STATUS_01 - RX Status 01 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_18_RX_STATUS_02 - RX Status 02 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_18_RX_STATUS_03 - RX Status 03 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_18_RX_STATUS_04 - RX Status 04 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_18_RX_STATUS_05 - RX Status 05 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_18_RX_STATUS_06 - RX Status 06 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_18_RX_STATUS_07 - RX Status 07 For Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_18_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_18_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_18_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_18_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_18_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_18_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_18_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_18_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_18_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_18_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_18_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_18_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 18
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_18_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_18_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_18_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_19_CONFIG_0 - AV Configurations 0 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_19_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_19_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_19_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_19_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_19_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_19_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_19_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_19_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_19_CONFIG_1 - AV Configurations 1 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_19_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_19_CONFIG_2 - AV Configurations 2 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_19_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_19_CONFIG_3 - AV Configurations 3 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_19_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_19_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_19_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_19_CONFIG_4 - AV Configurations 4 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_19_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_19_CONFIG_5 - AV Configurations 4 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_19_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_19_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_19_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_19_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_19_RX_STATUS_00 - RX Status 00 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_19_RX_STATUS_01 - RX Status 01 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_19_RX_STATUS_02 - RX Status 02 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_19_RX_STATUS_03 - RX Status 03 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_19_RX_STATUS_04 - RX Status 04 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_19_RX_STATUS_05 - RX Status 05 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_19_RX_STATUS_06 - RX Status 06 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_19_RX_STATUS_07 - RX Status 07 For Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_19_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_19_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_19_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_19_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_19_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_19_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_19_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_19_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_19_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_19_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_19_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_19_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 19
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_19_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_19_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_19_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_20_CONFIG_0 - AV Configurations 0 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_20_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_20_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_20_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_20_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_20_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_20_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_20_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_20_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_20_CONFIG_1 - AV Configurations 1 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_20_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_20_CONFIG_2 - AV Configurations 2 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_20_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_20_CONFIG_3 - AV Configurations 3 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_20_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_20_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_20_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_20_CONFIG_4 - AV Configurations 4 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_20_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_20_CONFIG_5 - AV Configurations 4 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_20_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_20_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_20_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_20_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_20_RX_STATUS_00 - RX Status 00 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_20_RX_STATUS_01 - RX Status 01 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_20_RX_STATUS_02 - RX Status 02 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_20_RX_STATUS_03 - RX Status 03 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_20_RX_STATUS_04 - RX Status 04 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_20_RX_STATUS_05 - RX Status 05 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_20_RX_STATUS_06 - RX Status 06 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_20_RX_STATUS_07 - RX Status 07 For Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_20_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_20_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_20_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_20_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_20_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_20_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_20_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_20_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_20_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_20_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_20_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_20_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 20
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_20_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_20_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_20_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_21_CONFIG_0 - AV Configurations 0 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_21_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_21_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_21_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_21_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_21_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_21_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_21_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_21_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_21_CONFIG_1 - AV Configurations 1 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_21_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_21_CONFIG_2 - AV Configurations 2 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_21_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_21_CONFIG_3 - AV Configurations 3 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_21_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_21_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_21_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_21_CONFIG_4 - AV Configurations 4 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_21_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_21_CONFIG_5 - AV Configurations 4 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_21_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_21_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_21_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_21_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_21_RX_STATUS_00 - RX Status 00 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_21_RX_STATUS_01 - RX Status 01 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_21_RX_STATUS_02 - RX Status 02 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_21_RX_STATUS_03 - RX Status 03 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_21_RX_STATUS_04 - RX Status 04 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_21_RX_STATUS_05 - RX Status 05 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_21_RX_STATUS_06 - RX Status 06 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_21_RX_STATUS_07 - RX Status 07 For Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_21_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_21_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_21_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_21_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_21_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_21_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_21_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_21_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_21_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_21_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_21_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_21_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 21
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_21_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_21_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_21_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_22_CONFIG_0 - AV Configurations 0 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_22_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_22_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_22_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_22_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_22_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_22_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_22_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_22_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_22_CONFIG_1 - AV Configurations 1 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_22_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_22_CONFIG_2 - AV Configurations 2 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_22_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_22_CONFIG_3 - AV Configurations 3 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_22_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_22_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_22_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_22_CONFIG_4 - AV Configurations 4 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_22_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_22_CONFIG_5 - AV Configurations 4 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_22_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_22_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_22_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_22_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_22_RX_STATUS_00 - RX Status 00 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_22_RX_STATUS_01 - RX Status 01 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_22_RX_STATUS_02 - RX Status 02 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_22_RX_STATUS_03 - RX Status 03 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_22_RX_STATUS_04 - RX Status 04 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_22_RX_STATUS_05 - RX Status 05 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_22_RX_STATUS_06 - RX Status 06 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_22_RX_STATUS_07 - RX Status 07 For Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_22_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_22_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_22_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_22_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_22_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_22_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_22_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_22_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_22_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_22_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_22_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_22_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 22
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_22_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_22_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_22_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_23_CONFIG_0 - AV Configurations 0 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_23_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_23_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_23_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_23_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_23_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_23_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_23_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_23_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_23_CONFIG_1 - AV Configurations 1 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_23_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_23_CONFIG_2 - AV Configurations 2 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_23_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_23_CONFIG_3 - AV Configurations 3 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_23_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_23_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_23_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_23_CONFIG_4 - AV Configurations 4 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_23_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_23_CONFIG_5 - AV Configurations 4 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_23_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_23_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_23_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_23_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_23_RX_STATUS_00 - RX Status 00 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_23_RX_STATUS_01 - RX Status 01 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_23_RX_STATUS_02 - RX Status 02 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_23_RX_STATUS_03 - RX Status 03 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_23_RX_STATUS_04 - RX Status 04 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_23_RX_STATUS_05 - RX Status 05 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_23_RX_STATUS_06 - RX Status 06 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_23_RX_STATUS_07 - RX Status 07 For Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_23_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_23_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_23_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_23_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_23_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_23_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_23_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_23_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_23_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_23_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_23_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_23_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 23
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_23_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_23_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_23_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_24_CONFIG_0 - AV Configurations 0 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_24_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_24_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_24_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_24_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_24_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_24_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_24_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_24_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_24_CONFIG_1 - AV Configurations 1 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_24_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_24_CONFIG_2 - AV Configurations 2 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_24_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_24_CONFIG_3 - AV Configurations 3 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_24_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_24_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_24_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_24_CONFIG_4 - AV Configurations 4 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_24_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_24_CONFIG_5 - AV Configurations 4 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_24_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_24_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_24_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_24_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_24_RX_STATUS_00 - RX Status 00 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_24_RX_STATUS_01 - RX Status 01 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_24_RX_STATUS_02 - RX Status 02 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_24_RX_STATUS_03 - RX Status 03 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_24_RX_STATUS_04 - RX Status 04 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_24_RX_STATUS_05 - RX Status 05 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_24_RX_STATUS_06 - RX Status 06 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_24_RX_STATUS_07 - RX Status 07 For Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_24_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_24_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_24_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_24_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_24_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_24_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_24_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_24_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_24_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_24_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_24_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_24_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 24
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_24_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_24_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_24_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_25_CONFIG_0 - AV Configurations 0 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_25_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_25_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_25_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_25_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_25_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_25_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_25_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_25_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_25_CONFIG_1 - AV Configurations 1 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_25_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_25_CONFIG_2 - AV Configurations 2 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_25_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_25_CONFIG_3 - AV Configurations 3 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_25_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_25_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_25_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_25_CONFIG_4 - AV Configurations 4 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_25_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_25_CONFIG_5 - AV Configurations 4 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_25_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_25_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_25_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_25_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_25_RX_STATUS_00 - RX Status 00 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_25_RX_STATUS_01 - RX Status 01 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_25_RX_STATUS_02 - RX Status 02 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_25_RX_STATUS_03 - RX Status 03 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_25_RX_STATUS_04 - RX Status 04 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_25_RX_STATUS_05 - RX Status 05 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_25_RX_STATUS_06 - RX Status 06 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_25_RX_STATUS_07 - RX Status 07 For Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_25_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_25_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_25_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_25_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_25_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_25_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_25_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_25_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_25_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_25_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_25_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_25_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 25
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_25_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_25_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_25_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_26_CONFIG_0 - AV Configurations 0 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_26_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_26_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_26_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_26_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_26_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_26_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_26_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_26_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_26_CONFIG_1 - AV Configurations 1 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_26_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_26_CONFIG_2 - AV Configurations 2 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_26_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_26_CONFIG_3 - AV Configurations 3 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_26_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_26_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_26_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_26_CONFIG_4 - AV Configurations 4 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_26_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_26_CONFIG_5 - AV Configurations 4 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_26_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_26_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_26_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_26_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_26_RX_STATUS_00 - RX Status 00 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_26_RX_STATUS_01 - RX Status 01 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_26_RX_STATUS_02 - RX Status 02 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_26_RX_STATUS_03 - RX Status 03 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_26_RX_STATUS_04 - RX Status 04 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_26_RX_STATUS_05 - RX Status 05 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_26_RX_STATUS_06 - RX Status 06 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_26_RX_STATUS_07 - RX Status 07 For Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_26_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_26_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_26_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_26_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_26_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_26_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_26_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_26_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_26_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_26_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_26_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_26_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 26
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_26_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_26_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_26_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_27_CONFIG_0 - AV Configurations 0 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_27_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_27_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_27_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_27_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_27_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_27_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_27_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_27_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_27_CONFIG_1 - AV Configurations 1 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_27_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_27_CONFIG_2 - AV Configurations 2 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_27_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_27_CONFIG_3 - AV Configurations 3 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_27_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_27_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_27_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_27_CONFIG_4 - AV Configurations 4 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_27_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_27_CONFIG_5 - AV Configurations 4 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_27_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_27_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_27_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_27_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_27_RX_STATUS_00 - RX Status 00 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_27_RX_STATUS_01 - RX Status 01 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_27_RX_STATUS_02 - RX Status 02 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_27_RX_STATUS_03 - RX Status 03 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_27_RX_STATUS_04 - RX Status 04 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_27_RX_STATUS_05 - RX Status 05 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_27_RX_STATUS_06 - RX Status 06 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_27_RX_STATUS_07 - RX Status 07 For Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_27_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_27_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_27_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_27_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_27_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_27_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_27_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_27_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_27_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_27_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_27_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_27_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 27
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_27_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_27_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_27_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_28_CONFIG_0 - AV Configurations 0 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_28_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_28_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_28_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_28_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_28_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_28_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_28_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_28_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_28_CONFIG_1 - AV Configurations 1 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_28_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_28_CONFIG_2 - AV Configurations 2 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_28_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_28_CONFIG_3 - AV Configurations 3 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_28_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_28_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_28_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_28_CONFIG_4 - AV Configurations 4 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_28_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_28_CONFIG_5 - AV Configurations 4 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_28_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_28_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_28_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_28_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_28_RX_STATUS_00 - RX Status 00 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_28_RX_STATUS_01 - RX Status 01 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_28_RX_STATUS_02 - RX Status 02 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_28_RX_STATUS_03 - RX Status 03 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_28_RX_STATUS_04 - RX Status 04 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_28_RX_STATUS_05 - RX Status 05 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_28_RX_STATUS_06 - RX Status 06 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_28_RX_STATUS_07 - RX Status 07 For Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_28_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_28_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_28_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_28_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_28_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_28_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_28_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_28_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_28_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_28_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_28_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_28_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 28
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_28_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_28_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_28_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_29_CONFIG_0 - AV Configurations 0 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_29_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_29_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_29_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_29_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_29_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_29_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_29_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_29_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_29_CONFIG_1 - AV Configurations 1 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_29_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_29_CONFIG_2 - AV Configurations 2 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_29_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_29_CONFIG_3 - AV Configurations 3 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_29_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_29_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_29_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_29_CONFIG_4 - AV Configurations 4 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_29_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_29_CONFIG_5 - AV Configurations 4 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_29_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_29_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_29_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_29_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_29_RX_STATUS_00 - RX Status 00 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_29_RX_STATUS_01 - RX Status 01 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_29_RX_STATUS_02 - RX Status 02 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_29_RX_STATUS_03 - RX Status 03 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_29_RX_STATUS_04 - RX Status 04 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_29_RX_STATUS_05 - RX Status 05 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_29_RX_STATUS_06 - RX Status 06 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_29_RX_STATUS_07 - RX Status 07 For Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_29_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_29_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_29_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_29_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_29_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_29_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_29_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_29_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_29_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_29_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_29_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_29_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 29
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_29_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_29_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_29_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_30_CONFIG_0 - AV Configurations 0 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_30_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_30_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_30_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_30_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_30_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_30_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_30_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_30_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_30_CONFIG_1 - AV Configurations 1 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_30_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_30_CONFIG_2 - AV Configurations 2 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_30_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_30_CONFIG_3 - AV Configurations 3 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_30_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_30_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_30_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_30_CONFIG_4 - AV Configurations 4 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_30_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_30_CONFIG_5 - AV Configurations 4 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_30_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_30_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_30_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_30_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_30_RX_STATUS_00 - RX Status 00 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_30_RX_STATUS_01 - RX Status 01 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_30_RX_STATUS_02 - RX Status 02 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_30_RX_STATUS_03 - RX Status 03 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_30_RX_STATUS_04 - RX Status 04 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_30_RX_STATUS_05 - RX Status 05 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_30_RX_STATUS_06 - RX Status 06 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_30_RX_STATUS_07 - RX Status 07 For Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_30_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_30_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_30_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_30_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_30_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_30_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_30_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_30_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_30_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_30_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_30_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_30_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 30
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_30_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_30_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_30_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *CH_31_CONFIG_0 - AV Configurations 0 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_CONFIG_0 :: reserved_for_eco0 [31:10] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_reserved_for_eco0_MASK  0xfffffc00
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_reserved_for_eco0_SHIFT 10

/* ASP_EDPKT_CORE :: CH_31_CONFIG_0 :: CH_VERSION [09:08] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_CH_VERSION_MASK         0x00000300
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_CH_VERSION_SHIFT        8

/* ASP_EDPKT_CORE :: CH_31_CONFIG_0 :: TP_CHECKSUM_DISABLE [07:07] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_TP_CHECKSUM_DISABLE_MASK 0x00000080
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_TP_CHECKSUM_DISABLE_SHIFT 7
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_TP_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_31_CONFIG_0 :: IPV4_CHECKSUM_DISABLE [06:06] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_IPV4_CHECKSUM_DISABLE_MASK 0x00000040
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_IPV4_CHECKSUM_DISABLE_SHIFT 6
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_ENABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_IPV4_CHECKSUM_DISABLE_CKSUM_DISABLE 1

/* ASP_EDPKT_CORE :: CH_31_CONFIG_0 :: TCP_TIMESTAMP_STORE [05:04] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_TCP_TIMESTAMP_STORE_MASK 0x00000030
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_TCP_TIMESTAMP_STORE_SHIFT 4
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_TCP_TIMESTAMP_STORE_NONE 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL 1
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_TCP_TIMESTAMP_STORE_TSECR 2
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_TCP_TIMESTAMP_STORE_TSVAL_AND_TSECR 3

/* ASP_EDPKT_CORE :: CH_31_CONFIG_0 :: RX_TS_STORE [03:03] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_RX_TS_STORE_MASK        0x00000008
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_RX_TS_STORE_SHIFT       3
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_RX_TS_STORE_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_RX_TS_STORE_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_31_CONFIG_0 :: BRCM_TAG_EXTRACT [02:02] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_BRCM_TAG_EXTRACT_MASK   0x00000004
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_BRCM_TAG_EXTRACT_SHIFT  2
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_BRCM_TAG_EXTRACT_STORE_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_BRCM_TAG_EXTRACT_STORE_ENABLE 1

/* ASP_EDPKT_CORE :: CH_31_CONFIG_0 :: DATA_STORE_OPTION [01:01] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_DATA_STORE_OPTION_MASK  0x00000002
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_DATA_STORE_OPTION_SHIFT 1
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_DATA_STORE_OPTION_L4_PAYLOAD 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_DATA_STORE_OPTION_ENTIRE_ETHER 1

/* ASP_EDPKT_CORE :: CH_31_CONFIG_0 :: reserved_for_eco1 [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_reserved_for_eco1_MASK  0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_0_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *CH_31_CONFIG_1 - AV Configurations 1 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_CONFIG_1 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_1_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_1_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_31_CONFIG_1 :: ETHERNET_HEADER_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_1_ETHERNET_HEADER_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_1_ETHERNET_HEADER_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_1_ETHERNET_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_1_ETHERNET_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_31_CONFIG_2 - AV Configurations 2 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_CONFIG_2 :: reserved_for_eco0 [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_2_reserved_for_eco0_MASK  0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_2_reserved_for_eco0_SHIFT 16

/* ASP_EDPKT_CORE :: CH_31_CONFIG_2 :: IP_HEADER_MASK [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_2_IP_HEADER_MASK_MASK     0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_2_IP_HEADER_MASK_SHIFT    0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_2_IP_HEADER_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_2_IP_HEADER_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_31_CONFIG_3 - AV Configurations 3 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_CONFIG_3 :: IP_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_3_IP_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_3_IP_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_31_CONFIG_3 :: IP_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_3_IP_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_3_IP_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_31_CONFIG_3 :: IP_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_3_IP_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_3_IP_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_31_CONFIG_3 :: IP_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_3_IP_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_3_IP_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_31_CONFIG_4 - AV Configurations 4 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_CONFIG_4 :: reserved_for_eco0 [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_4_reserved_for_eco0_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_4_reserved_for_eco0_SHIFT 24

/* ASP_EDPKT_CORE :: CH_31_CONFIG_4 :: L4_HEADER_BYTE_MASK [23:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_4_L4_HEADER_BYTE_MASK_MASK 0x00ffffff
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_4_L4_HEADER_BYTE_MASK_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_4_L4_HEADER_BYTE_MASK_IGNORE_BYTE 0
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_4_L4_HEADER_BYTE_MASK_EXTRACT_BYTE 1

/***************************************************************************
 *CH_31_CONFIG_5 - AV Configurations 4 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_CONFIG_5 :: L4_OPTION_HDR3_ID [31:24] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_5_L4_OPTION_HDR3_ID_MASK  0xff000000
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_5_L4_OPTION_HDR3_ID_SHIFT 24

/* ASP_EDPKT_CORE :: CH_31_CONFIG_5 :: L4_OPTION_HDR2_ID [23:16] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_5_L4_OPTION_HDR2_ID_MASK  0x00ff0000
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_5_L4_OPTION_HDR2_ID_SHIFT 16

/* ASP_EDPKT_CORE :: CH_31_CONFIG_5 :: L4_OPTION_HDR1_ID [15:08] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_5_L4_OPTION_HDR1_ID_MASK  0x0000ff00
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_5_L4_OPTION_HDR1_ID_SHIFT 8

/* ASP_EDPKT_CORE :: CH_31_CONFIG_5 :: L4_OPTION_HDR0_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_5_L4_OPTION_HDR0_ID_MASK  0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_31_CONFIG_5_L4_OPTION_HDR0_ID_SHIFT 0

/***************************************************************************
 *CH_31_RX_STATUS_00 - RX Status 00 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_00 :: MAC_DES_ADDR_HI [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_00_MAC_DES_ADDR_HI_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_00_MAC_DES_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_31_RX_STATUS_01 - RX Status 01 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_01 :: MAC_DES_ADDR_LO [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_01_MAC_DES_ADDR_LO_MASK 0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_01_MAC_DES_ADDR_LO_SHIFT 16

/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_01 :: MAC_SRC_ADDR_HI [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_01_MAC_SRC_ADDR_HI_MASK 0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_01_MAC_SRC_ADDR_HI_SHIFT 0

/***************************************************************************
 *CH_31_RX_STATUS_02 - RX Status 02 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_02 :: MAC_SRC_ADDR_LSB [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_02_MAC_SRC_ADDR_LSB_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_02_MAC_SRC_ADDR_LSB_SHIFT 0

/***************************************************************************
 *CH_31_RX_STATUS_03 - RX Status 03 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_03 :: IP_SRC_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_03_IP_SRC_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_03_IP_SRC_ADDR_SHIFT   0

/***************************************************************************
 *CH_31_RX_STATUS_04 - RX Status 04 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_04 :: IP_DES_ADDR [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_04_IP_DES_ADDR_MASK    0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_04_IP_DES_ADDR_SHIFT   0

/***************************************************************************
 *CH_31_RX_STATUS_05 - RX Status 05 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_05 :: TCP_SRC_PORT [31:16] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_05_TCP_SRC_PORT_MASK   0xffff0000
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_05_TCP_SRC_PORT_SHIFT  16

/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_05 :: TCP_DES_PORT [15:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_05_TCP_DES_PORT_MASK   0x0000ffff
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_05_TCP_DES_PORT_SHIFT  0

/***************************************************************************
 *CH_31_RX_STATUS_06 - RX Status 06 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_06 :: IP_VERSION [31:28] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_06_IP_VERSION_MASK     0xf0000000
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_06_IP_VERSION_SHIFT    28

/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_06 :: IP_PROTOCOL [27:20] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_06_IP_PROTOCOL_MASK    0x0ff00000
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_06_IP_PROTOCOL_SHIFT   20

/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_06 :: reserved_for_eco0 [19:08] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_06_reserved_for_eco0_MASK 0x000fff00
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_06_reserved_for_eco0_SHIFT 8

/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_06 :: CLASS_ID [07:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_06_CLASS_ID_MASK       0x000000ff
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_06_CLASS_ID_SHIFT      0

/***************************************************************************
 *CH_31_RX_STATUS_07 - RX Status 07 For Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RX_STATUS_07 :: SPARE_STATUS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_07_SPARE_STATUS_MASK   0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_31_RX_STATUS_07_SPARE_STATUS_SHIFT  0

/***************************************************************************
 *CH_31_RING_BUFFER_BASE_ADDR - DRAM Base Address For AV Ring buffer 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *CH_31_RING_BUFFER_END_ADDR - DRAM End Address For AV Ring buffer 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *CH_31_RING_BUFFER_WRITE_ADDR - DRAM Write Address For AV Ring buffer 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *CH_31_RING_BUFFER_VALID_ADDR - DRAM Valid Address For AV Ring buffer 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *CH_31_RING_BUFFER_READ_ADDR - DRAM Read Address For AV Ring buffer 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *CH_31_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for AV Ring buffer 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *CH_31_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for AV Ring buffer 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_CH_31_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *CH_31_EDPKT_CHANNEL_XONOFF - EDPKT Xon Xoff for Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_EDPKT_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_31_EDPKT_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

/***************************************************************************
 *CH_31_EDPKT_CHANNEL_ENABLE - EDPKT Enable for Channel 31
 ***************************************************************************/
/* ASP_EDPKT_CORE :: CH_31_EDPKT_CHANNEL_ENABLE :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_ENABLE_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: CH_31_EDPKT_CHANNEL_ENABLE :: CHANNEL_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_CH_31_EDPKT_CHANNEL_ENABLE_CHANNEL_EN_ENABLE 1

/***************************************************************************
 *HEADER_RING_BUFFER_BASE_ADDR - Header DRAM Base Address
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_BASE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_BASE_ADDR :: BASE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_BASE_ADDR_BASE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_BASE_ADDR_BASE_ADDR_SHIFT 0

/***************************************************************************
 *HEADER_RING_BUFFER_END_ADDR - Header DRAM End
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_END_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_END_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_END_ADDR :: END_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_END_ADDR_END_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_END_ADDR_END_ADDR_SHIFT 0

/***************************************************************************
 *HEADER_RING_BUFFER_WRITE_ADDR - Header DRAM Write Address
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_WRITE_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_WRITE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_WRITE_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_WRITE_ADDR :: WRITE_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_WRITE_ADDR_WRITE_ADDR_SHIFT 0

/***************************************************************************
 *HEADER_RING_BUFFER_VALID_ADDR - Header DRAM Valid Address
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_VALID_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_VALID_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_VALID_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_VALID_ADDR :: VALID_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_VALID_ADDR_VALID_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_VALID_ADDR_VALID_ADDR_SHIFT 0

/***************************************************************************
 *HEADER_RING_BUFFER_READ_ADDR - Header DRAM Read
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_READ_ADDR :: reserved0 [63:40] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_READ_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_READ_ADDR_reserved0_SHIFT 40

/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_READ_ADDR :: READ_ADDR [39:00] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_READ_ADDR_READ_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_READ_ADDR_READ_ADDR_SHIFT 0

/***************************************************************************
 *HEADER_RING_BUFFER_FULLNESS - DRAM Ring Buffer Fullness in bytes for Header Ring buffer
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_FULLNESS :: DRAM_BUFFER_FULLNESS [31:00] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_FULLNESS_DRAM_BUFFER_FULLNESS_SHIFT 0

/***************************************************************************
 *HEADER_RING_BUFFER_MIN_THRESHOLD - DRAM Ring Buffer Min Threshold in bytes for Header Ring buffer
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HEADER_RING_BUFFER_MIN_THRESHOLD :: DRAM_MIN_THRESHOLD [31:00] */
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_MASK 0xffffffff
#define BCHP_ASP_EDPKT_CORE_HEADER_RING_BUFFER_MIN_THRESHOLD_DRAM_MIN_THRESHOLD_SHIFT 0

/***************************************************************************
 *HEADER_CHANNEL_XONOFF - EDPKT Header Channel Xon Xoff
 ***************************************************************************/
/* ASP_EDPKT_CORE :: HEADER_CHANNEL_XONOFF :: reserved_for_eco0 [31:01] */
#define BCHP_ASP_EDPKT_CORE_HEADER_CHANNEL_XONOFF_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_ASP_EDPKT_CORE_HEADER_CHANNEL_XONOFF_reserved_for_eco0_SHIFT 1

/* ASP_EDPKT_CORE :: HEADER_CHANNEL_XONOFF :: CHANNEL_XONOFF_EN [00:00] */
#define BCHP_ASP_EDPKT_CORE_HEADER_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_MASK 0x00000001
#define BCHP_ASP_EDPKT_CORE_HEADER_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_SHIFT 0
#define BCHP_ASP_EDPKT_CORE_HEADER_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DEFAULT 0x00000000
#define BCHP_ASP_EDPKT_CORE_HEADER_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_DISABLE 0
#define BCHP_ASP_EDPKT_CORE_HEADER_CHANNEL_XONOFF_CHANNEL_XONOFF_EN_ENABLE 1

#endif /* #ifndef BCHP_ASP_EDPKT_CORE_H__ */

/* End of File */
