{reg: [
  {bits: 7, name: 0x27, attr: ['VSXx ordered', 'VSUXx unordered']},
  {bits: 5, name: 'vs3', attr: 'store data', type: 2},
  {bits: 3, name: 'width'},
  {bits: 5, name: 'rs1', attr: 'base address', type: 4},
  {bits: 5, name: 'vs2', attr: 'address offsets', type: 2},
  {bits: 1, name: 'vm'},
  {bits: 3, name: 'mop', attr: [3, 7]},
  {bits: 3, name: 'nf'},
]}
