#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr 26 09:06:26 2025
# Process ID: 10220
# Current directory: D:/Thesis/auto_scripts/fc
# Command line: vivado.exe -mode batch -source D:\\Thesis\\auto_scripts\\fc\\vi.tcl
# Log file: D:/Thesis/auto_scripts/fc/vivado.log
# Journal file: D:/Thesis/auto_scripts/fc\vivado.jou
# Running On: DESKTOP-4VU606L, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17002 MB
#-----------------------------------------------------------
source {D:\\Thesis\\auto_scripts\\fc\\vi.tcl}
# open_project "D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.xpr"
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2023/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 527.645 ; gain = 234.289
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx2023/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2023/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -d SIMULATION -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.gen/sources_1/ip/output_buffer_ip/sim/output_buffer_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_buffer_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_calc
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:24]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:32]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:42]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:51]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:59]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:67]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:77]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:86]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:94]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:102]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:112]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:121]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:130]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:138]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:149]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:158]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:166]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:174]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:184]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:193]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:201]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:209]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:219]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:228]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:236]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:244]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:254]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Thesis/src/modules/interpolation_module/Interpolation_calc.v:263]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_12_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_12_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_12_rows_ci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_12_rows_ci
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_4_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_4_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/buffer_8_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_8_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/mrelbp_ci/ci_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ci_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/3x3/data_modulate_3x3_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_3x3_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_5x5_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/5x5/data_modulate_5x5_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_5x5_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_7x7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_7x7_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/data_modulate_module/7x7/data_modulate_7x7_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_modulate_7x7_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/interpolation_module/interpolation_R_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_R_x
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/output_module/joint_histogram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joint_histogram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/output_module/joint_histogram_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joint_histogram_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/output_module/joint_histogram_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module joint_histogram_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/line_buffer/line_buffer_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/line_buffer/line_buffer_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/3x3/median_filter_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/3x3/median_filter_3x3_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_3x3_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/5x5/median_filter_5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/5x5/median_filter_5x5_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_5x5_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/7x7/median_filter_7x7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_7x7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/7x7/median_filter_7x7_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter_7x7_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/median_processing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_processing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/memory_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/mrelbp_ci/R2/mrelbp_ci_r2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrelbp_ci_r2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/mrelbp_ci/R4/mrelbp_ci_r4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrelbp_ci_r4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/mrelbp_ci/R6/mrelbp_ci_r6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mrelbp_ci_r6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/ni.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ni
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/ni_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ni_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module node
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/preparation_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module preparation_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R2/r2_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/r2_nird.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_nird
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R2/r2_patch_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_patch_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R2/r2_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r2_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R4/r4_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r4_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/r4_nird.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r4_nird
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R4/r4_patch_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r4_patch_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R4/r4_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r4_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R6/r6_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r6_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/r6_nird.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r6_nird
WARNING: [VRFC 10-9157] macro 'CYCLE_DELAY' is redefined [D:/Thesis/src/modules/ni_rd/r6_nird.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R6/r6_patch_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r6_patch_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/R6/r6_sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r6_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/rd_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/register_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_en
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/ni_rd/riu2_mapping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riu2_mapping
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/shift_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/5x5/sort_ascending_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_ascending_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/7x7/sort_ascending_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_ascending_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/median_filter_module/sorting_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_network
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/sum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/common/sum_cumulative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_cumulative
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/top_module/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/top_module/top_module_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module__controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/top_module/top_module_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module__datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_11x11
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_11x11_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/11x11/window_buffer_11x11_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_11x11_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_13x13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_13x13_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/13x13/window_buffer_13x13_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_13x13_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_3x3_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/3x3/window_buffer_3x3_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_3x3_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_5x5_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/5x5/window_buffer_5x5_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_5x5_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_7x7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_7x7_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/7x7/window_buffer_7x7_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_7x7_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_9x9
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_9x9_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Thesis/src/modules/buffers/window_buffer/9x9/window_buffer_9x9_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_buffer_9x9_datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/joint_r2_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/joint_r4_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/joint_r6_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/line_buffer_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/median_calc_3x3_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/median_calc_5x5_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/median_calc_7x7_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/mrelbp_ci_r2_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/mrelbp_ci_r4_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/mrelbp_ci_r6_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/nird_r2_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/nird_r4_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/zero_padding_3x3_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/zero_padding_5x5_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/zero_padding_7x7_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Thesis/src/test_benches/functional_cv/functional_cv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
"xvhdl --incr --relax -prj top_module_tb_vhdl.prj"
ECHO is off.
ECHO is off.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 527.645 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -cc_db DB1 -cc_dir cRun1 -cc_type sbct -L xil_defaultlib -L fifo_generator_v13_2_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx2023/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -cc_db DB1 -cc_dir cRun1 -cc_type sbct -L xil_defaultlib -L fifo_generator_v13_2_9 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 7 for port 'r_addr' [D:/Thesis/src/modules/buffers/line_buffer/line_buffer_datapath.v:85]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 7 for port 'w_addr' [D:/Thesis/src/modules/buffers/line_buffer/line_buffer_datapath.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'w_data' [D:/Thesis/src/modules/output_module/joint_histogram_datapath.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_joint_r2_cv_sv_963962667
WARNING: [XSIM 43-3373] "D:/Thesis/src/test_benches/functional_cv/functional_cv.sv" Line 199. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling package std.std
Compiling module xil_defaultlib.top_if
Compiling module xil_defaultlib.line_buffer_if
Compiling module xil_defaultlib.zero_padding_3x3_if
Compiling module xil_defaultlib.zero_padding_5x5_if
Compiling module xil_defaultlib.zero_padding_7x7_if
Compiling module xil_defaultlib.median_calc_3x3_if
Compiling module xil_defaultlib.median_calc_5x5_if
Compiling module xil_defaultlib.median_calc_7x7_if
Compiling module xil_defaultlib.mrelbp_ci_r2_if
Compiling module xil_defaultlib.mrelbp_ci_r4_if
Compiling module xil_defaultlib.mrelbp_ci_r6_if
Compiling module xil_defaultlib.nird_r2_if
Compiling module xil_defaultlib.nird_r4_if
Compiling module xil_defaultlib.joint_r2_if
Compiling module xil_defaultlib.joint_r4_if
Compiling module xil_defaultlib.joint_r6_if
Compiling module xil_defaultlib.top_module__controller
Compiling module xil_defaultlib.line_buffer_controller
Compiling module xil_defaultlib.memory(DEPTH=128)
Compiling module xil_defaultlib.line_buffer_datapath(DEPTH=128)
Compiling module xil_defaultlib.line_buffer(DEPTH=128)
Compiling module xil_defaultlib.preparation_6(DEPTH=128)
Compiling module xil_defaultlib.register(WIDTH=1)
Compiling module xil_defaultlib.data_modulate_3x3_controller
Compiling module xil_defaultlib.data_modulate_3x3_datapath(ROWS=...
Compiling module xil_defaultlib.data_modulate_3x3(ROWS=128,COLS=...
Compiling module xil_defaultlib.node
Compiling module xil_defaultlib.sorting_network
Compiling module xil_defaultlib.median_filter_3x3_calc
Compiling module xil_defaultlib.median_filter_3x3(ROWS=128,COLS=...
Compiling module xil_defaultlib.data_modulate_5x5_controller
Compiling module xil_defaultlib.data_modulate_5x5_datapath(ROWS=...
Compiling module xil_defaultlib.data_modulate_5x5(ROWS=128,COLS=...
Compiling module xil_defaultlib.sort_ascending_5
Compiling module xil_defaultlib.median_filter_5x5_calc
Compiling module xil_defaultlib.median_filter_5x5(ROWS=128,COLS=...
Compiling module xil_defaultlib.data_modulate_7x7_controller
Compiling module xil_defaultlib.data_modulate_7x7_datapath(ROWS=...
Compiling module xil_defaultlib.data_modulate_7x7(ROWS=128,COLS=...
Compiling module xil_defaultlib.sort_ascending_7
Compiling module xil_defaultlib.median_filter_7x7_calc
Compiling module xil_defaultlib.median_filter_7x7(ROWS=128,COLS=...
Compiling module xil_defaultlib.median_processing(COLS=128,ROWS=...
Compiling module xil_defaultlib.buffer_12_rows_ci(DEPTH=128)
Compiling module xil_defaultlib.r2_controller
Compiling module xil_defaultlib.register_en(WIDTH=9)
Compiling module xil_defaultlib.sum
Compiling module xil_defaultlib.register_en(WIDTH=10)
Compiling module xil_defaultlib.sum(WIDTH=9)
Compiling module xil_defaultlib.register_en(WIDTH=11)
Compiling module xil_defaultlib.sum(WIDTH=10)
Compiling module xil_defaultlib.sum_cumulative
Compiling module xil_defaultlib.r2_sum_default
Compiling module xil_defaultlib.mrelbp_ci_r2(COLS=128,ROWS=128)
Compiling module xil_defaultlib.r4_controller
Compiling module xil_defaultlib.register_en(WIDTH=12)
Compiling module xil_defaultlib.sum(WIDTH=11)
Compiling module xil_defaultlib.sum_cumulative(WIDTH1=15,WIDTH2=...
Compiling module xil_defaultlib.r4_sum_default
Compiling module xil_defaultlib.mrelbp_ci_r4(COLS=128,ROWS=128)
Compiling module xil_defaultlib.r6_controller
Compiling module xil_defaultlib.sum_cumulative(WIDTH1=16,WIDTH2=...
Compiling module xil_defaultlib.r6_sum_default
Compiling module xil_defaultlib.mrelbp_ci_r6(COLS=128,ROWS=128)
Compiling module xil_defaultlib.ci_top(ROWS=128,COLS=128)
Compiling module xil_defaultlib.buffer_4_rows(DEPTH=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=7)
Compiling module xil_defaultlib.shift_registers(CYCLE=7)
Compiling module xil_defaultlib.window_buffer_5x5_controller
Compiling module xil_defaultlib.window_buffer_5x5_datapath(COLS=...
Compiling module xil_defaultlib.window_buffer_5x5(COLS=128,ROWS=...
Compiling module xil_defaultlib.window_buffer_3x3_controller
Compiling module xil_defaultlib.window_buffer_3x3_datapath
Compiling module xil_defaultlib.window_buffer_3x3
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.interpolation_R_x(R=1)
Compiling module xil_defaultlib.interpolation_calc
Compiling module xil_defaultlib.interpolation_R_x_default
Compiling module xil_defaultlib.r2_sum(USE_CENTRAL_VALUE=0)
Compiling module xil_defaultlib.r2_patch_sum(COLS=128,ROWS=128)
Compiling module xil_defaultlib.register(WIDTH=13)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=4)
Compiling module xil_defaultlib.shift_registers(WIDTH=13,CYCLE=3...
Compiling module xil_defaultlib.ni_calc(WIDTH=13)
Compiling module xil_defaultlib.ni(WIDTH=13)
Compiling module xil_defaultlib.rd_calc
Compiling module xil_defaultlib.rd
Compiling module xil_defaultlib.register_en(WIDTH=2)
Compiling module xil_defaultlib.sum(WIDTH=1)
Compiling module xil_defaultlib.register_en(WIDTH=3)
Compiling module xil_defaultlib.sum(WIDTH=2)
Compiling module xil_defaultlib.register_en(WIDTH=4)
Compiling module xil_defaultlib.sum(WIDTH=3)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=3)
Compiling module xil_defaultlib.riu2_mapping
Compiling module xil_defaultlib.shift_registers(WIDTH=4,CYCLE=3)
Compiling module xil_defaultlib.r2_nird(COLS=128,ROWS=128)
Compiling module xil_defaultlib.joint_histogram_controller
Compiling module xil_defaultlib.memory_1(DEPTH=200,DATA_SIZE=16)
Compiling module xil_defaultlib.joint_histogram_datapath
Compiling module xil_defaultlib.joint_histogram
Compiling module xil_defaultlib.buffer_8_rows(DEPTH=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=12...
Compiling module xil_defaultlib.shift_registers(CYCLE=12)
Compiling module xil_defaultlib.window_buffer_7x7_controller
Compiling module xil_defaultlib.window_buffer_7x7_datapath(COLS=...
Compiling module xil_defaultlib.window_buffer_7x7(COLS=128,ROWS=...
Compiling module xil_defaultlib.window_buffer_9x9_controller
Compiling module xil_defaultlib.window_buffer_9x9_datapath(COLS=...
Compiling module xil_defaultlib.window_buffer_9x9(COLS=128,ROWS=...
Compiling module xil_defaultlib.interpolation_calc(R=3)
Compiling module xil_defaultlib.interpolation_R_x(R=3)
Compiling module xil_defaultlib.interpolation_calc(R=4)
Compiling module xil_defaultlib.interpolation_R_x(R=4)
Compiling module xil_defaultlib.r4_sum(USE_CENTRAL_VALUE=0)
Compiling module xil_defaultlib.r4_patch_sum(COLS=128,ROWS=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=15,CYCLE=3...
Compiling module xil_defaultlib.ni_calc(WIDTH=15,GAIN=81)
Compiling module xil_defaultlib.ni(WIDTH=15,GAIN=81)
Compiling module xil_defaultlib.r4_nird(COLS=128,ROWS=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=17...
Compiling module xil_defaultlib.buffer_12_rows(DEPTH=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=23...
Compiling module xil_defaultlib.shift_registers(CYCLE=23)
Compiling module xil_defaultlib.window_buffer_11x11_controller
Compiling module xil_defaultlib.window_buffer_11x11_datapath(COL...
Compiling module xil_defaultlib.window_buffer_11x11(COLS=128,ROW...
Compiling module xil_defaultlib.window_buffer_13x13_datapath(COL...
Compiling module xil_defaultlib.window_buffer_13x13_controller
Compiling module xil_defaultlib.window_buffer_13x13(COLS=128,ROW...
Compiling module xil_defaultlib.interpolation_calc(R=5)
Compiling module xil_defaultlib.interpolation_R_x(R=5)
Compiling module xil_defaultlib.interpolation_calc(R=6)
Compiling module xil_defaultlib.interpolation_R_x(R=6)
Compiling module xil_defaultlib.r6_sum(USE_CENTRAL_VALUE=0)
Compiling module xil_defaultlib.r6_patch_sum(COLS=128,ROWS=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=16,CYCLE=3...
Compiling module xil_defaultlib.ni_calc(WIDTH=16,GAIN=169)
Compiling module xil_defaultlib.ni(WIDTH=16,GAIN=169)
Compiling module xil_defaultlib.r6_nird(COLS=128,ROWS=128)
Compiling module xil_defaultlib.shift_registers(WIDTH=1,CYCLE=39...
Compiling module xil_defaultlib.top_module__datapath
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_s...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_bhv_ver_p...
Compiling module fifo_generator_v13_2_9.fifo_generator_v13_2_9_CONV_VER(...
Compiling module fifo_generator_v13_2_9.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.output_buffer_ip
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 527.645 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Xilinx_Vivado/MRELBP_Verification_Version/MRELBP_Verification_Version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
## current_wave_config
WARNING: Simulation object /top_module_tb/lb_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/zero_3x3_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/zero_5x5_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/zero_7x7_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/median_3x3_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/median_5x5_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/median_7x7_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/ci_r2_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/ci_r4_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/ci_r6_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/nird_r2_ins was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/nird_r4_ins was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/j_r2_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/j_r4_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/j_r6_cv was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Simulation object /top_module_tb/env was not traceable in the design for the following reason:
Vivado Simulator does not support tracing of System Verilog Dynamic Type object.
WARNING: Out of bounds value range in bin 'match' for Coverpoint 'match_cnt' is converted to nearest valid bounded range of [0:1].
Requirement already satisfied: pip in d:\xilinx2023\vivado\2023.2\tps\win64\python-3.8.3\lib\site-packages (25.0.1)
Requirement already satisfied: numpy in d:\xilinx2023\vivado\2023.2\tps\win64\python-3.8.3\lib\site-packages (1.18.4)
Requirement already satisfied: scipy in d:\xilinx2023\vivado\2023.2\tps\win64\python-3.8.3\lib\site-packages (1.4.1)
Requirement already satisfied: numpy>=1.13.3 in d:\xilinx2023\vivado\2023.2\tps\win64\python-3.8.3\lib\site-packages (from scipy) (1.18.4)
Requirement already satisfied: opencv-python in d:\xilinx2023\vivado\2023.2\tps\win64\python-3.8.3\lib\site-packages (4.11.0.86)
Requirement already satisfied: numpy>=1.17.0 in d:\xilinx2023\vivado\2023.2\tps\win64\python-3.8.3\lib\site-packages (from opencv-python) (1.18.4)
C:\Users\gbmhi\AppData\Local\Programs\Python\Python38\python.exe: can't open file 'D:\Thesis\auto_scripts\generation\auto.py': [Errno 2] No such file or directory
Python script executed successfully.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 527.645 ; gain = 0.000
xsim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 527.645 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 527.645 ; gain = 0.000
# run -all
all test case           1 100.00

======================================================
Coverage Input:   100.00%
Coverage Output:  100.00%
Coverage Match:   100.00%
Coverage Start:   100.00%
Coverage FSM:     100.00%
======================================================
Average Module Coverage: 100.00%
======================================================
======================================================
ZeroPadding 3x3 Coverage Input:   100.00%
ZeroPadding 3x3 Coverage Output:  100.00%
ZeroPadding 3x3 Coverage Match:   100.00%
ZeroPadding 3x3 Coverage Trans:   100.00%
ZeroPadding 3x3 Coverage Match Value:   100.00%
ZeroPadding 3x3 Coverage FSM:   100.00%
======================================================
ZeroPadding 3x3 Average Module Coverage: 100.00%
======================================================
======================================================
ZeroPadding 5x5 Coverage Input:   100.00%
ZeroPadding 5x5 Coverage Output:  100.00%
ZeroPadding 5x5 Coverage Match:   100.00%
ZeroPadding 5x5 Coverage Trans:   100.00%
ZeroPadding 5x5 Coverage Match Value:   100.00%
ZeroPadding 5x5 Coverage FSM:   100.00%
======================================================
ZeroPadding 5x5 Average Module Coverage: 100.00%
======================================================
======================================================
ZeroPadding 7x7 Coverage Input:   100.00%
ZeroPadding 7x7 Coverage Output:  100.00%
ZeroPadding 7x7 Coverage Match:   100.00%
ZeroPadding 7x7 Coverage Trans:   100.00%
ZeroPadding 7x7 Coverage Match Value:   100.00%
ZeroPadding 7x7 Coverage FSM:   100.00%
======================================================
ZeroPadding 7x7 Average Module Coverage: 100.00%
======================================================
======================================================
MedianCalc 3x3 Coverage Input:   100.00%
MedianCalc 3x3 Coverage Output:  92.45%
MedianCalc 3x3 Coverage Match:   99.99%
======================================================
MedianCalc 3x3 Average Module Coverage: 97.48%
======================================================
======================================================
MedianCalc 5x5 Coverage Input:   100.00%
MedianCalc 5x5 Coverage Output:  84.38%
MedianCalc 5x5 Coverage Match:   99.99%
======================================================
MedianCalc 5x5 Average Module Coverage: 94.79%
======================================================
======================================================
MedianCalc 7x7 Coverage Input:   100.00%
MedianCalc 7x7 Coverage Output:  79.69%
MedianCalc 7x7 Coverage Match:   100.00%
======================================================
MedianCalc 7x7 Average Module Coverage: 93.23%
======================================================
======================================================
CI r2 Coverage Input:   88.99%
CI r2 Coverage FSM:   100.00%
CI r2 Coverage Signal:   100.00%
======================================================
CI r2 Average Module Coverage: 96.33%
======================================================
======================================================
CI r4 Coverage Input:   88.24%
CI r4 Coverage FSM:   100.00%
CI r4 Coverage Signal:   100.00%
======================================================
CI r4 Average Module Coverage: 96.08%
======================================================
======================================================
CI r6 Coverage Input:   87.94%
CI r6 Coverage FSM:   100.00%
CI r6 Coverage Signal:   100.00%
======================================================
CI r6 Average Module Coverage: 95.98%
======================================================
======================================================
NIRD r2 Coverage Input:   95.47%
NIRD r2 Coverage Signal:   100.00%
NIRD r2 Coverage Output:   96.00%
======================================================
NIRD r2 Average Module Coverage: 97.16%
======================================================
======================================================
NIRD r4 Coverage Input:   86.09%
NIRD r4 Coverage Signal:   100.00%
NIRD r4 Coverage Output:   100.00%
======================================================
NIRD r4 Average Module Coverage: 95.36%
======================================================
======================================================
Joint Histogram r2 Coverage Input:   88.90%
Joint Histogram r2 Coverage Signal:   100.00%
Joint Histogram r2 Coverage Output:   33.39%
Joint Histogram r2 Coverage Condition:   100.00%
Joint Histogram r2 Coverage FSM:   100.00%
======================================================
Joint Histogram r2 Average Module Coverage: 84.46%
======================================================
======================================================
Joint Histogram r4 Coverage Input:   93.70%
Joint Histogram r4 Coverage Signal:   100.00%
Joint Histogram r4 Coverage Output:   33.39%
Joint Histogram r4 Coverage Condition:   100.00%
Joint Histogram r4 Coverage FSM:   100.00%
======================================================
Joint Histogram r4 Average Module Coverage: 85.42%
======================================================
======================================================
Joint Histogram r6 Coverage Input:   95.80%
Joint Histogram r6 Coverage Signal:   100.00%
Joint Histogram r6 Coverage Output:   33.39%
Joint Histogram r6 Coverage Condition:   100.00%
Joint Histogram r6 Coverage FSM:   100.00%
======================================================
Joint Histogram r6 Average Module Coverage: 85.84%
======================================================
Average coverage: 88.14%
$finish called at time : 174215 ns : File "D:/Thesis/src/test_benches/functional_cv/functional_cv.sv" Line 826
run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:18 . Memory (MB): peak = 527.645 ; gain = 0.000
# wait_on_run sim_1
WARNING: [Vivado 12-821] No runs matched 'sim_1'
ERROR: [Common 17-162] Invalid option value specified for '-runs'.
INFO: xsimkernel Simulation Memory Usage: 634268 KB (Peak: 634268 KB), Simulation CPU Usage: 79827 ms
INFO: [Common 17-206] Exiting Vivado at Sat Apr 26 09:08:50 2025...
