============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Sun Jul  3 17:54:13 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1365 feed throughs used by 982 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  10.040679s wall, 9.656250s user + 0.421875s system = 10.078125s CPU (100.4%)

RUN-1004 : used memory is 853 MB, reserved memory is 843 MB, peak memory is 903 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.261769s wall, 1.203125s user + 0.093750s system = 1.296875s CPU (102.8%)

RUN-1004 : used memory is 937 MB, reserved memory is 916 MB, peak memory is 937 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.506821s wall, 2.421875s user + 0.109375s system = 2.531250s CPU (101.0%)

RUN-1004 : used memory is 892 MB, reserved memory is 875 MB, peak memory is 1012 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.622578s wall, 0.015625s user + 0.109375s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 946 MB, reserved memory is 907 MB, peak memory is 1012 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.940819s wall, 0.109375s user + 0.156250s system = 0.265625s CPU (3.8%)

RUN-1004 : used memory is 946 MB, reserved memory is 907 MB, peak memory is 1012 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.622768s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 947 MB, reserved memory is 907 MB, peak memory is 1012 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.942079s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (4.5%)

RUN-1004 : used memory is 947 MB, reserved memory is 907 MB, peak memory is 1012 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  ef
PRG-2019 : Erase flash successfully.
RUN-1003 : finish command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0" in  8.133596s wall, 5.578125s user + 0.125000s system = 5.703125s CPU (70.1%)

RUN-1004 : used memory is 947 MB, reserved memory is 907 MB, peak memory is 1012 MB
GUI-1001 : Erase flash success!
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.638795s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 947 MB, reserved memory is 907 MB, peak memory is 1012 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.956404s wall, 0.250000s user + 0.125000s system = 0.375000s CPU (5.4%)

RUN-1004 : used memory is 947 MB, reserved memory is 907 MB, peak memory is 1012 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../rtl/SDR_Pad.v(698)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../rtl/SDR_Pad.v(1160)
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1
GUI-6001 WARNING: File D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1490 feed throughs used by 950 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  8.033847s wall, 7.640625s user + 0.437500s system = 8.078125s CPU (100.6%)

RUN-1004 : used memory is 980 MB, reserved memory is 939 MB, peak memory is 1012 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.330915s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (103.3%)

RUN-1004 : used memory is 1030 MB, reserved memory is 991 MB, peak memory is 1030 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.660333s wall, 2.609375s user + 0.140625s system = 2.750000s CPU (103.4%)

RUN-1004 : used memory is 1024 MB, reserved memory is 1001 MB, peak memory is 1099 MB
RUN-1002 : start command "report_timing -mode manhattan"
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 51, tpin num: 63911, tnet num: 14267, tinst num: 6150, tnode num: 73984, tedge num: 109590.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.345786s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (102.2%)

RUN-1004 : used memory is 1036 MB, reserved memory is 1012 MB, peak memory is 1099 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14267 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 5 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 14 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDR_Pad_timing.rpt, timing summary in SDR_Pad_timing.tsm.
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing -mode manhattan" in  2.123457s wall, 2.062500s user + 0.093750s system = 2.156250s CPU (101.5%)

RUN-1004 : used memory is 1038 MB, reserved memory is 1002 MB, peak memory is 1099 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.616500s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 1062 MB, reserved memory is 1025 MB, peak memory is 1099 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.941217s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (3.8%)

RUN-1004 : used memory is 1062 MB, reserved memory is 1025 MB, peak memory is 1099 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  ef
PRG-2019 : Erase flash successfully.
RUN-1003 : finish command "download -mode erase_spi -spd 1 -chip EAGLE_S20_BG256 -cable 0" in  8.137855s wall, 5.546875s user + 0.140625s system = 5.687500s CPU (69.9%)

RUN-1004 : used memory is 1062 MB, reserved memory is 1025 MB, peak memory is 1099 MB
GUI-1001 : Erase flash success!
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.626315s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 1062 MB, reserved memory is 1025 MB, peak memory is 1099 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.945933s wall, 0.156250s user + 0.078125s system = 0.234375s CPU (3.4%)

RUN-1004 : used memory is 1062 MB, reserved memory is 1025 MB, peak memory is 1099 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1131 feed throughs used by 760 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  7.549791s wall, 7.171875s user + 0.390625s system = 7.562500s CPU (100.2%)

RUN-1004 : used memory is 1013 MB, reserved memory is 982 MB, peak memory is 1099 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.256975s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (99.4%)

RUN-1004 : used memory is 1056 MB, reserved memory is 1026 MB, peak memory is 1099 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.430395s wall, 2.375000s user + 0.046875s system = 2.421875s CPU (99.6%)

RUN-1004 : used memory is 1122 MB, reserved memory is 1094 MB, peak memory is 1124 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.628053s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 1135 MB, reserved memory is 1113 MB, peak memory is 1153 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.949585s wall, 0.187500s user + 0.093750s system = 0.281250s CPU (4.0%)

RUN-1004 : used memory is 1135 MB, reserved memory is 1113 MB, peak memory is 1153 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/ethernet/apb_ethernet.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net ethernet/u1/gmii_rx_clk_in_syn_3 will be merged with clock ethernet/u1/gmii_rx_clk_in
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : eco open net = 0
PHY-1001 : 1225 feed throughs used by 876 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db D:/Project/anlogic/SDRV4_1_1/td/SDRV4_0_Runs/phy_1/SDRV4_0_pr.db" in  8.360492s wall, 7.390625s user + 0.984375s system = 8.375000s CPU (100.2%)

RUN-1004 : used memory is 964 MB, reserved memory is 1013 MB, peak memory is 1153 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1003 : finish command "start_timer" in  1.296817s wall, 1.171875s user + 0.140625s system = 1.312500s CPU (101.2%)

RUN-1004 : used memory is 1009 MB, reserved memory is 1061 MB, peak memory is 1153 MB
RUN-1002 : start command "end_timer"
RUN-1003 : finish command "report_timing" in  2.474042s wall, 2.265625s user + 0.218750s system = 2.484375s CPU (100.4%)

RUN-1004 : used memory is 1079 MB, reserved memory is 1131 MB, peak memory is 1153 MB
RUN-1002 : start command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SDRV4_0_Runs/phy_1/SDRV4_0.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.635560s wall, 0.046875s user + 0.171875s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1155 MB, peak memory is 1153 MB
RUN-1003 : finish command "download -bit SDRV4_0_Runs\phy_1\SDRV4_0.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.955867s wall, 0.171875s user + 0.171875s system = 0.343750s CPU (4.9%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1155 MB, peak memory is 1153 MB
GUI-1001 : Download success!
