

================================================================
== Vitis HLS Report for 'encryfinal_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Thu Feb 13 18:45:42 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encrymodify
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.022 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       23|       23|         9|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %speechSignal, i32 666, i32 17, i32 4294967295"   --->   Operation 13 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln40 = store i5 0, i5 %i" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 14 'store' 'store_ln40' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_4 = load i5 %i" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 16 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.86ns)   --->   "%icmp_ln40 = icmp_eq  i5 %i_4, i5 16" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 17 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.86ns)   --->   "%add_ln40 = add i5 %i_4, i5 1" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 18 'add' 'add_ln40' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.i.split, void %for.cond3.i.preheader.exitStub" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 19 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %i_4" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 20 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speechSignal_addr = getelementptr i32 %speechSignal, i64 0, i64 %zext_ln40" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 21 'getelementptr' 'speechSignal_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.15ns)   --->   "%speechSignal_load = load i4 %speechSignal_addr" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 22 'load' 'speechSignal_load' <Predicate = (!icmp_ln40)> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln40 = store i5 %add_ln40, i5 %i" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 23 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 24 [1/2] (2.15ns)   --->   "%speechSignal_load = load i4 %speechSignal_addr" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 24 'load' 'speechSignal_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.02>
ST_3 : Operation 25 [6/6] (6.02ns)   --->   "%conv_i = sitodp i32 %speechSignal_load" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 25 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 26 [5/6] (6.02ns)   --->   "%conv_i = sitodp i32 %speechSignal_load" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 26 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 27 [4/6] (6.02ns)   --->   "%conv_i = sitodp i32 %speechSignal_load" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 27 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.02>
ST_6 : Operation 28 [3/6] (6.02ns)   --->   "%conv_i = sitodp i32 %speechSignal_load" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 28 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.02>
ST_7 : Operation 29 [2/6] (6.02ns)   --->   "%conv_i = sitodp i32 %speechSignal_load" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 29 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.02>
ST_8 : Operation 30 [1/6] (6.02ns)   --->   "%conv_i = sitodp i32 %speechSignal_load" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 30 'sitodp' 'conv_i' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 31 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 33 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%transformedSignal_addr = getelementptr i64 %transformedSignal, i64 0, i64 %zext_ln40" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 34 'getelementptr' 'transformedSignal_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln41 = store i64 %conv_i, i4 %transformedSignal_addr" [encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107]   --->   Operation 35 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.i" [encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107]   --->   Operation 36 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.082ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln40', encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107) of constant 0 on local variable 'i', encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107 [5]  (1.610 ns)
	'load' operation 5 bit ('i', encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107) on local variable 'i', encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107 [8]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107) [9]  (1.861 ns)
	'store' operation 0 bit ('store_ln40', encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107) of variable 'add_ln40', encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107 on local variable 'i', encrymodify/encryfinal.cpp:40->encrymodify/encryfinal.cpp:107 [22]  (1.610 ns)

 <State 2>: 2.152ns
The critical path consists of the following:
	'load' operation 32 bit ('speechSignal_load', encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107) on array 'speechSignal' [18]  (2.152 ns)

 <State 3>: 6.022ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107) [19]  (6.022 ns)

 <State 4>: 6.022ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107) [19]  (6.022 ns)

 <State 5>: 6.022ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107) [19]  (6.022 ns)

 <State 6>: 6.022ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107) [19]  (6.022 ns)

 <State 7>: 6.022ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107) [19]  (6.022 ns)

 <State 8>: 6.022ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv_i', encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107) [19]  (6.022 ns)

 <State 9>: 3.257ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('transformedSignal_addr', encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107) [20]  (0.000 ns)
	'store' operation 0 bit ('store_ln41', encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107) of variable 'conv_i', encrymodify/encryfinal.cpp:41->encrymodify/encryfinal.cpp:107 on array 'transformedSignal' [21]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
