// Seed: 3888076160
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5
);
  logic id_7;
  assign module_1.id_20 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd46,
    parameter id_19 = 32'd88
) (
    input supply0 _id_0,
    input tri0 id_1,
    output wand id_2,
    output supply0 id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    output tri1 id_8,
    input wire id_9,
    input tri0 id_10,
    input tri id_11,
    output uwire id_12,
    input supply1 id_13,
    input wire id_14,
    output supply1 id_15,
    output wire id_16,
    input wire id_17,
    input supply0 id_18,
    input supply1 _id_19,
    output tri0 id_20,
    input wor id_21,
    input supply0 id_22,
    input tri id_23,
    output tri id_24,
    input tri0 id_25
);
  wire [id_19 : id_0] id_27;
  module_0 modCall_1 (
      id_22,
      id_9,
      id_13,
      id_9,
      id_11,
      id_13
  );
  wire  \id_28 ;
  uwire id_29 = (-1 * -1 ? -1 : id_27);
  assign id_27 = id_10;
endmodule
