// Seed: 2677581603
module module_0;
  logic id_1;
  assign module_3.id_5 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output supply1 id_3
);
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output tri0 id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = -1;
  xnor primCall (id_1, id_3, id_4);
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply1 id_0,
    output wand id_1,
    output uwire id_2,
    input supply0 id_3,
    output logic id_4,
    output uwire id_5
);
  localparam id_7 = 1;
  module_0 modCall_1 ();
  wire id_8, id_9, id_10;
  always @(posedge id_8) begin : LABEL_0
    id_4 = -1;
  end
endmodule
