0.6
2019.1
May 24 2019
15:06:07
D:/github/hardware-design/shiyan4/shiyan4.ip_user_files/ip/data_ram/sim/data_ram.v,1606969320,verilog,,D:/github/hardware-design/shiyan4/shiyan4.ip_user_files/ip/instr_ram/sim/instr_ram.v,,data_ram,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.ip_user_files/ip/instr_ram/sim/instr_ram.v,1606969326,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/ALU.v,,instr_ram,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sim_1/new/testbench.v,1591638346,verilog,,,,testbench,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/ALU.v,1591104713,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/add_32.v,,ALU,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/add_32.v,1588953017,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/alu_decoder.v,,add_32,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/alu_decoder.v,1588836969,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/controller.v,,alu_decoder,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/controller.v,1591621437,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/dataPath.v,,controller,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/dataPath.v,1605663742,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/eqcmp.v,,dataPath,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/main_decoder.v,1591719414,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/mips.v,,main_decoder,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/mips.v,1591716966,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/mux2to1.v,,mips,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/mux2to1.v,1591097127,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/mux3to1.v,,mux2to1,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/regfile.v,1588954173,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/signext.v,,regfile,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/signext.v,1588953207,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/sl2.v,,signext,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/sl2.v,1588953594,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/top.v,,sl2,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/top.v,1591717038,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sim_1/new/testbench.v,,top,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/eqcmp.v,1591527505,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/flopenr.v,,eqcmp,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/flopenr.v,1591528494,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/flopr.v,,flopenr,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/flopr.v,1591633011,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/floprc.v,,flopr,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/floprc.v,1591638693,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/hazard.v,,floprc,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/hazard.v,1591718705,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/main_decoder.v,,hazard,,,,,,,,
D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/new/mux3to1.v,1591515533,verilog,,D:/github/hardware-design/shiyan4/shiyan4.srcs/sources_1/imports/new/regfile.v,,mux3to1,,,,,,,,
