// Seed: 1437350043
module module_0 ();
  wire id_1;
  module_2(
      id_1, id_1, id_1
  );
  tri1 id_2;
  supply1 id_3;
  assign id_2 = (id_3) & id_2;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input wand id_2,
    input tri1 id_3
);
  always @(1'b0) begin
    if (id_3) begin
      id_1 <= 1;
      id_1 <= 1;
      wait (id_0 * id_3);
    end
    id_1 <= 1;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  supply0 id_4 = 1'b0;
  assign id_4 = id_2;
endmodule
