{"top":"global.Arbiter2",
"namespaces":{
  "global":{
    "modules":{
      "Add2":{
        "type":["Record",[
          ["I0",["Array",2,"BitIn"]],
          ["I1",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.I0","inst0.in0"],
          ["self.I1","inst0.in1"],
          ["self.O","inst0.out"]
        ]
      },
      "Arbiter2":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "const_3_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h3"]}
          },
          "inst0":{
            "modref":"global.Add2"
          },
          "inst1":{
            "modref":"global.LUT2_2"
          },
          "inst2":{
            "modref":"global.LUT2_2"
          }
        },
        "connections":[
          ["inst0.I1","const_3_2.out"],
          ["self.I","inst0.I0"],
          ["inst1.I1","inst0.O.0"],
          ["inst2.I1","inst0.O.1"],
          ["self.I.0","inst1.I0"],
          ["self.O.0","inst1.O"],
          ["self.I.1","inst2.I0"],
          ["self.O.1","inst2.O"]
        ]
      },
      "LUT2_2":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "genref":"commonlib.lutN",
            "genargs":{"N":["Int",2]},
            "modargs":{"init":[["BitVector",4],"4'h2"]}
          }
        },
        "connections":[
          ["self.I0","inst0.in.0"],
          ["self.I1","inst0.in.1"],
          ["self.O","inst0.out"]
        ]
      }
    }
  }
}
}