$date
	Thu Aug 25 16:15:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module struct_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 1 ' k1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
0#
1"
1!
$end
#20
0!
1$
#40
0"
1%
0$
#60
1&
0%
#80
1!
1"
0&
1#
#100
0"
0'
0!
1$
#120
1'
1%
0$
#140
1&
0%
#160
1"
1%
0#
#180
0"
0%
1$
#200
0&
1%
#220
1"
0'
1#
#240
1&
0%
#260
1'
1%
0$
#280
1$
0#
#300
