Folder for 2d convolution on VHDL.

Ressources:
https://www.youtube.com/watch?v=Zm3KzhahbUg

(not sure what files i need to version control exactly, in particular, the output buffer IP from IP catalogue - fifo generator for axi stream)