
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wipefs_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402140 <.init>:
  402140:	stp	x29, x30, [sp, #-16]!
  402144:	mov	x29, sp
  402148:	bl	4027e0 <ferror@plt+0x60>
  40214c:	ldp	x29, x30, [sp], #16
  402150:	ret

Disassembly of section .plt:

0000000000402160 <memcpy@plt-0x20>:
  402160:	stp	x16, x30, [sp, #-16]!
  402164:	adrp	x16, 417000 <ferror@plt+0x14880>
  402168:	ldr	x17, [x16, #4088]
  40216c:	add	x16, x16, #0xff8
  402170:	br	x17
  402174:	nop
  402178:	nop
  40217c:	nop

0000000000402180 <memcpy@plt>:
  402180:	adrp	x16, 418000 <ferror@plt+0x15880>
  402184:	ldr	x17, [x16]
  402188:	add	x16, x16, #0x0
  40218c:	br	x17

0000000000402190 <scols_column_set_json_type@plt>:
  402190:	adrp	x16, 418000 <ferror@plt+0x15880>
  402194:	ldr	x17, [x16, #8]
  402198:	add	x16, x16, #0x8
  40219c:	br	x17

00000000004021a0 <_exit@plt>:
  4021a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021a4:	ldr	x17, [x16, #16]
  4021a8:	add	x16, x16, #0x10
  4021ac:	br	x17

00000000004021b0 <strtoul@plt>:
  4021b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021b4:	ldr	x17, [x16, #24]
  4021b8:	add	x16, x16, #0x18
  4021bc:	br	x17

00000000004021c0 <strlen@plt>:
  4021c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021c4:	ldr	x17, [x16, #32]
  4021c8:	add	x16, x16, #0x20
  4021cc:	br	x17

00000000004021d0 <fputs@plt>:
  4021d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021d4:	ldr	x17, [x16, #40]
  4021d8:	add	x16, x16, #0x28
  4021dc:	br	x17

00000000004021e0 <exit@plt>:
  4021e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021e4:	ldr	x17, [x16, #48]
  4021e8:	add	x16, x16, #0x30
  4021ec:	br	x17

00000000004021f0 <dup@plt>:
  4021f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021f4:	ldr	x17, [x16, #56]
  4021f8:	add	x16, x16, #0x38
  4021fc:	br	x17

0000000000402200 <scols_line_refer_data@plt>:
  402200:	adrp	x16, 418000 <ferror@plt+0x15880>
  402204:	ldr	x17, [x16, #64]
  402208:	add	x16, x16, #0x40
  40220c:	br	x17

0000000000402210 <blkid_do_probe@plt>:
  402210:	adrp	x16, 418000 <ferror@plt+0x15880>
  402214:	ldr	x17, [x16, #72]
  402218:	add	x16, x16, #0x48
  40221c:	br	x17

0000000000402220 <strtoll@plt>:
  402220:	adrp	x16, 418000 <ferror@plt+0x15880>
  402224:	ldr	x17, [x16, #80]
  402228:	add	x16, x16, #0x50
  40222c:	br	x17

0000000000402230 <scols_table_set_name@plt>:
  402230:	adrp	x16, 418000 <ferror@plt+0x15880>
  402234:	ldr	x17, [x16, #88]
  402238:	add	x16, x16, #0x58
  40223c:	br	x17

0000000000402240 <blkid_probe_lookup_value@plt>:
  402240:	adrp	x16, 418000 <ferror@plt+0x15880>
  402244:	ldr	x17, [x16, #96]
  402248:	add	x16, x16, #0x60
  40224c:	br	x17

0000000000402250 <strtod@plt>:
  402250:	adrp	x16, 418000 <ferror@plt+0x15880>
  402254:	ldr	x17, [x16, #104]
  402258:	add	x16, x16, #0x68
  40225c:	br	x17

0000000000402260 <scols_table_enable_noheadings@plt>:
  402260:	adrp	x16, 418000 <ferror@plt+0x15880>
  402264:	ldr	x17, [x16, #112]
  402268:	add	x16, x16, #0x70
  40226c:	br	x17

0000000000402270 <scols_column_get_header@plt>:
  402270:	adrp	x16, 418000 <ferror@plt+0x15880>
  402274:	ldr	x17, [x16, #120]
  402278:	add	x16, x16, #0x78
  40227c:	br	x17

0000000000402280 <scols_table_new_column@plt>:
  402280:	adrp	x16, 418000 <ferror@plt+0x15880>
  402284:	ldr	x17, [x16, #128]
  402288:	add	x16, x16, #0x80
  40228c:	br	x17

0000000000402290 <blkid_new_probe_from_filename@plt>:
  402290:	adrp	x16, 418000 <ferror@plt+0x15880>
  402294:	ldr	x17, [x16, #136]
  402298:	add	x16, x16, #0x88
  40229c:	br	x17

00000000004022a0 <scols_free_iter@plt>:
  4022a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022a4:	ldr	x17, [x16, #144]
  4022a8:	add	x16, x16, #0x90
  4022ac:	br	x17

00000000004022b0 <blkid_probe_enable_superblocks@plt>:
  4022b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022b4:	ldr	x17, [x16, #152]
  4022b8:	add	x16, x16, #0x98
  4022bc:	br	x17

00000000004022c0 <putc@plt>:
  4022c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022c4:	ldr	x17, [x16, #160]
  4022c8:	add	x16, x16, #0xa0
  4022cc:	br	x17

00000000004022d0 <__cxa_atexit@plt>:
  4022d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022d4:	ldr	x17, [x16, #168]
  4022d8:	add	x16, x16, #0xa8
  4022dc:	br	x17

00000000004022e0 <fputc@plt>:
  4022e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022e4:	ldr	x17, [x16, #176]
  4022e8:	add	x16, x16, #0xb0
  4022ec:	br	x17

00000000004022f0 <scols_table_enable_raw@plt>:
  4022f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022f4:	ldr	x17, [x16, #184]
  4022f8:	add	x16, x16, #0xb8
  4022fc:	br	x17

0000000000402300 <scols_table_set_column_separator@plt>:
  402300:	adrp	x16, 418000 <ferror@plt+0x15880>
  402304:	ldr	x17, [x16, #192]
  402308:	add	x16, x16, #0xc0
  40230c:	br	x17

0000000000402310 <blkid_probe_enable_partitions@plt>:
  402310:	adrp	x16, 418000 <ferror@plt+0x15880>
  402314:	ldr	x17, [x16, #200]
  402318:	add	x16, x16, #0xc8
  40231c:	br	x17

0000000000402320 <blkid_probe_step_back@plt>:
  402320:	adrp	x16, 418000 <ferror@plt+0x15880>
  402324:	ldr	x17, [x16, #208]
  402328:	add	x16, x16, #0xd0
  40232c:	br	x17

0000000000402330 <snprintf@plt>:
  402330:	adrp	x16, 418000 <ferror@plt+0x15880>
  402334:	ldr	x17, [x16, #216]
  402338:	add	x16, x16, #0xd8
  40233c:	br	x17

0000000000402340 <localeconv@plt>:
  402340:	adrp	x16, 418000 <ferror@plt+0x15880>
  402344:	ldr	x17, [x16, #224]
  402348:	add	x16, x16, #0xe0
  40234c:	br	x17

0000000000402350 <fileno@plt>:
  402350:	adrp	x16, 418000 <ferror@plt+0x15880>
  402354:	ldr	x17, [x16, #232]
  402358:	add	x16, x16, #0xe8
  40235c:	br	x17

0000000000402360 <blkid_probe_set_device@plt>:
  402360:	adrp	x16, 418000 <ferror@plt+0x15880>
  402364:	ldr	x17, [x16, #240]
  402368:	add	x16, x16, #0xf0
  40236c:	br	x17

0000000000402370 <fsync@plt>:
  402370:	adrp	x16, 418000 <ferror@plt+0x15880>
  402374:	ldr	x17, [x16, #248]
  402378:	add	x16, x16, #0xf8
  40237c:	br	x17

0000000000402380 <malloc@plt>:
  402380:	adrp	x16, 418000 <ferror@plt+0x15880>
  402384:	ldr	x17, [x16, #256]
  402388:	add	x16, x16, #0x100
  40238c:	br	x17

0000000000402390 <open@plt>:
  402390:	adrp	x16, 418000 <ferror@plt+0x15880>
  402394:	ldr	x17, [x16, #264]
  402398:	add	x16, x16, #0x108
  40239c:	br	x17

00000000004023a0 <__strtol_internal@plt>:
  4023a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023a4:	ldr	x17, [x16, #272]
  4023a8:	add	x16, x16, #0x110
  4023ac:	br	x17

00000000004023b0 <strncmp@plt>:
  4023b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023b4:	ldr	x17, [x16, #280]
  4023b8:	add	x16, x16, #0x118
  4023bc:	br	x17

00000000004023c0 <bindtextdomain@plt>:
  4023c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023c4:	ldr	x17, [x16, #288]
  4023c8:	add	x16, x16, #0x120
  4023cc:	br	x17

00000000004023d0 <__libc_start_main@plt>:
  4023d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023d4:	ldr	x17, [x16, #296]
  4023d8:	add	x16, x16, #0x128
  4023dc:	br	x17

00000000004023e0 <fgetc@plt>:
  4023e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023e4:	ldr	x17, [x16, #304]
  4023e8:	add	x16, x16, #0x130
  4023ec:	br	x17

00000000004023f0 <scols_new_table@plt>:
  4023f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023f4:	ldr	x17, [x16, #312]
  4023f8:	add	x16, x16, #0x138
  4023fc:	br	x17

0000000000402400 <blkid_probe_is_wholedisk@plt>:
  402400:	adrp	x16, 418000 <ferror@plt+0x15880>
  402404:	ldr	x17, [x16, #320]
  402408:	add	x16, x16, #0x140
  40240c:	br	x17

0000000000402410 <blkid_probe_set_superblocks_flags@plt>:
  402410:	adrp	x16, 418000 <ferror@plt+0x15880>
  402414:	ldr	x17, [x16, #328]
  402418:	add	x16, x16, #0x148
  40241c:	br	x17

0000000000402420 <__strtoul_internal@plt>:
  402420:	adrp	x16, 418000 <ferror@plt+0x15880>
  402424:	ldr	x17, [x16, #336]
  402428:	add	x16, x16, #0x150
  40242c:	br	x17

0000000000402430 <calloc@plt>:
  402430:	adrp	x16, 418000 <ferror@plt+0x15880>
  402434:	ldr	x17, [x16, #344]
  402438:	add	x16, x16, #0x158
  40243c:	br	x17

0000000000402440 <__xpg_basename@plt>:
  402440:	adrp	x16, 418000 <ferror@plt+0x15880>
  402444:	ldr	x17, [x16, #352]
  402448:	add	x16, x16, #0x160
  40244c:	br	x17

0000000000402450 <strdup@plt>:
  402450:	adrp	x16, 418000 <ferror@plt+0x15880>
  402454:	ldr	x17, [x16, #360]
  402458:	add	x16, x16, #0x168
  40245c:	br	x17

0000000000402460 <scols_table_new_line@plt>:
  402460:	adrp	x16, 418000 <ferror@plt+0x15880>
  402464:	ldr	x17, [x16, #368]
  402468:	add	x16, x16, #0x170
  40246c:	br	x17

0000000000402470 <scols_unref_table@plt>:
  402470:	adrp	x16, 418000 <ferror@plt+0x15880>
  402474:	ldr	x17, [x16, #376]
  402478:	add	x16, x16, #0x178
  40247c:	br	x17

0000000000402480 <close@plt>:
  402480:	adrp	x16, 418000 <ferror@plt+0x15880>
  402484:	ldr	x17, [x16, #384]
  402488:	add	x16, x16, #0x180
  40248c:	br	x17

0000000000402490 <__gmon_start__@plt>:
  402490:	adrp	x16, 418000 <ferror@plt+0x15880>
  402494:	ldr	x17, [x16, #392]
  402498:	add	x16, x16, #0x188
  40249c:	br	x17

00000000004024a0 <write@plt>:
  4024a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024a4:	ldr	x17, [x16, #400]
  4024a8:	add	x16, x16, #0x190
  4024ac:	br	x17

00000000004024b0 <abort@plt>:
  4024b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024b4:	ldr	x17, [x16, #408]
  4024b8:	add	x16, x16, #0x198
  4024bc:	br	x17

00000000004024c0 <scols_table_is_empty@plt>:
  4024c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024c4:	ldr	x17, [x16, #416]
  4024c8:	add	x16, x16, #0x1a0
  4024cc:	br	x17

00000000004024d0 <puts@plt>:
  4024d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024d4:	ldr	x17, [x16, #424]
  4024d8:	add	x16, x16, #0x1a8
  4024dc:	br	x17

00000000004024e0 <textdomain@plt>:
  4024e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024e4:	ldr	x17, [x16, #432]
  4024e8:	add	x16, x16, #0x1b0
  4024ec:	br	x17

00000000004024f0 <getopt_long@plt>:
  4024f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024f4:	ldr	x17, [x16, #440]
  4024f8:	add	x16, x16, #0x1b8
  4024fc:	br	x17

0000000000402500 <strcmp@plt>:
  402500:	adrp	x16, 418000 <ferror@plt+0x15880>
  402504:	ldr	x17, [x16, #448]
  402508:	add	x16, x16, #0x1c0
  40250c:	br	x17

0000000000402510 <warn@plt>:
  402510:	adrp	x16, 418000 <ferror@plt+0x15880>
  402514:	ldr	x17, [x16, #456]
  402518:	add	x16, x16, #0x1c8
  40251c:	br	x17

0000000000402520 <__ctype_b_loc@plt>:
  402520:	adrp	x16, 418000 <ferror@plt+0x15880>
  402524:	ldr	x17, [x16, #464]
  402528:	add	x16, x16, #0x1d0
  40252c:	br	x17

0000000000402530 <blkid_probe_set_partitions_flags@plt>:
  402530:	adrp	x16, 418000 <ferror@plt+0x15880>
  402534:	ldr	x17, [x16, #472]
  402538:	add	x16, x16, #0x1d8
  40253c:	br	x17

0000000000402540 <strtol@plt>:
  402540:	adrp	x16, 418000 <ferror@plt+0x15880>
  402544:	ldr	x17, [x16, #480]
  402548:	add	x16, x16, #0x1e0
  40254c:	br	x17

0000000000402550 <scols_table_next_column@plt>:
  402550:	adrp	x16, 418000 <ferror@plt+0x15880>
  402554:	ldr	x17, [x16, #488]
  402558:	add	x16, x16, #0x1e8
  40255c:	br	x17

0000000000402560 <blkid_new_probe@plt>:
  402560:	adrp	x16, 418000 <ferror@plt+0x15880>
  402564:	ldr	x17, [x16, #496]
  402568:	add	x16, x16, #0x1f0
  40256c:	br	x17

0000000000402570 <scols_cell_get_data@plt>:
  402570:	adrp	x16, 418000 <ferror@plt+0x15880>
  402574:	ldr	x17, [x16, #504]
  402578:	add	x16, x16, #0x1f8
  40257c:	br	x17

0000000000402580 <free@plt>:
  402580:	adrp	x16, 418000 <ferror@plt+0x15880>
  402584:	ldr	x17, [x16, #512]
  402588:	add	x16, x16, #0x200
  40258c:	br	x17

0000000000402590 <scols_table_enable_json@plt>:
  402590:	adrp	x16, 418000 <ferror@plt+0x15880>
  402594:	ldr	x17, [x16, #520]
  402598:	add	x16, x16, #0x208
  40259c:	br	x17

00000000004025a0 <strncasecmp@plt>:
  4025a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025a4:	ldr	x17, [x16, #528]
  4025a8:	add	x16, x16, #0x210
  4025ac:	br	x17

00000000004025b0 <nanosleep@plt>:
  4025b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025b4:	ldr	x17, [x16, #536]
  4025b8:	add	x16, x16, #0x218
  4025bc:	br	x17

00000000004025c0 <vasprintf@plt>:
  4025c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025c4:	ldr	x17, [x16, #544]
  4025c8:	add	x16, x16, #0x220
  4025cc:	br	x17

00000000004025d0 <strndup@plt>:
  4025d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025d4:	ldr	x17, [x16, #552]
  4025d8:	add	x16, x16, #0x228
  4025dc:	br	x17

00000000004025e0 <strspn@plt>:
  4025e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025e4:	ldr	x17, [x16, #560]
  4025e8:	add	x16, x16, #0x230
  4025ec:	br	x17

00000000004025f0 <strchr@plt>:
  4025f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025f4:	ldr	x17, [x16, #568]
  4025f8:	add	x16, x16, #0x238
  4025fc:	br	x17

0000000000402600 <fwrite@plt>:
  402600:	adrp	x16, 418000 <ferror@plt+0x15880>
  402604:	ldr	x17, [x16, #576]
  402608:	add	x16, x16, #0x240
  40260c:	br	x17

0000000000402610 <blkid_free_probe@plt>:
  402610:	adrp	x16, 418000 <ferror@plt+0x15880>
  402614:	ldr	x17, [x16, #584]
  402618:	add	x16, x16, #0x248
  40261c:	br	x17

0000000000402620 <dcngettext@plt>:
  402620:	adrp	x16, 418000 <ferror@plt+0x15880>
  402624:	ldr	x17, [x16, #592]
  402628:	add	x16, x16, #0x250
  40262c:	br	x17

0000000000402630 <fflush@plt>:
  402630:	adrp	x16, 418000 <ferror@plt+0x15880>
  402634:	ldr	x17, [x16, #600]
  402638:	add	x16, x16, #0x258
  40263c:	br	x17

0000000000402640 <blkid_probe_hide_range@plt>:
  402640:	adrp	x16, 418000 <ferror@plt+0x15880>
  402644:	ldr	x17, [x16, #608]
  402648:	add	x16, x16, #0x260
  40264c:	br	x17

0000000000402650 <scols_print_table@plt>:
  402650:	adrp	x16, 418000 <ferror@plt+0x15880>
  402654:	ldr	x17, [x16, #616]
  402658:	add	x16, x16, #0x268
  40265c:	br	x17

0000000000402660 <warnx@plt>:
  402660:	adrp	x16, 418000 <ferror@plt+0x15880>
  402664:	ldr	x17, [x16, #624]
  402668:	add	x16, x16, #0x270
  40266c:	br	x17

0000000000402670 <memchr@plt>:
  402670:	adrp	x16, 418000 <ferror@plt+0x15880>
  402674:	ldr	x17, [x16, #632]
  402678:	add	x16, x16, #0x278
  40267c:	br	x17

0000000000402680 <scols_new_iter@plt>:
  402680:	adrp	x16, 418000 <ferror@plt+0x15880>
  402684:	ldr	x17, [x16, #640]
  402688:	add	x16, x16, #0x280
  40268c:	br	x17

0000000000402690 <__fxstat@plt>:
  402690:	adrp	x16, 418000 <ferror@plt+0x15880>
  402694:	ldr	x17, [x16, #648]
  402698:	add	x16, x16, #0x288
  40269c:	br	x17

00000000004026a0 <dcgettext@plt>:
  4026a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026a4:	ldr	x17, [x16, #656]
  4026a8:	add	x16, x16, #0x290
  4026ac:	br	x17

00000000004026b0 <errx@plt>:
  4026b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026b4:	ldr	x17, [x16, #664]
  4026b8:	add	x16, x16, #0x298
  4026bc:	br	x17

00000000004026c0 <strcspn@plt>:
  4026c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026c4:	ldr	x17, [x16, #672]
  4026c8:	add	x16, x16, #0x2a0
  4026cc:	br	x17

00000000004026d0 <printf@plt>:
  4026d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026d4:	ldr	x17, [x16, #680]
  4026d8:	add	x16, x16, #0x2a8
  4026dc:	br	x17

00000000004026e0 <__assert_fail@plt>:
  4026e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026e4:	ldr	x17, [x16, #688]
  4026e8:	add	x16, x16, #0x2b0
  4026ec:	br	x17

00000000004026f0 <__errno_location@plt>:
  4026f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026f4:	ldr	x17, [x16, #696]
  4026f8:	add	x16, x16, #0x2b8
  4026fc:	br	x17

0000000000402700 <getenv@plt>:
  402700:	adrp	x16, 418000 <ferror@plt+0x15880>
  402704:	ldr	x17, [x16, #704]
  402708:	add	x16, x16, #0x2c0
  40270c:	br	x17

0000000000402710 <blkid_probe_get_fd@plt>:
  402710:	adrp	x16, 418000 <ferror@plt+0x15880>
  402714:	ldr	x17, [x16, #712]
  402718:	add	x16, x16, #0x2c8
  40271c:	br	x17

0000000000402720 <fprintf@plt>:
  402720:	adrp	x16, 418000 <ferror@plt+0x15880>
  402724:	ldr	x17, [x16, #720]
  402728:	add	x16, x16, #0x2d0
  40272c:	br	x17

0000000000402730 <scols_init_debug@plt>:
  402730:	adrp	x16, 418000 <ferror@plt+0x15880>
  402734:	ldr	x17, [x16, #728]
  402738:	add	x16, x16, #0x2d8
  40273c:	br	x17

0000000000402740 <err@plt>:
  402740:	adrp	x16, 418000 <ferror@plt+0x15880>
  402744:	ldr	x17, [x16, #736]
  402748:	add	x16, x16, #0x2e0
  40274c:	br	x17

0000000000402750 <ioctl@plt>:
  402750:	adrp	x16, 418000 <ferror@plt+0x15880>
  402754:	ldr	x17, [x16, #744]
  402758:	add	x16, x16, #0x2e8
  40275c:	br	x17

0000000000402760 <setlocale@plt>:
  402760:	adrp	x16, 418000 <ferror@plt+0x15880>
  402764:	ldr	x17, [x16, #752]
  402768:	add	x16, x16, #0x2f0
  40276c:	br	x17

0000000000402770 <blkid_do_wipe@plt>:
  402770:	adrp	x16, 418000 <ferror@plt+0x15880>
  402774:	ldr	x17, [x16, #760]
  402778:	add	x16, x16, #0x2f8
  40277c:	br	x17

0000000000402780 <ferror@plt>:
  402780:	adrp	x16, 418000 <ferror@plt+0x15880>
  402784:	ldr	x17, [x16, #768]
  402788:	add	x16, x16, #0x300
  40278c:	br	x17

Disassembly of section .text:

0000000000402790 <.text>:
  402790:	mov	x29, #0x0                   	// #0
  402794:	mov	x30, #0x0                   	// #0
  402798:	mov	x5, x0
  40279c:	ldr	x1, [sp]
  4027a0:	add	x2, sp, #0x8
  4027a4:	mov	x6, sp
  4027a8:	movz	x0, #0x0, lsl #48
  4027ac:	movk	x0, #0x0, lsl #32
  4027b0:	movk	x0, #0x40, lsl #16
  4027b4:	movk	x0, #0x289c
  4027b8:	movz	x3, #0x0, lsl #48
  4027bc:	movk	x3, #0x0, lsl #32
  4027c0:	movk	x3, #0x40, lsl #16
  4027c4:	movk	x3, #0x62f8
  4027c8:	movz	x4, #0x0, lsl #48
  4027cc:	movk	x4, #0x0, lsl #32
  4027d0:	movk	x4, #0x40, lsl #16
  4027d4:	movk	x4, #0x6378
  4027d8:	bl	4023d0 <__libc_start_main@plt>
  4027dc:	bl	4024b0 <abort@plt>
  4027e0:	adrp	x0, 417000 <ferror@plt+0x14880>
  4027e4:	ldr	x0, [x0, #4064]
  4027e8:	cbz	x0, 4027f0 <ferror@plt+0x70>
  4027ec:	b	402490 <__gmon_start__@plt>
  4027f0:	ret
  4027f4:	nop
  4027f8:	adrp	x0, 418000 <ferror@plt+0x15880>
  4027fc:	add	x0, x0, #0x320
  402800:	adrp	x1, 418000 <ferror@plt+0x15880>
  402804:	add	x1, x1, #0x320
  402808:	cmp	x1, x0
  40280c:	b.eq	402824 <ferror@plt+0xa4>  // b.none
  402810:	adrp	x1, 406000 <ferror@plt+0x3880>
  402814:	ldr	x1, [x1, #936]
  402818:	cbz	x1, 402824 <ferror@plt+0xa4>
  40281c:	mov	x16, x1
  402820:	br	x16
  402824:	ret
  402828:	adrp	x0, 418000 <ferror@plt+0x15880>
  40282c:	add	x0, x0, #0x320
  402830:	adrp	x1, 418000 <ferror@plt+0x15880>
  402834:	add	x1, x1, #0x320
  402838:	sub	x1, x1, x0
  40283c:	lsr	x2, x1, #63
  402840:	add	x1, x2, x1, asr #3
  402844:	cmp	xzr, x1, asr #1
  402848:	asr	x1, x1, #1
  40284c:	b.eq	402864 <ferror@plt+0xe4>  // b.none
  402850:	adrp	x2, 406000 <ferror@plt+0x3880>
  402854:	ldr	x2, [x2, #944]
  402858:	cbz	x2, 402864 <ferror@plt+0xe4>
  40285c:	mov	x16, x2
  402860:	br	x16
  402864:	ret
  402868:	stp	x29, x30, [sp, #-32]!
  40286c:	mov	x29, sp
  402870:	str	x19, [sp, #16]
  402874:	adrp	x19, 418000 <ferror@plt+0x15880>
  402878:	ldrb	w0, [x19, #840]
  40287c:	cbnz	w0, 40288c <ferror@plt+0x10c>
  402880:	bl	4027f8 <ferror@plt+0x78>
  402884:	mov	w0, #0x1                   	// #1
  402888:	strb	w0, [x19, #840]
  40288c:	ldr	x19, [sp, #16]
  402890:	ldp	x29, x30, [sp], #32
  402894:	ret
  402898:	b	402828 <ferror@plt+0xa8>
  40289c:	sub	sp, sp, #0x140
  4028a0:	stp	x26, x25, [sp, #256]
  4028a4:	mov	x26, x1
  4028a8:	adrp	x1, 406000 <ferror@plt+0x3880>
  4028ac:	stp	x20, x19, [sp, #304]
  4028b0:	mov	w20, w0
  4028b4:	movi	v0.2d, #0x0
  4028b8:	add	x1, x1, #0x89b
  4028bc:	mov	w0, #0x6                   	// #6
  4028c0:	stp	x29, x30, [sp, #224]
  4028c4:	stp	x28, x27, [sp, #240]
  4028c8:	stp	x24, x23, [sp, #272]
  4028cc:	stp	x22, x21, [sp, #288]
  4028d0:	add	x29, sp, #0xe0
  4028d4:	stp	q0, q0, [sp, #128]
  4028d8:	stp	q0, q0, [sp, #96]
  4028dc:	bl	402760 <setlocale@plt>
  4028e0:	adrp	x19, 406000 <ferror@plt+0x3880>
  4028e4:	add	x19, x19, #0x811
  4028e8:	adrp	x1, 406000 <ferror@plt+0x3880>
  4028ec:	add	x1, x1, #0x81c
  4028f0:	mov	x0, x19
  4028f4:	bl	4023c0 <bindtextdomain@plt>
  4028f8:	mov	x0, x19
  4028fc:	bl	4024e0 <textdomain@plt>
  402900:	adrp	x0, 404000 <ferror@plt+0x1880>
  402904:	add	x0, x0, #0x30
  402908:	bl	406380 <ferror@plt+0x3c00>
  40290c:	adrp	x2, 406000 <ferror@plt+0x3880>
  402910:	adrp	x3, 406000 <ferror@plt+0x3880>
  402914:	add	x2, x2, #0x82e
  402918:	add	x3, x3, #0x4b8
  40291c:	mov	w0, w20
  402920:	mov	x1, x26
  402924:	mov	x4, xzr
  402928:	str	w20, [sp, #76]
  40292c:	bl	4024f0 <getopt_long@plt>
  402930:	cmn	w0, #0x1
  402934:	str	x26, [sp, #48]
  402938:	b.eq	402b6c <ferror@plt+0x3ec>  // b.none
  40293c:	ldr	x8, [sp, #104]
  402940:	ldr	x19, [sp, #120]
  402944:	adrp	x24, 406000 <ferror@plt+0x3880>
  402948:	adrp	x22, 406000 <ferror@plt+0x3880>
  40294c:	adrp	x23, 406000 <ferror@plt+0x3880>
  402950:	adrp	x28, 406000 <ferror@plt+0x3880>
  402954:	mov	x25, xzr
  402958:	mov	w27, wzr
  40295c:	mov	w21, wzr
  402960:	add	x24, x24, #0x456
  402964:	add	x22, x22, #0x82e
  402968:	add	x23, x23, #0x4b8
  40296c:	add	x28, x28, #0x67c
  402970:	str	xzr, [sp, #24]
  402974:	stp	xzr, xzr, [sp, #56]
  402978:	str	xzr, [sp, #80]
  40297c:	str	x8, [sp, #40]
  402980:	b	4029b4 <ferror@plt+0x234>
  402984:	mov	w8, w27
  402988:	orr	w8, w27, #0x1
  40298c:	mov	w27, w8
  402990:	strb	w8, [sp, #152]
  402994:	ldr	w0, [sp, #76]
  402998:	mov	x1, x26
  40299c:	mov	x2, x22
  4029a0:	mov	x3, x23
  4029a4:	mov	x4, xzr
  4029a8:	bl	4024f0 <getopt_long@plt>
  4029ac:	cmn	w0, #0x1
  4029b0:	b.eq	402b58 <ferror@plt+0x3d8>  // b.none
  4029b4:	cmp	w0, #0x4f
  4029b8:	mov	w8, w21
  4029bc:	b.ge	4029ec <ferror@plt+0x26c>  // b.tcont
  4029c0:	mov	w21, w8
  4029c4:	sub	w8, w0, #0x4a
  4029c8:	cmp	w8, #0x2a
  4029cc:	b.hi	4036a4 <ferror@plt+0xf24>  // b.pmore
  4029d0:	adr	x9, 402984 <ferror@plt+0x204>
  4029d4:	ldrh	w10, [x24, x8, lsl #1]
  4029d8:	add	x9, x9, x10, lsl #2
  4029dc:	br	x9
  4029e0:	mov	w8, w27
  4029e4:	orr	w8, w27, #0x20
  4029e8:	b	40298c <ferror@plt+0x20c>
  4029ec:	mov	w10, #0x4f                  	// #79
  4029f0:	mov	x9, x28
  4029f4:	cmp	w10, w0
  4029f8:	b.eq	402a10 <ferror@plt+0x290>  // b.none
  4029fc:	ldr	w10, [x9], #4
  402a00:	cbz	w10, 4029c0 <ferror@plt+0x240>
  402a04:	cmp	w10, w0
  402a08:	b.le	4029f4 <ferror@plt+0x274>
  402a0c:	b	4029c0 <ferror@plt+0x240>
  402a10:	mov	w21, w0
  402a14:	cbz	w8, 4029c4 <ferror@plt+0x244>
  402a18:	cmp	w8, w0
  402a1c:	mov	w21, w0
  402a20:	b.eq	4029c4 <ferror@plt+0x244>  // b.none
  402a24:	b	4037a4 <ferror@plt+0x1024>
  402a28:	mov	w8, w27
  402a2c:	orr	w8, w27, #0x10
  402a30:	b	40298c <ferror@plt+0x20c>
  402a34:	mov	w8, w27
  402a38:	orr	w8, w27, #0x8
  402a3c:	b	40298c <ferror@plt+0x20c>
  402a40:	mov	w8, w27
  402a44:	orr	w8, w27, #0xffffffc0
  402a48:	b	40298c <ferror@plt+0x20c>
  402a4c:	adrp	x8, 418000 <ferror@plt+0x15880>
  402a50:	ldr	x8, [x8, #808]
  402a54:	str	x8, [sp, #40]
  402a58:	b	402994 <ferror@plt+0x214>
  402a5c:	adrp	x8, 418000 <ferror@plt+0x15880>
  402a60:	ldr	x8, [x8, #808]
  402a64:	str	x8, [sp, #56]
  402a68:	b	402994 <ferror@plt+0x214>
  402a6c:	mov	w8, w27
  402a70:	orr	w8, w27, #0x2
  402a74:	b	40298c <ferror@plt+0x20c>
  402a78:	mov	w8, w27
  402a7c:	orr	w8, w27, #0x40
  402a80:	b	40298c <ferror@plt+0x20c>
  402a84:	adrp	x8, 418000 <ferror@plt+0x15880>
  402a88:	mov	x20, x25
  402a8c:	mov	x25, x19
  402a90:	ldr	x19, [x8, #808]
  402a94:	adrp	x1, 406000 <ferror@plt+0x3880>
  402a98:	mov	w2, #0x5                   	// #5
  402a9c:	mov	x0, xzr
  402aa0:	add	x1, x1, #0x83f
  402aa4:	bl	4026a0 <dcgettext@plt>
  402aa8:	mov	x1, x0
  402aac:	mov	x0, x19
  402ab0:	bl	405390 <ferror@plt+0x2c10>
  402ab4:	ldr	x8, [sp, #80]
  402ab8:	mov	x19, x0
  402abc:	cbz	x8, 402ae8 <ferror@plt+0x368>
  402ac0:	mov	x26, x8
  402ac4:	ldr	x8, [x8]
  402ac8:	cmp	x8, x19
  402acc:	b.eq	402b48 <ferror@plt+0x3c8>  // b.none
  402ad0:	ldr	x8, [x26, #56]
  402ad4:	cbnz	x8, 402ac0 <ferror@plt+0x340>
  402ad8:	b	402aec <ferror@plt+0x36c>
  402adc:	mov	w8, w27
  402ae0:	orr	w8, w27, #0x4
  402ae4:	b	40298c <ferror@plt+0x20c>
  402ae8:	mov	x26, xzr
  402aec:	mov	w0, #0x1                   	// #1
  402af0:	mov	w1, #0x48                  	// #72
  402af4:	bl	402430 <calloc@plt>
  402af8:	cbz	x0, 403920 <ferror@plt+0x11a0>
  402afc:	ldr	x8, [sp, #24]
  402b00:	str	x19, [x0]
  402b04:	cbz	x26, 402b0c <ferror@plt+0x38c>
  402b08:	str	x0, [x26, #56]
  402b0c:	ldr	x9, [sp, #80]
  402b10:	ldr	x26, [sp, #48]
  402b14:	mov	x19, x25
  402b18:	cmp	x9, #0x0
  402b1c:	csel	x8, x0, x8, eq  // eq = none
  402b20:	str	x8, [sp, #24]
  402b24:	ldr	x8, [sp, #64]
  402b28:	csel	x19, x0, x25, eq  // eq = none
  402b2c:	mov	x25, x20
  402b30:	csel	x9, x0, x9, eq  // eq = none
  402b34:	csel	x8, x0, x8, eq  // eq = none
  402b38:	str	x8, [sp, #64]
  402b3c:	csel	x25, x0, x20, eq  // eq = none
  402b40:	str	x9, [sp, #80]
  402b44:	b	402994 <ferror@plt+0x214>
  402b48:	ldr	x26, [sp, #48]
  402b4c:	mov	x19, x25
  402b50:	mov	x25, x20
  402b54:	b	402994 <ferror@plt+0x214>
  402b58:	ldr	x8, [sp, #40]
  402b5c:	ldp	x20, x21, [sp, #56]
  402b60:	str	x19, [sp, #120]
  402b64:	str	x8, [sp, #104]
  402b68:	b	402b80 <ferror@plt+0x400>
  402b6c:	str	xzr, [sp, #24]
  402b70:	mov	x21, xzr
  402b74:	mov	x25, xzr
  402b78:	mov	w27, wzr
  402b7c:	mov	x20, xzr
  402b80:	adrp	x19, 418000 <ferror@plt+0x15880>
  402b84:	ldr	w8, [x19, #816]
  402b88:	ldr	w9, [sp, #76]
  402b8c:	cmp	w8, w9
  402b90:	b.eq	403940 <ferror@plt+0x11c0>  // b.none
  402b94:	mov	w8, #0xa                   	// #10
  402b98:	and	w8, w27, w8
  402b9c:	cmp	w8, #0x8
  402ba0:	b.ne	402bc0 <ferror@plt+0x440>  // b.any
  402ba4:	cbnz	x25, 402bc0 <ferror@plt+0x440>
  402ba8:	adrp	x1, 406000 <ferror@plt+0x3880>
  402bac:	add	x1, x1, #0x8b0
  402bb0:	mov	w2, #0x5                   	// #5
  402bb4:	mov	x0, xzr
  402bb8:	bl	4026a0 <dcgettext@plt>
  402bbc:	bl	402660 <warnx@plt>
  402bc0:	tbnz	w27, #1, 402c1c <ferror@plt+0x49c>
  402bc4:	cbnz	x21, 402c1c <ferror@plt+0x49c>
  402bc8:	adrp	x22, 418000 <ferror@plt+0x15880>
  402bcc:	add	x22, x22, #0x350
  402bd0:	ldr	x8, [x22]
  402bd4:	sxtb	w19, w27
  402bd8:	mov	w10, #0x4                   	// #4
  402bdc:	add	x9, x8, #0x1
  402be0:	str	x9, [x22]
  402be4:	tbnz	w19, #31, 4030dc <ferror@plt+0x95c>
  402be8:	adrp	x13, 418000 <ferror@plt+0x15880>
  402bec:	add	x13, x13, #0x360
  402bf0:	mov	w18, #0x6                   	// #6
  402bf4:	mov	w11, wzr
  402bf8:	mov	w14, #0x1                   	// #1
  402bfc:	mov	w15, #0x3                   	// #3
  402c00:	mov	w16, #0x5                   	// #5
  402c04:	mov	w12, #0x4                   	// #4
  402c08:	add	x17, x13, x9, lsl #2
  402c0c:	add	x9, x8, #0x2
  402c10:	str	w18, [x13, x8, lsl #2]
  402c14:	mov	w13, #0x3                   	// #3
  402c18:	b	4030fc <ferror@plt+0x97c>
  402c1c:	ldr	w8, [x19, #816]
  402c20:	ldr	w9, [sp, #76]
  402c24:	subs	w9, w9, w8
  402c28:	sxtw	x21, w9
  402c2c:	str	x21, [sp, #128]
  402c30:	b.le	403088 <ferror@plt+0x908>
  402c34:	adrp	x9, 406000 <ferror@plt+0x3880>
  402c38:	ldr	q0, [x9, #960]
  402c3c:	adrp	x26, 407000 <ferror@plt+0x4880>
  402c40:	adrp	x25, 418000 <ferror@plt+0x15880>
  402c44:	add	x26, x26, #0xc2
  402c48:	stp	xzr, xzr, [sp, #8]
  402c4c:	str	q0, [sp, #80]
  402c50:	b	402c90 <ferror@plt+0x510>
  402c54:	ldr	x21, [sp, #32]
  402c58:	mov	x0, x23
  402c5c:	bl	402710 <blkid_probe_get_fd@plt>
  402c60:	bl	402480 <close@plt>
  402c64:	mov	x0, x23
  402c68:	bl	402610 <blkid_free_probe@plt>
  402c6c:	ldur	x0, [x29, #-48]
  402c70:	bl	402580 <free@plt>
  402c74:	adrp	x19, 418000 <ferror@plt+0x15880>
  402c78:	ldr	w8, [x19, #816]
  402c7c:	ldr	w9, [sp, #76]
  402c80:	sub	x21, x21, #0x1
  402c84:	str	x21, [sp, #128]
  402c88:	cmp	w8, w9
  402c8c:	b.ge	403090 <ferror@plt+0x910>  // b.tcont
  402c90:	add	w9, w8, #0x1
  402c94:	str	w9, [x19, #816]
  402c98:	ldr	x9, [sp, #48]
  402c9c:	tst	w27, #0x10
  402ca0:	ldr	x24, [x9, w8, sxtw #3]
  402ca4:	mov	w8, #0x2                   	// #2
  402ca8:	mov	w9, #0x82                  	// #130
  402cac:	csel	w1, w9, w8, eq  // eq = none
  402cb0:	mov	x0, x24
  402cb4:	stur	xzr, [x29, #-48]
  402cb8:	str	x24, [sp, #96]
  402cbc:	str	w1, [sp, #40]
  402cc0:	bl	404140 <ferror@plt+0x19c0>
  402cc4:	cbz	x0, 402c74 <ferror@plt+0x4f4>
  402cc8:	mov	x23, x0
  402ccc:	tbz	w27, #3, 402d1c <ferror@plt+0x59c>
  402cd0:	adrp	x0, 406000 <ferror@plt+0x3880>
  402cd4:	add	x0, x0, #0x9ee
  402cd8:	bl	402700 <getenv@plt>
  402cdc:	cbz	x24, 403668 <ferror@plt+0xee8>
  402ce0:	mov	x19, x0
  402ce4:	mov	x0, x24
  402ce8:	bl	402450 <strdup@plt>
  402cec:	cbz	x0, 403634 <ferror@plt+0xeb4>
  402cf0:	cbz	x19, 403914 <ferror@plt+0x1194>
  402cf4:	mov	x20, x0
  402cf8:	bl	402440 <__xpg_basename@plt>
  402cfc:	adrp	x1, 406000 <ferror@plt+0x3880>
  402d00:	mov	x3, x0
  402d04:	sub	x0, x29, #0x30
  402d08:	add	x1, x1, #0xf60
  402d0c:	mov	x2, x19
  402d10:	bl	404558 <ferror@plt+0x1dd8>
  402d14:	mov	x0, x20
  402d18:	bl	402580 <free@plt>
  402d1c:	mov	x0, x23
  402d20:	str	x21, [sp, #32]
  402d24:	bl	402210 <blkid_do_probe@plt>
  402d28:	cbz	w0, 402df4 <ferror@plt+0x674>
  402d2c:	str	wzr, [sp, #56]
  402d30:	mov	w22, wzr
  402d34:	ldr	x19, [sp, #24]
  402d38:	cbz	x19, 402d7c <ferror@plt+0x5fc>
  402d3c:	adrp	x20, 406000 <ferror@plt+0x3880>
  402d40:	add	x20, x20, #0xfb0
  402d44:	b	402d50 <ferror@plt+0x5d0>
  402d48:	ldr	x19, [x19, #56]
  402d4c:	cbz	x19, 402d7c <ferror@plt+0x5fc>
  402d50:	ldrb	w8, [x19, #64]
  402d54:	tbnz	w8, #0, 402d48 <ferror@plt+0x5c8>
  402d58:	tbnz	w27, #2, 402d48 <ferror@plt+0x5c8>
  402d5c:	mov	w2, #0x5                   	// #5
  402d60:	mov	x0, xzr
  402d64:	mov	x1, x20
  402d68:	bl	4026a0 <dcgettext@plt>
  402d6c:	ldr	x2, [x19]
  402d70:	mov	x1, x24
  402d74:	bl	402660 <warnx@plt>
  402d78:	b	402d48 <ferror@plt+0x5c8>
  402d7c:	ldr	w8, [sp, #56]
  402d80:	cbz	w8, 402d9c <ferror@plt+0x61c>
  402d84:	adrp	x1, 406000 <ferror@plt+0x3880>
  402d88:	mov	w2, #0x5                   	// #5
  402d8c:	mov	x0, xzr
  402d90:	add	x1, x1, #0xfcb
  402d94:	bl	4026a0 <dcgettext@plt>
  402d98:	bl	402660 <warnx@plt>
  402d9c:	mov	x0, x23
  402da0:	bl	402710 <blkid_probe_get_fd@plt>
  402da4:	bl	402370 <fsync@plt>
  402da8:	ldr	w8, [sp, #40]
  402dac:	tbz	w8, #7, 402c54 <ferror@plt+0x4d4>
  402db0:	cbz	w22, 402c54 <ferror@plt+0x4d4>
  402db4:	ldr	x21, [sp, #32]
  402db8:	cmp	x21, #0x2
  402dbc:	b.cc	403074 <ferror@plt+0x8f4>  // b.lo, b.ul, b.last
  402dc0:	ldr	x0, [sp, #16]
  402dc4:	cbnz	x0, 402ddc <ferror@plt+0x65c>
  402dc8:	mov	w1, #0x8                   	// #8
  402dcc:	mov	x0, x21
  402dd0:	bl	402430 <calloc@plt>
  402dd4:	cbz	x0, 403964 <ferror@plt+0x11e4>
  402dd8:	str	x0, [sp, #136]
  402ddc:	ldr	x9, [sp, #8]
  402de0:	add	x8, x9, #0x1
  402de4:	str	x8, [sp, #144]
  402de8:	stp	x8, x0, [sp, #8]
  402dec:	str	x24, [x0, x9, lsl #3]
  402df0:	b	402c58 <ferror@plt+0x4d8>
  402df4:	mov	w22, wzr
  402df8:	str	wzr, [sp, #56]
  402dfc:	str	x23, [sp, #64]
  402e00:	b	402e10 <ferror@plt+0x690>
  402e04:	mov	x0, x23
  402e08:	bl	402210 <blkid_do_probe@plt>
  402e0c:	cbnz	w0, 402d34 <ferror@plt+0x5b4>
  402e10:	add	x0, sp, #0x60
  402e14:	sub	x3, x29, #0x40
  402e18:	sub	x4, x29, #0x38
  402e1c:	mov	x1, xzr
  402e20:	mov	x2, x23
  402e24:	stp	xzr, xzr, [x29, #-64]
  402e28:	bl	40422c <ferror@plt+0x1aac>
  402e2c:	mov	x21, x0
  402e30:	cbz	x0, 403014 <ferror@plt+0x894>
  402e34:	tbnz	w27, #4, 402e4c <ferror@plt+0x6cc>
  402e38:	ldrb	w8, [x21, #64]
  402e3c:	tbz	w8, #1, 402e4c <ferror@plt+0x6cc>
  402e40:	mov	x0, x23
  402e44:	bl	402400 <blkid_probe_is_wholedisk@plt>
  402e48:	cbz	w0, 402fec <ferror@plt+0x86c>
  402e4c:	ldur	x2, [x29, #-48]
  402e50:	cbz	x2, 402f40 <ferror@plt+0x7c0>
  402e54:	stur	xzr, [x29, #-40]
  402e58:	ldr	x3, [x21]
  402e5c:	adrp	x1, 406000 <ferror@plt+0x3880>
  402e60:	sub	x0, x29, #0x28
  402e64:	add	x1, x1, #0xff2
  402e68:	mov	x23, x26
  402e6c:	mov	w26, w22
  402e70:	mov	x22, x25
  402e74:	mov	x25, x24
  402e78:	mov	w24, w27
  402e7c:	bl	404558 <ferror@plt+0x1dd8>
  402e80:	ldur	x0, [x29, #-40]
  402e84:	mov	w1, #0x41                  	// #65
  402e88:	mov	w2, #0x180                 	// #384
  402e8c:	bl	402390 <open@plt>
  402e90:	tbnz	w0, #31, 403644 <ferror@plt+0xec4>
  402e94:	ldr	x28, [x21, #8]
  402e98:	mov	w27, w0
  402e9c:	cbz	x28, 402f18 <ferror@plt+0x798>
  402ea0:	ldr	x19, [x21, #16]
  402ea4:	bl	4026f0 <__errno_location@plt>
  402ea8:	mov	x20, x0
  402eac:	b	402eb4 <ferror@plt+0x734>
  402eb0:	cbz	x28, 402f18 <ferror@plt+0x798>
  402eb4:	mov	w0, w27
  402eb8:	mov	x1, x19
  402ebc:	mov	x2, x28
  402ec0:	str	wzr, [x20]
  402ec4:	bl	4024a0 <write@plt>
  402ec8:	cmp	x0, #0x1
  402ecc:	b.lt	402ee4 <ferror@plt+0x764>  // b.tstop
  402ed0:	ldr	w8, [x20]
  402ed4:	subs	x28, x28, x0
  402ed8:	add	x9, x19, x0
  402edc:	csel	x19, x19, x9, eq  // eq = none
  402ee0:	b	402ef8 <ferror@plt+0x778>
  402ee4:	ldr	w8, [x20]
  402ee8:	cmp	w8, #0xb
  402eec:	b.eq	402ef8 <ferror@plt+0x778>  // b.none
  402ef0:	cmp	w8, #0x4
  402ef4:	b.ne	403644 <ferror@plt+0xec4>  // b.any
  402ef8:	cmp	w8, #0xb
  402efc:	b.ne	402eb0 <ferror@plt+0x730>  // b.any
  402f00:	ldr	q0, [sp, #80]
  402f04:	sub	x0, x29, #0x20
  402f08:	mov	x1, xzr
  402f0c:	stur	q0, [x29, #-32]
  402f10:	bl	4025b0 <nanosleep@plt>
  402f14:	b	402eb0 <ferror@plt+0x730>
  402f18:	mov	w0, w27
  402f1c:	bl	402480 <close@plt>
  402f20:	ldur	x0, [x29, #-40]
  402f24:	bl	402580 <free@plt>
  402f28:	mov	w27, w24
  402f2c:	mov	x24, x25
  402f30:	mov	x25, x22
  402f34:	mov	w22, w26
  402f38:	mov	x26, x23
  402f3c:	ldr	x23, [sp, #64]
  402f40:	and	w1, w27, #0x1
  402f44:	mov	x0, x23
  402f48:	bl	402770 <blkid_do_wipe@plt>
  402f4c:	cbnz	w0, 4036ec <ferror@plt+0xf6c>
  402f50:	tbnz	w27, #2, 402fdc <ferror@plt+0x85c>
  402f54:	ldr	x3, [x21, #8]
  402f58:	adrp	x1, 407000 <ferror@plt+0x4880>
  402f5c:	adrp	x2, 407000 <ferror@plt+0x4880>
  402f60:	mov	w4, #0x5                   	// #5
  402f64:	mov	x0, xzr
  402f68:	add	x1, x1, #0x5e
  402f6c:	add	x2, x2, #0x8f
  402f70:	bl	402620 <dcngettext@plt>
  402f74:	ldp	x3, x2, [x21]
  402f78:	ldr	x4, [x21, #32]
  402f7c:	mov	x1, x24
  402f80:	bl	4026d0 <printf@plt>
  402f84:	ldr	x8, [x21, #8]
  402f88:	cbz	x8, 402fd0 <ferror@plt+0x850>
  402f8c:	mov	x19, xzr
  402f90:	b	402f9c <ferror@plt+0x81c>
  402f94:	cmp	x19, x8
  402f98:	b.cs	402fd0 <ferror@plt+0x850>  // b.hs, b.nlast
  402f9c:	ldr	x8, [x21, #16]
  402fa0:	mov	x0, x26
  402fa4:	ldrb	w1, [x8, x19]
  402fa8:	bl	4026d0 <printf@plt>
  402fac:	ldr	x8, [x21, #8]
  402fb0:	add	x19, x19, #0x1
  402fb4:	cmp	x19, x8
  402fb8:	b.cs	402f94 <ferror@plt+0x814>  // b.hs, b.nlast
  402fbc:	ldr	x1, [x25, #824]
  402fc0:	mov	w0, #0x20                  	// #32
  402fc4:	bl	4022e0 <fputc@plt>
  402fc8:	ldr	x8, [x21, #8]
  402fcc:	b	402f94 <ferror@plt+0x814>
  402fd0:	ldr	x1, [x25, #824]
  402fd4:	mov	w0, #0xa                   	// #10
  402fd8:	bl	4022c0 <putc@plt>
  402fdc:	ldrb	w8, [x21, #64]
  402fe0:	tst	w8, #0x2
  402fe4:	csinc	w22, w22, wzr, eq  // eq = none
  402fe8:	b	403030 <ferror@plt+0x8b0>
  402fec:	adrp	x1, 406000 <ferror@plt+0x3880>
  402ff0:	mov	w2, #0x5                   	// #5
  402ff4:	mov	x0, xzr
  402ff8:	add	x1, x1, #0xf6e
  402ffc:	bl	4026a0 <dcgettext@plt>
  403000:	ldr	x2, [x21, #32]
  403004:	mov	x1, x24
  403008:	bl	402660 <warnx@plt>
  40300c:	mov	w8, #0x1                   	// #1
  403010:	str	w8, [sp, #56]
  403014:	ldur	x2, [x29, #-56]
  403018:	cbz	x2, 403030 <ferror@plt+0x8b0>
  40301c:	ldur	x1, [x29, #-64]
  403020:	mov	x0, x23
  403024:	bl	402640 <blkid_probe_hide_range@plt>
  403028:	mov	x0, x23
  40302c:	bl	402320 <blkid_probe_step_back@plt>
  403030:	cbz	x21, 402e04 <ferror@plt+0x684>
  403034:	ldr	x0, [x21, #24]
  403038:	ldr	x19, [x21, #56]
  40303c:	bl	402580 <free@plt>
  403040:	ldr	x0, [x21, #32]
  403044:	bl	402580 <free@plt>
  403048:	ldr	x0, [x21, #16]
  40304c:	bl	402580 <free@plt>
  403050:	ldr	x0, [x21, #40]
  403054:	bl	402580 <free@plt>
  403058:	ldr	x0, [x21, #48]
  40305c:	bl	402580 <free@plt>
  403060:	mov	x0, x21
  403064:	bl	402580 <free@plt>
  403068:	mov	x21, x19
  40306c:	cbnz	x19, 403034 <ferror@plt+0x8b4>
  403070:	b	402e04 <ferror@plt+0x684>
  403074:	mov	x0, x23
  403078:	bl	402710 <blkid_probe_get_fd@plt>
  40307c:	mov	x1, x24
  403080:	bl	403ecc <ferror@plt+0x174c>
  403084:	b	402c58 <ferror@plt+0x4d8>
  403088:	mov	x22, xzr
  40308c:	b	403574 <ferror@plt+0xdf4>
  403090:	ldr	x23, [sp, #8]
  403094:	cbz	x23, 403570 <ferror@plt+0xdf0>
  403098:	ldr	x22, [sp, #16]
  40309c:	mov	x21, xzr
  4030a0:	b	4030b0 <ferror@plt+0x930>
  4030a4:	add	x21, x21, #0x1
  4030a8:	cmp	x21, x23
  4030ac:	b.cs	403574 <ferror@plt+0xdf4>  // b.hs, b.nlast
  4030b0:	ldr	x19, [x22, x21, lsl #3]
  4030b4:	mov	w1, wzr
  4030b8:	mov	x0, x19
  4030bc:	bl	402390 <open@plt>
  4030c0:	tbnz	w0, #31, 4030a4 <ferror@plt+0x924>
  4030c4:	mov	x1, x19
  4030c8:	mov	w20, w0
  4030cc:	bl	403ecc <ferror@plt+0x174c>
  4030d0:	mov	w0, w20
  4030d4:	bl	402480 <close@plt>
  4030d8:	b	4030a4 <ferror@plt+0x924>
  4030dc:	add	x14, x22, x8, lsl #2
  4030e0:	mov	w13, wzr
  4030e4:	mov	w12, #0x3                   	// #3
  4030e8:	mov	w11, #0x1                   	// #1
  4030ec:	mov	w15, #0x2                   	// #2
  4030f0:	mov	w16, #0x4                   	// #4
  4030f4:	add	x17, x14, #0x10
  4030f8:	mov	w14, #0x3                   	// #3
  4030fc:	str	w10, [x17]
  403100:	add	x10, x8, x15
  403104:	add	x1, x22, #0x10
  403108:	add	x12, x8, x12
  40310c:	add	x8, x8, x16
  403110:	str	w13, [x1, x9, lsl #2]
  403114:	str	w11, [x1, x10, lsl #2]
  403118:	str	x8, [x22]
  40311c:	str	w14, [x1, x12, lsl #2]
  403120:	cbz	x20, 403140 <ferror@plt+0x9c0>
  403124:	adrp	x4, 403000 <ferror@plt+0x880>
  403128:	add	x4, x4, #0xd1c
  40312c:	mov	w2, #0xe                   	// #14
  403130:	mov	x0, x20
  403134:	mov	x3, x22
  403138:	bl	405838 <ferror@plt+0x30b8>
  40313c:	tbnz	w0, #31, 403568 <ferror@plt+0xde8>
  403140:	mov	w0, wzr
  403144:	bl	402730 <scols_init_debug@plt>
  403148:	bl	4023f0 <scols_new_table@plt>
  40314c:	cbz	x0, 403978 <ferror@plt+0x11f8>
  403150:	mov	x25, x0
  403154:	tbnz	w27, #5, 403178 <ferror@plt+0x9f8>
  403158:	ubfx	w1, w27, #6, #1
  40315c:	mov	x0, x25
  403160:	bl	402260 <scols_table_enable_noheadings@plt>
  403164:	tbnz	w19, #31, 4031a4 <ferror@plt+0xa24>
  403168:	adrp	x20, 418000 <ferror@plt+0x15880>
  40316c:	ldr	x8, [x20, #848]
  403170:	cbnz	x8, 4031cc <ferror@plt+0xa4c>
  403174:	b	403230 <ferror@plt+0xab0>
  403178:	mov	w1, #0x1                   	// #1
  40317c:	mov	x0, x25
  403180:	bl	402590 <scols_table_enable_json@plt>
  403184:	adrp	x1, 406000 <ferror@plt+0x3880>
  403188:	add	x1, x1, #0xd77
  40318c:	mov	x0, x25
  403190:	bl	402230 <scols_table_set_name@plt>
  403194:	ubfx	w1, w27, #6, #1
  403198:	mov	x0, x25
  40319c:	bl	402260 <scols_table_enable_noheadings@plt>
  4031a0:	tbz	w19, #31, 403168 <ferror@plt+0x9e8>
  4031a4:	mov	w1, #0x1                   	// #1
  4031a8:	mov	x0, x25
  4031ac:	bl	4022f0 <scols_table_enable_raw@plt>
  4031b0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4031b4:	add	x1, x1, #0xd82
  4031b8:	mov	x0, x25
  4031bc:	bl	402300 <scols_table_set_column_separator@plt>
  4031c0:	adrp	x20, 418000 <ferror@plt+0x15880>
  4031c4:	ldr	x8, [x20, #848]
  4031c8:	cbz	x8, 403230 <ferror@plt+0xab0>
  4031cc:	adrp	x23, 406000 <ferror@plt+0x3880>
  4031d0:	mov	x19, xzr
  4031d4:	mov	x21, xzr
  4031d8:	add	x23, x23, #0x6f8
  4031dc:	mov	x24, #0x100000000           	// #4294967296
  4031e0:	tbnz	w27, #5, 403478 <ferror@plt+0xcf8>
  4031e4:	asr	x9, x19, #32
  4031e8:	cmp	x8, x9
  4031ec:	b.ls	403764 <ferror@plt+0xfe4>  // b.plast
  4031f0:	add	x8, x22, x9, lsl #2
  4031f4:	ldrsw	x8, [x8, #16]
  4031f8:	cmp	w8, #0x6
  4031fc:	b.gt	4035f0 <ferror@plt+0xe70>
  403200:	add	x8, x23, x8, lsl #5
  403204:	ldr	x1, [x8]
  403208:	ldr	d0, [x8, #8]
  40320c:	ldr	w2, [x8, #16]
  403210:	mov	x0, x25
  403214:	bl	402280 <scols_table_new_column@plt>
  403218:	cbz	x0, 403784 <ferror@plt+0x1004>
  40321c:	ldr	x8, [x20, #848]
  403220:	add	x21, x21, #0x1
  403224:	add	x19, x19, x24
  403228:	cmp	x21, x8
  40322c:	b.cc	4031e4 <ferror@plt+0xa64>  // b.lo, b.ul, b.last
  403230:	adrp	x10, 418000 <ferror@plt+0x15880>
  403234:	ldr	w8, [x10, #816]
  403238:	ldr	w9, [sp, #76]
  40323c:	str	w27, [sp, #64]
  403240:	str	x25, [sp, #80]
  403244:	str	x25, [sp, #112]
  403248:	cmp	w8, w9
  40324c:	b.ge	4034e4 <ferror@plt+0xd64>  // b.tcont
  403250:	adrp	x21, 406000 <ferror@plt+0x3880>
  403254:	adrp	x24, 406000 <ferror@plt+0x3880>
  403258:	adrp	x28, 418000 <ferror@plt+0x15880>
  40325c:	add	x21, x21, #0x4ac
  403260:	add	x24, x24, #0xece
  403264:	b	40327c <ferror@plt+0xafc>
  403268:	adrp	x10, 418000 <ferror@plt+0x15880>
  40326c:	ldr	w8, [x10, #816]
  403270:	ldr	w9, [sp, #76]
  403274:	cmp	w8, w9
  403278:	b.ge	4034e4 <ferror@plt+0xd64>  // b.tcont
  40327c:	add	w9, w8, #0x1
  403280:	str	w9, [x10, #816]
  403284:	ldr	x25, [x26, w8, sxtw #3]
  403288:	mov	w1, wzr
  40328c:	mov	x0, x25
  403290:	str	x25, [sp, #96]
  403294:	bl	404140 <ferror@plt+0x19c0>
  403298:	stur	xzr, [x29, #-32]
  40329c:	cbz	x0, 403268 <ferror@plt+0xae8>
  4032a0:	mov	x19, x0
  4032a4:	mov	x0, x19
  4032a8:	bl	402210 <blkid_do_probe@plt>
  4032ac:	cbnz	w0, 4032ec <ferror@plt+0xb6c>
  4032b0:	add	x0, sp, #0x60
  4032b4:	sub	x1, x29, #0x20
  4032b8:	sub	x3, x29, #0x30
  4032bc:	sub	x4, x29, #0x28
  4032c0:	mov	x2, x19
  4032c4:	stp	xzr, xzr, [x29, #-48]
  4032c8:	bl	40422c <ferror@plt+0x1aac>
  4032cc:	ldur	x2, [x29, #-40]
  4032d0:	cbz	x2, 4032a4 <ferror@plt+0xb24>
  4032d4:	ldur	x1, [x29, #-48]
  4032d8:	mov	x0, x19
  4032dc:	bl	402640 <blkid_probe_hide_range@plt>
  4032e0:	mov	x0, x19
  4032e4:	bl	402320 <blkid_probe_step_back@plt>
  4032e8:	b	4032a4 <ferror@plt+0xb24>
  4032ec:	mov	x0, x19
  4032f0:	bl	402610 <blkid_free_probe@plt>
  4032f4:	ldur	x23, [x29, #-32]
  4032f8:	cbz	x23, 403268 <ferror@plt+0xae8>
  4032fc:	mov	x26, x23
  403300:	b	40330c <ferror@plt+0xb8c>
  403304:	ldr	x26, [x26, #56]
  403308:	cbz	x26, 403424 <ferror@plt+0xca4>
  40330c:	ldr	x0, [sp, #80]
  403310:	mov	x1, xzr
  403314:	bl	402460 <scols_table_new_line@plt>
  403318:	str	x0, [x28, #856]
  40331c:	cbz	x0, 403688 <ferror@plt+0xf08>
  403320:	ldr	x8, [x20, #848]
  403324:	cbz	x8, 403304 <ferror@plt+0xb84>
  403328:	mov	x27, xzr
  40332c:	b	403350 <ferror@plt+0xbd0>
  403330:	ldr	x0, [x28, #856]
  403334:	mov	x1, x27
  403338:	bl	402200 <scols_line_refer_data@plt>
  40333c:	cbnz	w0, 403614 <ferror@plt+0xe94>
  403340:	ldr	x8, [x20, #848]
  403344:	add	x27, x27, #0x1
  403348:	cmp	x27, x8
  40334c:	b.cs	403304 <ferror@plt+0xb84>  // b.hs, b.nlast
  403350:	add	x8, x22, x27, lsl #2
  403354:	ldr	w8, [x8, #16]
  403358:	stur	xzr, [x29, #-32]
  40335c:	cmp	w8, #0x7
  403360:	b.ge	4035f0 <ferror@plt+0xe70>  // b.tcont
  403364:	cmp	w8, #0x6
  403368:	b.hi	403610 <ferror@plt+0xe90>  // b.pmore
  40336c:	mov	w8, w8
  403370:	adr	x9, 403380 <ferror@plt+0xc00>
  403374:	ldrb	w10, [x21, x8]
  403378:	add	x9, x9, x10, lsl #2
  40337c:	br	x9
  403380:	ldr	x0, [x26, #48]
  403384:	cbnz	x0, 4033d4 <ferror@plt+0xc54>
  403388:	b	403418 <ferror@plt+0xc98>
  40338c:	ldr	x2, [x26]
  403390:	sub	x0, x29, #0x20
  403394:	mov	x1, x24
  403398:	b	4033ac <ferror@plt+0xc2c>
  40339c:	ldr	x2, [x26, #8]
  4033a0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4033a4:	sub	x0, x29, #0x20
  4033a8:	add	x1, x1, #0xed4
  4033ac:	bl	404558 <ferror@plt+0x1dd8>
  4033b0:	b	403418 <ferror@plt+0xc98>
  4033b4:	ldr	x0, [x26, #32]
  4033b8:	cbnz	x0, 4033d4 <ferror@plt+0xc54>
  4033bc:	b	403418 <ferror@plt+0xc98>
  4033c0:	ldr	x0, [x26, #40]
  4033c4:	cbnz	x0, 4033d4 <ferror@plt+0xc54>
  4033c8:	b	403418 <ferror@plt+0xc98>
  4033cc:	ldr	x0, [x26, #24]
  4033d0:	cbz	x0, 403418 <ferror@plt+0xc98>
  4033d4:	bl	402450 <strdup@plt>
  4033d8:	cbz	x0, 403634 <ferror@plt+0xeb4>
  4033dc:	mov	x2, x0
  4033e0:	stur	x0, [x29, #-32]
  4033e4:	b	403330 <ferror@plt+0xbb0>
  4033e8:	cbz	x25, 403418 <ferror@plt+0xc98>
  4033ec:	mov	x0, x25
  4033f0:	bl	402450 <strdup@plt>
  4033f4:	cbz	x0, 403634 <ferror@plt+0xeb4>
  4033f8:	mov	x19, x0
  4033fc:	bl	402440 <__xpg_basename@plt>
  403400:	cbz	x0, 403668 <ferror@plt+0xee8>
  403404:	bl	402450 <strdup@plt>
  403408:	cbz	x0, 403634 <ferror@plt+0xeb4>
  40340c:	stur	x0, [x29, #-32]
  403410:	mov	x0, x19
  403414:	bl	402580 <free@plt>
  403418:	ldur	x2, [x29, #-32]
  40341c:	cbnz	x2, 403330 <ferror@plt+0xbb0>
  403420:	b	403340 <ferror@plt+0xbc0>
  403424:	ldr	x26, [sp, #48]
  403428:	ldr	x0, [x23, #24]
  40342c:	ldr	x19, [x23, #56]
  403430:	bl	402580 <free@plt>
  403434:	ldr	x0, [x23, #32]
  403438:	bl	402580 <free@plt>
  40343c:	ldr	x0, [x23, #16]
  403440:	bl	402580 <free@plt>
  403444:	ldr	x0, [x23, #40]
  403448:	bl	402580 <free@plt>
  40344c:	ldr	x0, [x23, #48]
  403450:	bl	402580 <free@plt>
  403454:	mov	x0, x23
  403458:	bl	402580 <free@plt>
  40345c:	mov	x23, x19
  403460:	cbnz	x19, 403428 <ferror@plt+0xca8>
  403464:	b	403268 <ferror@plt+0xae8>
  403468:	add	x21, x21, #0x1
  40346c:	cmp	x21, x8
  403470:	add	x19, x19, x24
  403474:	b.cs	403230 <ferror@plt+0xab0>  // b.hs, b.nlast
  403478:	asr	x9, x19, #32
  40347c:	cmp	x8, x9
  403480:	b.ls	403764 <ferror@plt+0xfe4>  // b.plast
  403484:	add	x8, x22, x9, lsl #2
  403488:	ldrsw	x8, [x8, #16]
  40348c:	cmp	w8, #0x7
  403490:	b.ge	4035f0 <ferror@plt+0xe70>  // b.tcont
  403494:	add	x8, x23, x8, lsl #5
  403498:	ldr	x1, [x8]
  40349c:	ldr	d0, [x8, #8]
  4034a0:	ldr	w2, [x8, #16]
  4034a4:	mov	x0, x25
  4034a8:	bl	402280 <scols_table_new_column@plt>
  4034ac:	cbz	x0, 403784 <ferror@plt+0x1004>
  4034b0:	ldr	x8, [x20, #848]
  4034b4:	cmp	x8, x21
  4034b8:	b.ls	403764 <ferror@plt+0xfe4>  // b.plast
  4034bc:	add	x9, x22, x21, lsl #2
  4034c0:	ldr	w9, [x9, #16]
  4034c4:	cmp	w9, #0x7
  4034c8:	b.ge	4035f0 <ferror@plt+0xe70>  // b.tcont
  4034cc:	cmp	w9, #0x2
  4034d0:	b.ne	403468 <ferror@plt+0xce8>  // b.any
  4034d4:	mov	w1, #0x1                   	// #1
  4034d8:	bl	402190 <scols_column_set_json_type@plt>
  4034dc:	ldr	x8, [x20, #848]
  4034e0:	b	403468 <ferror@plt+0xce8>
  4034e4:	ldr	w8, [sp, #64]
  4034e8:	ldr	x22, [sp, #80]
  4034ec:	and	w8, w8, #0xc0
  4034f0:	cmp	w8, #0x80
  4034f4:	b.ne	403554 <ferror@plt+0xdd4>  // b.any
  4034f8:	mov	x0, x22
  4034fc:	bl	4024c0 <scols_table_is_empty@plt>
  403500:	cbnz	w0, 403554 <ferror@plt+0xdd4>
  403504:	bl	402680 <scols_new_iter@plt>
  403508:	cbz	x0, 403994 <ferror@plt+0x1214>
  40350c:	adrp	x21, 418000 <ferror@plt+0x15880>
  403510:	ldr	x3, [x21, #824]
  403514:	mov	x19, x0
  403518:	adrp	x0, 406000 <ferror@plt+0x3880>
  40351c:	add	x0, x0, #0xf09
  403520:	mov	w1, #0x2                   	// #2
  403524:	mov	w2, #0x1                   	// #1
  403528:	bl	402600 <fwrite@plt>
  40352c:	sub	x2, x29, #0x20
  403530:	mov	x0, x22
  403534:	mov	x1, x19
  403538:	bl	402550 <scols_table_next_column@plt>
  40353c:	cbz	w0, 4035a0 <ferror@plt+0xe20>
  403540:	ldr	x1, [x21, #824]
  403544:	mov	w0, #0xa                   	// #10
  403548:	bl	4022e0 <fputc@plt>
  40354c:	mov	x0, x19
  403550:	bl	4022a0 <scols_free_iter@plt>
  403554:	mov	x0, x22
  403558:	bl	402650 <scols_print_table@plt>
  40355c:	mov	x0, x22
  403560:	bl	402470 <scols_unref_table@plt>
  403564:	b	40357c <ferror@plt+0xdfc>
  403568:	mov	w0, #0x1                   	// #1
  40356c:	b	403580 <ferror@plt+0xe00>
  403570:	ldr	x22, [sp, #16]
  403574:	mov	x0, x22
  403578:	bl	402580 <free@plt>
  40357c:	mov	w0, wzr
  403580:	ldp	x20, x19, [sp, #304]
  403584:	ldp	x22, x21, [sp, #288]
  403588:	ldp	x24, x23, [sp, #272]
  40358c:	ldp	x26, x25, [sp, #256]
  403590:	ldp	x28, x27, [sp, #240]
  403594:	ldp	x29, x30, [sp, #224]
  403598:	add	sp, sp, #0x140
  40359c:	ret
  4035a0:	ldur	x0, [x29, #-32]
  4035a4:	bl	402270 <scols_column_get_header@plt>
  4035a8:	bl	402570 <scols_cell_get_data@plt>
  4035ac:	ldr	x1, [x21, #824]
  4035b0:	bl	4021d0 <fputs@plt>
  4035b4:	sub	x2, x29, #0x20
  4035b8:	mov	x0, x22
  4035bc:	mov	x1, x19
  4035c0:	bl	402550 <scols_table_next_column@plt>
  4035c4:	cbnz	w0, 403540 <ferror@plt+0xdc0>
  4035c8:	ldur	x0, [x29, #-32]
  4035cc:	bl	402270 <scols_column_get_header@plt>
  4035d0:	bl	402570 <scols_cell_get_data@plt>
  4035d4:	ldr	x1, [x21, #824]
  4035d8:	mov	x20, x0
  4035dc:	mov	w0, #0x2c                  	// #44
  4035e0:	bl	4022e0 <fputc@plt>
  4035e4:	ldr	x1, [x21, #824]
  4035e8:	mov	x0, x20
  4035ec:	b	4035b0 <ferror@plt+0xe30>
  4035f0:	adrp	x0, 406000 <ferror@plt+0x3880>
  4035f4:	adrp	x1, 406000 <ferror@plt+0x3880>
  4035f8:	adrp	x3, 406000 <ferror@plt+0x3880>
  4035fc:	add	x0, x0, #0xdd0
  403600:	add	x1, x1, #0xd04
  403604:	add	x3, x3, #0xdb6
  403608:	mov	w2, #0x8a                  	// #138
  40360c:	bl	4026e0 <__assert_fail@plt>
  403610:	bl	4024b0 <abort@plt>
  403614:	adrp	x1, 406000 <ferror@plt+0x3880>
  403618:	add	x1, x1, #0xed8
  40361c:	mov	w2, #0x5                   	// #5
  403620:	mov	x0, xzr
  403624:	bl	4026a0 <dcgettext@plt>
  403628:	mov	x1, x0
  40362c:	mov	w0, #0x1                   	// #1
  403630:	bl	4026b0 <errx@plt>
  403634:	adrp	x1, 406000 <ferror@plt+0x3880>
  403638:	add	x1, x1, #0xe97
  40363c:	mov	w0, #0x1                   	// #1
  403640:	bl	402740 <err@plt>
  403644:	adrp	x1, 407000 <ferror@plt+0x4880>
  403648:	add	x1, x1, #0x0
  40364c:	mov	w2, #0x5                   	// #5
  403650:	mov	x0, xzr
  403654:	bl	4026a0 <dcgettext@plt>
  403658:	ldur	x2, [x29, #-40]
  40365c:	mov	x1, x0
  403660:	mov	w0, #0x1                   	// #1
  403664:	bl	402740 <err@plt>
  403668:	adrp	x0, 406000 <ferror@plt+0x3880>
  40366c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403670:	adrp	x3, 406000 <ferror@plt+0x3880>
  403674:	add	x0, x0, #0xe64
  403678:	add	x1, x1, #0xe68
  40367c:	add	x3, x3, #0xe7b
  403680:	mov	w2, #0x4a                  	// #74
  403684:	bl	4026e0 <__assert_fail@plt>
  403688:	adrp	x1, 406000 <ferror@plt+0x3880>
  40368c:	add	x1, x1, #0xeaf
  403690:	mov	w2, #0x5                   	// #5
  403694:	bl	4026a0 <dcgettext@plt>
  403698:	mov	x1, x0
  40369c:	mov	w0, #0x1                   	// #1
  4036a0:	bl	4026b0 <errx@plt>
  4036a4:	adrp	x8, 418000 <ferror@plt+0x15880>
  4036a8:	mov	x9, x19
  4036ac:	ldr	x19, [x8, #800]
  4036b0:	ldr	x8, [sp, #40]
  4036b4:	str	x9, [sp, #120]
  4036b8:	str	x8, [sp, #104]
  4036bc:	adrp	x1, 406000 <ferror@plt+0x3880>
  4036c0:	add	x1, x1, #0x875
  4036c4:	mov	w2, #0x5                   	// #5
  4036c8:	mov	x0, xzr
  4036cc:	bl	4026a0 <dcgettext@plt>
  4036d0:	adrp	x8, 418000 <ferror@plt+0x15880>
  4036d4:	ldr	x2, [x8, #832]
  4036d8:	mov	x1, x0
  4036dc:	mov	x0, x19
  4036e0:	bl	402720 <fprintf@plt>
  4036e4:	mov	w0, #0x1                   	// #1
  4036e8:	bl	4021e0 <exit@plt>
  4036ec:	adrp	x1, 407000 <ferror@plt+0x4880>
  4036f0:	add	x1, x1, #0x28
  4036f4:	mov	w2, #0x5                   	// #5
  4036f8:	mov	x0, xzr
  4036fc:	bl	4026a0 <dcgettext@plt>
  403700:	ldr	x3, [x21, #32]
  403704:	ldr	x4, [x21]
  403708:	mov	x1, x0
  40370c:	mov	w0, #0x1                   	// #1
  403710:	mov	x2, x24
  403714:	bl	402740 <err@plt>
  403718:	ldr	x8, [sp, #40]
  40371c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403720:	add	x1, x1, #0x857
  403724:	mov	w2, #0x5                   	// #5
  403728:	mov	x0, xzr
  40372c:	str	x8, [sp, #104]
  403730:	str	x19, [sp, #120]
  403734:	bl	4026a0 <dcgettext@plt>
  403738:	adrp	x8, 418000 <ferror@plt+0x15880>
  40373c:	ldr	x1, [x8, #832]
  403740:	adrp	x2, 406000 <ferror@plt+0x3880>
  403744:	add	x2, x2, #0x863
  403748:	bl	4026d0 <printf@plt>
  40374c:	mov	w0, wzr
  403750:	bl	4021e0 <exit@plt>
  403754:	ldr	x8, [sp, #40]
  403758:	str	x19, [sp, #120]
  40375c:	str	x8, [sp, #104]
  403760:	bl	403998 <ferror@plt+0x1218>
  403764:	adrp	x0, 406000 <ferror@plt+0x3880>
  403768:	adrp	x1, 406000 <ferror@plt+0x3880>
  40376c:	adrp	x3, 406000 <ferror@plt+0x3880>
  403770:	add	x0, x0, #0xda7
  403774:	add	x1, x1, #0xd04
  403778:	add	x3, x3, #0xdb6
  40377c:	mov	w2, #0x89                  	// #137
  403780:	bl	4026e0 <__assert_fail@plt>
  403784:	adrp	x1, 406000 <ferror@plt+0x3880>
  403788:	add	x1, x1, #0xd84
  40378c:	mov	w2, #0x5                   	// #5
  403790:	mov	x0, xzr
  403794:	bl	4026a0 <dcgettext@plt>
  403798:	mov	x1, x0
  40379c:	mov	w0, #0x1                   	// #1
  4037a0:	bl	402740 <err@plt>
  4037a4:	adrp	x21, 418000 <ferror@plt+0x15880>
  4037a8:	ldr	x9, [sp, #40]
  4037ac:	mov	x8, x19
  4037b0:	ldr	x19, [x21, #800]
  4037b4:	adrp	x1, 406000 <ferror@plt+0x3880>
  4037b8:	add	x1, x1, #0x8ef
  4037bc:	mov	w2, #0x5                   	// #5
  4037c0:	mov	x0, xzr
  4037c4:	str	x9, [sp, #104]
  4037c8:	str	x8, [sp, #120]
  4037cc:	bl	4026a0 <dcgettext@plt>
  4037d0:	adrp	x8, 418000 <ferror@plt+0x15880>
  4037d4:	ldr	x2, [x8, #832]
  4037d8:	mov	x1, x0
  4037dc:	mov	x0, x19
  4037e0:	bl	402720 <fprintf@plt>
  4037e4:	adrp	x23, 406000 <ferror@plt+0x3880>
  4037e8:	adrp	x24, 406000 <ferror@plt+0x3880>
  4037ec:	adrp	x25, 406000 <ferror@plt+0x3880>
  4037f0:	adrp	x20, 406000 <ferror@plt+0x3880>
  4037f4:	adrp	x26, 406000 <ferror@plt+0x3880>
  4037f8:	adrp	x27, 406000 <ferror@plt+0x3880>
  4037fc:	adrp	x28, 406000 <ferror@plt+0x3880>
  403800:	adrp	x19, 406000 <ferror@plt+0x3880>
  403804:	mov	x22, xzr
  403808:	add	x23, x23, #0x678
  40380c:	add	x24, x24, #0xaaa
  403810:	add	x25, x25, #0x3e0
  403814:	add	x20, x20, #0x911
  403818:	add	x26, x26, #0xccd
  40381c:	add	x27, x27, #0x7e5
  403820:	add	x28, x28, #0x7ee
  403824:	add	x19, x19, #0x7f4
  403828:	ldr	w8, [x23, x22]
  40382c:	cmp	w8, #0x74
  403830:	b.hi	403854 <ferror@plt+0x10d4>  // b.pmore
  403834:	adr	x9, 403848 <ferror@plt+0x10c8>
  403838:	ldrb	w10, [x25, x8]
  40383c:	add	x9, x9, x10, lsl #2
  403840:	mov	x2, x24
  403844:	br	x9
  403848:	adrp	x2, 406000 <ferror@plt+0x3880>
  40384c:	add	x2, x2, #0x7fa
  403850:	b	4038e8 <ferror@plt+0x1168>
  403854:	sub	w9, w8, #0x21
  403858:	cmp	w9, #0x5d
  40385c:	b.hi	4038f4 <ferror@plt+0x1174>  // b.pmore
  403860:	ldr	x0, [x21, #800]
  403864:	adrp	x1, 406000 <ferror@plt+0x3880>
  403868:	add	x1, x1, #0x917
  40386c:	mov	w2, w8
  403870:	bl	402720 <fprintf@plt>
  403874:	b	4038f4 <ferror@plt+0x1174>
  403878:	adrp	x2, 406000 <ferror@plt+0x3880>
  40387c:	add	x2, x2, #0x80a
  403880:	b	4038e8 <ferror@plt+0x1168>
  403884:	adrp	x2, 406000 <ferror@plt+0x3880>
  403888:	add	x2, x2, #0xc18
  40388c:	b	4038e8 <ferror@plt+0x1168>
  403890:	adrp	x2, 407000 <ferror@plt+0x4880>
  403894:	add	x2, x2, #0x21
  403898:	b	4038e8 <ferror@plt+0x1168>
  40389c:	adrp	x2, 406000 <ferror@plt+0x3880>
  4038a0:	add	x2, x2, #0x7d8
  4038a4:	b	4038e8 <ferror@plt+0x1168>
  4038a8:	adrp	x2, 406000 <ferror@plt+0x3880>
  4038ac:	add	x2, x2, #0xbfc
  4038b0:	b	4038e8 <ferror@plt+0x1168>
  4038b4:	adrp	x2, 406000 <ferror@plt+0x3880>
  4038b8:	add	x2, x2, #0x7ff
  4038bc:	b	4038e8 <ferror@plt+0x1168>
  4038c0:	adrp	x2, 406000 <ferror@plt+0x3880>
  4038c4:	add	x2, x2, #0x7de
  4038c8:	b	4038e8 <ferror@plt+0x1168>
  4038cc:	mov	x2, x26
  4038d0:	b	4038e8 <ferror@plt+0x1168>
  4038d4:	mov	x2, x27
  4038d8:	b	4038e8 <ferror@plt+0x1168>
  4038dc:	mov	x2, x28
  4038e0:	b	4038e8 <ferror@plt+0x1168>
  4038e4:	mov	x2, x19
  4038e8:	ldr	x0, [x21, #800]
  4038ec:	mov	x1, x20
  4038f0:	bl	402720 <fprintf@plt>
  4038f4:	add	x22, x22, #0x4
  4038f8:	cmp	x22, #0x3c
  4038fc:	b.ne	403828 <ferror@plt+0x10a8>  // b.any
  403900:	ldr	x1, [x21, #800]
  403904:	mov	w0, #0xa                   	// #10
  403908:	bl	4022e0 <fputc@plt>
  40390c:	mov	w0, #0x1                   	// #1
  403910:	bl	4021e0 <exit@plt>
  403914:	adrp	x1, 406000 <ferror@plt+0x3880>
  403918:	add	x1, x1, #0xf2b
  40391c:	b	40361c <ferror@plt+0xe9c>
  403920:	ldr	x8, [sp, #40]
  403924:	adrp	x1, 406000 <ferror@plt+0x3880>
  403928:	add	x1, x1, #0x91c
  40392c:	mov	w0, #0x1                   	// #1
  403930:	mov	w2, #0x48                  	// #72
  403934:	str	x8, [sp, #104]
  403938:	str	x25, [sp, #120]
  40393c:	bl	402740 <err@plt>
  403940:	adrp	x1, 406000 <ferror@plt+0x3880>
  403944:	add	x1, x1, #0x89c
  403948:	mov	w2, #0x5                   	// #5
  40394c:	mov	x0, xzr
  403950:	bl	4026a0 <dcgettext@plt>
  403954:	bl	402660 <warnx@plt>
  403958:	adrp	x8, 418000 <ferror@plt+0x15880>
  40395c:	ldr	x19, [x8, #800]
  403960:	b	4036bc <ferror@plt+0xf3c>
  403964:	adrp	x1, 406000 <ferror@plt+0x3880>
  403968:	add	x1, x1, #0x91c
  40396c:	mov	w0, #0x1                   	// #1
  403970:	mov	w2, #0x8                   	// #8
  403974:	bl	402740 <err@plt>
  403978:	adrp	x1, 406000 <ferror@plt+0x3880>
  40397c:	add	x1, x1, #0xd57
  403980:	mov	w2, #0x5                   	// #5
  403984:	bl	4026a0 <dcgettext@plt>
  403988:	mov	x1, x0
  40398c:	mov	w0, #0x1                   	// #1
  403990:	bl	402740 <err@plt>
  403994:	bl	4045d8 <ferror@plt+0x1e58>
  403998:	stp	x29, x30, [sp, #-48]!
  40399c:	adrp	x1, 406000 <ferror@plt+0x3880>
  4039a0:	add	x1, x1, #0x936
  4039a4:	mov	w2, #0x5                   	// #5
  4039a8:	mov	x0, xzr
  4039ac:	str	x21, [sp, #16]
  4039b0:	stp	x20, x19, [sp, #32]
  4039b4:	mov	x29, sp
  4039b8:	bl	4026a0 <dcgettext@plt>
  4039bc:	adrp	x21, 418000 <ferror@plt+0x15880>
  4039c0:	ldr	x1, [x21, #824]
  4039c4:	bl	4021d0 <fputs@plt>
  4039c8:	adrp	x1, 406000 <ferror@plt+0x3880>
  4039cc:	add	x1, x1, #0x93f
  4039d0:	mov	w2, #0x5                   	// #5
  4039d4:	mov	x0, xzr
  4039d8:	bl	4026a0 <dcgettext@plt>
  4039dc:	adrp	x8, 418000 <ferror@plt+0x15880>
  4039e0:	ldr	x1, [x8, #832]
  4039e4:	bl	4026d0 <printf@plt>
  4039e8:	ldr	x1, [x21, #824]
  4039ec:	mov	w0, #0xa                   	// #10
  4039f0:	bl	4022e0 <fputc@plt>
  4039f4:	adrp	x1, 406000 <ferror@plt+0x3880>
  4039f8:	add	x1, x1, #0x957
  4039fc:	mov	w2, #0x5                   	// #5
  403a00:	mov	x0, xzr
  403a04:	bl	4026a0 <dcgettext@plt>
  403a08:	bl	4024d0 <puts@plt>
  403a0c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a10:	add	x1, x1, #0x976
  403a14:	mov	w2, #0x5                   	// #5
  403a18:	mov	x0, xzr
  403a1c:	bl	4026a0 <dcgettext@plt>
  403a20:	ldr	x1, [x21, #824]
  403a24:	bl	4021d0 <fputs@plt>
  403a28:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a2c:	add	x1, x1, #0x981
  403a30:	mov	w2, #0x5                   	// #5
  403a34:	mov	x0, xzr
  403a38:	bl	4026a0 <dcgettext@plt>
  403a3c:	bl	4024d0 <puts@plt>
  403a40:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a44:	add	x1, x1, #0x9bb
  403a48:	mov	w2, #0x5                   	// #5
  403a4c:	mov	x0, xzr
  403a50:	bl	4026a0 <dcgettext@plt>
  403a54:	bl	4024d0 <puts@plt>
  403a58:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a5c:	add	x1, x1, #0x9f3
  403a60:	mov	w2, #0x5                   	// #5
  403a64:	mov	x0, xzr
  403a68:	bl	4026a0 <dcgettext@plt>
  403a6c:	bl	4024d0 <puts@plt>
  403a70:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a74:	add	x1, x1, #0xa16
  403a78:	mov	w2, #0x5                   	// #5
  403a7c:	mov	x0, xzr
  403a80:	bl	4026a0 <dcgettext@plt>
  403a84:	bl	4024d0 <puts@plt>
  403a88:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a8c:	add	x1, x1, #0xa40
  403a90:	mov	w2, #0x5                   	// #5
  403a94:	mov	x0, xzr
  403a98:	bl	4026a0 <dcgettext@plt>
  403a9c:	bl	4024d0 <puts@plt>
  403aa0:	adrp	x1, 406000 <ferror@plt+0x3880>
  403aa4:	add	x1, x1, #0xa6c
  403aa8:	mov	w2, #0x5                   	// #5
  403aac:	mov	x0, xzr
  403ab0:	bl	4026a0 <dcgettext@plt>
  403ab4:	bl	4024d0 <puts@plt>
  403ab8:	adrp	x1, 406000 <ferror@plt+0x3880>
  403abc:	add	x1, x1, #0xaae
  403ac0:	mov	w2, #0x5                   	// #5
  403ac4:	mov	x0, xzr
  403ac8:	bl	4026a0 <dcgettext@plt>
  403acc:	bl	4024d0 <puts@plt>
  403ad0:	adrp	x1, 406000 <ferror@plt+0x3880>
  403ad4:	add	x1, x1, #0xadd
  403ad8:	mov	w2, #0x5                   	// #5
  403adc:	mov	x0, xzr
  403ae0:	bl	4026a0 <dcgettext@plt>
  403ae4:	bl	4024d0 <puts@plt>
  403ae8:	adrp	x1, 406000 <ferror@plt+0x3880>
  403aec:	add	x1, x1, #0xb11
  403af0:	mov	w2, #0x5                   	// #5
  403af4:	mov	x0, xzr
  403af8:	bl	4026a0 <dcgettext@plt>
  403afc:	bl	4024d0 <puts@plt>
  403b00:	adrp	x1, 406000 <ferror@plt+0x3880>
  403b04:	add	x1, x1, #0xb58
  403b08:	mov	w2, #0x5                   	// #5
  403b0c:	mov	x0, xzr
  403b10:	bl	4026a0 <dcgettext@plt>
  403b14:	bl	4024d0 <puts@plt>
  403b18:	adrp	x1, 406000 <ferror@plt+0x3880>
  403b1c:	add	x1, x1, #0xb86
  403b20:	mov	w2, #0x5                   	// #5
  403b24:	mov	x0, xzr
  403b28:	bl	4026a0 <dcgettext@plt>
  403b2c:	bl	4024d0 <puts@plt>
  403b30:	adrp	x1, 406000 <ferror@plt+0x3880>
  403b34:	add	x1, x1, #0xbef
  403b38:	mov	w2, #0x5                   	// #5
  403b3c:	mov	x0, xzr
  403b40:	bl	4026a0 <dcgettext@plt>
  403b44:	adrp	x1, 406000 <ferror@plt+0x3880>
  403b48:	mov	x19, x0
  403b4c:	add	x1, x1, #0xc10
  403b50:	mov	w2, #0x5                   	// #5
  403b54:	mov	x0, xzr
  403b58:	bl	4026a0 <dcgettext@plt>
  403b5c:	mov	x4, x0
  403b60:	adrp	x0, 406000 <ferror@plt+0x3880>
  403b64:	adrp	x1, 406000 <ferror@plt+0x3880>
  403b68:	adrp	x3, 406000 <ferror@plt+0x3880>
  403b6c:	add	x0, x0, #0xbd2
  403b70:	add	x1, x1, #0xbe3
  403b74:	add	x3, x3, #0xc01
  403b78:	mov	x2, x19
  403b7c:	bl	4026d0 <printf@plt>
  403b80:	adrp	x1, 406000 <ferror@plt+0x3880>
  403b84:	add	x1, x1, #0xc20
  403b88:	mov	w2, #0x5                   	// #5
  403b8c:	mov	x0, xzr
  403b90:	bl	4026a0 <dcgettext@plt>
  403b94:	ldr	x1, [x21, #824]
  403b98:	bl	4021d0 <fputs@plt>
  403b9c:	ldr	x20, [x21, #824]
  403ba0:	adrp	x1, 406000 <ferror@plt+0x3880>
  403ba4:	add	x1, x1, #0xc6b
  403ba8:	mov	w2, #0x5                   	// #5
  403bac:	mov	x0, xzr
  403bb0:	bl	4026a0 <dcgettext@plt>
  403bb4:	adrp	x19, 406000 <ferror@plt+0x3880>
  403bb8:	add	x19, x19, #0xc3c
  403bbc:	adrp	x2, 406000 <ferror@plt+0x3880>
  403bc0:	mov	x3, x0
  403bc4:	add	x2, x2, #0xc80
  403bc8:	mov	x0, x20
  403bcc:	mov	x1, x19
  403bd0:	bl	402720 <fprintf@plt>
  403bd4:	ldr	x20, [x21, #824]
  403bd8:	adrp	x1, 406000 <ferror@plt+0x3880>
  403bdc:	add	x1, x1, #0xc85
  403be0:	mov	w2, #0x5                   	// #5
  403be4:	mov	x0, xzr
  403be8:	bl	4026a0 <dcgettext@plt>
  403bec:	adrp	x2, 406000 <ferror@plt+0x3880>
  403bf0:	mov	x3, x0
  403bf4:	add	x2, x2, #0xc90
  403bf8:	mov	x0, x20
  403bfc:	mov	x1, x19
  403c00:	bl	402720 <fprintf@plt>
  403c04:	ldr	x20, [x21, #824]
  403c08:	adrp	x1, 406000 <ferror@plt+0x3880>
  403c0c:	add	x1, x1, #0xc9d
  403c10:	mov	w2, #0x5                   	// #5
  403c14:	mov	x0, xzr
  403c18:	bl	4026a0 <dcgettext@plt>
  403c1c:	adrp	x2, 406000 <ferror@plt+0x3880>
  403c20:	mov	x3, x0
  403c24:	add	x2, x2, #0xc96
  403c28:	mov	x0, x20
  403c2c:	mov	x1, x19
  403c30:	bl	402720 <fprintf@plt>
  403c34:	ldr	x20, [x21, #824]
  403c38:	adrp	x1, 406000 <ferror@plt+0x3880>
  403c3c:	add	x1, x1, #0xcb1
  403c40:	mov	w2, #0x5                   	// #5
  403c44:	mov	x0, xzr
  403c48:	bl	4026a0 <dcgettext@plt>
  403c4c:	adrp	x2, 406000 <ferror@plt+0x3880>
  403c50:	mov	x3, x0
  403c54:	add	x2, x2, #0xe38
  403c58:	mov	x0, x20
  403c5c:	mov	x1, x19
  403c60:	bl	402720 <fprintf@plt>
  403c64:	ldr	x20, [x21, #824]
  403c68:	adrp	x1, 406000 <ferror@plt+0x3880>
  403c6c:	add	x1, x1, #0xcc0
  403c70:	mov	w2, #0x5                   	// #5
  403c74:	mov	x0, xzr
  403c78:	bl	4026a0 <dcgettext@plt>
  403c7c:	adrp	x2, 406000 <ferror@plt+0x3880>
  403c80:	mov	x3, x0
  403c84:	add	x2, x2, #0xe27
  403c88:	mov	x0, x20
  403c8c:	mov	x1, x19
  403c90:	bl	402720 <fprintf@plt>
  403c94:	ldr	x20, [x21, #824]
  403c98:	adrp	x1, 406000 <ferror@plt+0x3880>
  403c9c:	add	x1, x1, #0xcda
  403ca0:	mov	w2, #0x5                   	// #5
  403ca4:	mov	x0, xzr
  403ca8:	bl	4026a0 <dcgettext@plt>
  403cac:	adrp	x2, 406000 <ferror@plt+0x3880>
  403cb0:	mov	x3, x0
  403cb4:	add	x2, x2, #0xcd4
  403cb8:	mov	x0, x20
  403cbc:	mov	x1, x19
  403cc0:	bl	402720 <fprintf@plt>
  403cc4:	ldr	x20, [x21, #824]
  403cc8:	adrp	x1, 406000 <ferror@plt+0x3880>
  403ccc:	add	x1, x1, #0xcf2
  403cd0:	mov	w2, #0x5                   	// #5
  403cd4:	mov	x0, xzr
  403cd8:	bl	4026a0 <dcgettext@plt>
  403cdc:	adrp	x2, 406000 <ferror@plt+0x3880>
  403ce0:	mov	x3, x0
  403ce4:	add	x2, x2, #0xceb
  403ce8:	mov	x0, x20
  403cec:	mov	x1, x19
  403cf0:	bl	402720 <fprintf@plt>
  403cf4:	adrp	x1, 406000 <ferror@plt+0x3880>
  403cf8:	add	x1, x1, #0xc46
  403cfc:	mov	w2, #0x5                   	// #5
  403d00:	mov	x0, xzr
  403d04:	bl	4026a0 <dcgettext@plt>
  403d08:	adrp	x1, 406000 <ferror@plt+0x3880>
  403d0c:	add	x1, x1, #0xc61
  403d10:	bl	4026d0 <printf@plt>
  403d14:	mov	w0, wzr
  403d18:	bl	4021e0 <exit@plt>
  403d1c:	stp	x29, x30, [sp, #-32]!
  403d20:	stp	x20, x19, [sp, #16]
  403d24:	mov	x29, sp
  403d28:	cbz	x0, 403eac <ferror@plt+0x172c>
  403d2c:	mov	x20, x1
  403d30:	adrp	x1, 406000 <ferror@plt+0x3880>
  403d34:	add	x1, x1, #0xc80
  403d38:	mov	x2, x20
  403d3c:	mov	x19, x0
  403d40:	bl	4025a0 <strncasecmp@plt>
  403d44:	cbnz	w0, 403d60 <ferror@plt+0x15e0>
  403d48:	cmp	x20, #0x4
  403d4c:	b.ne	403d60 <ferror@plt+0x15e0>  // b.any
  403d50:	mov	w0, wzr
  403d54:	ldp	x20, x19, [sp, #16]
  403d58:	ldp	x29, x30, [sp], #32
  403d5c:	ret
  403d60:	adrp	x1, 406000 <ferror@plt+0x3880>
  403d64:	add	x1, x1, #0xc90
  403d68:	mov	x0, x19
  403d6c:	mov	x2, x20
  403d70:	bl	4025a0 <strncasecmp@plt>
  403d74:	cbnz	w0, 403d90 <ferror@plt+0x1610>
  403d78:	cmp	x20, #0x5
  403d7c:	b.ne	403d90 <ferror@plt+0x1610>  // b.any
  403d80:	mov	w0, #0x1                   	// #1
  403d84:	ldp	x20, x19, [sp, #16]
  403d88:	ldp	x29, x30, [sp], #32
  403d8c:	ret
  403d90:	adrp	x1, 406000 <ferror@plt+0x3880>
  403d94:	add	x1, x1, #0xc96
  403d98:	mov	x0, x19
  403d9c:	mov	x2, x20
  403da0:	bl	4025a0 <strncasecmp@plt>
  403da4:	cbnz	w0, 403dc0 <ferror@plt+0x1640>
  403da8:	cmp	x20, #0x6
  403dac:	b.ne	403dc0 <ferror@plt+0x1640>  // b.any
  403db0:	mov	w0, #0x2                   	// #2
  403db4:	ldp	x20, x19, [sp, #16]
  403db8:	ldp	x29, x30, [sp], #32
  403dbc:	ret
  403dc0:	adrp	x1, 406000 <ferror@plt+0x3880>
  403dc4:	add	x1, x1, #0xe38
  403dc8:	mov	x0, x19
  403dcc:	mov	x2, x20
  403dd0:	bl	4025a0 <strncasecmp@plt>
  403dd4:	cbnz	w0, 403df0 <ferror@plt+0x1670>
  403dd8:	cmp	x20, #0x4
  403ddc:	b.ne	403df0 <ferror@plt+0x1670>  // b.any
  403de0:	mov	w0, #0x3                   	// #3
  403de4:	ldp	x20, x19, [sp, #16]
  403de8:	ldp	x29, x30, [sp], #32
  403dec:	ret
  403df0:	adrp	x1, 406000 <ferror@plt+0x3880>
  403df4:	add	x1, x1, #0xe27
  403df8:	mov	x0, x19
  403dfc:	mov	x2, x20
  403e00:	bl	4025a0 <strncasecmp@plt>
  403e04:	cbnz	w0, 403e20 <ferror@plt+0x16a0>
  403e08:	cmp	x20, #0x6
  403e0c:	b.ne	403e20 <ferror@plt+0x16a0>  // b.any
  403e10:	mov	w0, #0x4                   	// #4
  403e14:	ldp	x20, x19, [sp, #16]
  403e18:	ldp	x29, x30, [sp], #32
  403e1c:	ret
  403e20:	adrp	x1, 406000 <ferror@plt+0x3880>
  403e24:	add	x1, x1, #0xcd4
  403e28:	mov	x0, x19
  403e2c:	mov	x2, x20
  403e30:	bl	4025a0 <strncasecmp@plt>
  403e34:	cbnz	w0, 403e50 <ferror@plt+0x16d0>
  403e38:	cmp	x20, #0x5
  403e3c:	b.ne	403e50 <ferror@plt+0x16d0>  // b.any
  403e40:	mov	w0, #0x5                   	// #5
  403e44:	ldp	x20, x19, [sp, #16]
  403e48:	ldp	x29, x30, [sp], #32
  403e4c:	ret
  403e50:	adrp	x1, 406000 <ferror@plt+0x3880>
  403e54:	add	x1, x1, #0xceb
  403e58:	mov	x0, x19
  403e5c:	mov	x2, x20
  403e60:	bl	4025a0 <strncasecmp@plt>
  403e64:	cbnz	w0, 403e80 <ferror@plt+0x1700>
  403e68:	cmp	x20, #0x6
  403e6c:	b.ne	403e80 <ferror@plt+0x1700>  // b.any
  403e70:	mov	w0, #0x6                   	// #6
  403e74:	ldp	x20, x19, [sp, #16]
  403e78:	ldp	x29, x30, [sp], #32
  403e7c:	ret
  403e80:	adrp	x1, 406000 <ferror@plt+0x3880>
  403e84:	add	x1, x1, #0xd44
  403e88:	mov	w2, #0x5                   	// #5
  403e8c:	mov	x0, xzr
  403e90:	bl	4026a0 <dcgettext@plt>
  403e94:	mov	x1, x19
  403e98:	bl	402660 <warnx@plt>
  403e9c:	mov	w0, #0xffffffff            	// #-1
  403ea0:	ldp	x20, x19, [sp, #16]
  403ea4:	ldp	x29, x30, [sp], #32
  403ea8:	ret
  403eac:	adrp	x0, 406000 <ferror@plt+0x3880>
  403eb0:	adrp	x1, 406000 <ferror@plt+0x3880>
  403eb4:	adrp	x3, 406000 <ferror@plt+0x3880>
  403eb8:	add	x0, x0, #0xcff
  403ebc:	add	x1, x1, #0xd04
  403ec0:	add	x3, x3, #0xd18
  403ec4:	mov	w2, #0x7c                  	// #124
  403ec8:	bl	4026e0 <__assert_fail@plt>
  403ecc:	sub	sp, sp, #0xd0
  403ed0:	stp	x20, x19, [sp, #192]
  403ed4:	mov	w20, w0
  403ed8:	mov	x19, x1
  403edc:	add	x2, sp, #0x10
  403ee0:	mov	w0, wzr
  403ee4:	mov	w1, w20
  403ee8:	stp	x29, x30, [sp, #160]
  403eec:	str	x21, [sp, #176]
  403ef0:	add	x29, sp, #0xa0
  403ef4:	bl	402690 <__fxstat@plt>
  403ef8:	cbnz	w0, 40401c <ferror@plt+0x189c>
  403efc:	ldr	w8, [sp, #32]
  403f00:	and	w8, w8, #0xf000
  403f04:	cmp	w8, #0x6, lsl #12
  403f08:	b.ne	40401c <ferror@plt+0x189c>  // b.any
  403f0c:	adrp	x8, 406000 <ferror@plt+0x3880>
  403f10:	ldr	q0, [x8, #976]
  403f14:	sub	x0, x29, #0x10
  403f18:	mov	x1, xzr
  403f1c:	str	q0, [sp]
  403f20:	stur	q0, [x29, #-16]
  403f24:	bl	4025b0 <nanosleep@plt>
  403f28:	bl	4026f0 <__errno_location@plt>
  403f2c:	mov	x21, x0
  403f30:	str	wzr, [x0]
  403f34:	mov	w1, #0x125f                	// #4703
  403f38:	mov	w0, w20
  403f3c:	bl	402750 <ioctl@plt>
  403f40:	ldr	w8, [x21]
  403f44:	cmp	w8, #0x10
  403f48:	b.ne	404000 <ferror@plt+0x1880>  // b.any
  403f4c:	ldr	q0, [sp]
  403f50:	sub	x0, x29, #0x10
  403f54:	mov	x1, xzr
  403f58:	stur	q0, [x29, #-16]
  403f5c:	bl	4025b0 <nanosleep@plt>
  403f60:	mov	w1, #0x125f                	// #4703
  403f64:	mov	w0, w20
  403f68:	str	wzr, [x21]
  403f6c:	bl	402750 <ioctl@plt>
  403f70:	ldr	w8, [x21]
  403f74:	cmp	w8, #0x10
  403f78:	b.ne	404000 <ferror@plt+0x1880>  // b.any
  403f7c:	ldr	q0, [sp]
  403f80:	sub	x0, x29, #0x10
  403f84:	mov	x1, xzr
  403f88:	stur	q0, [x29, #-16]
  403f8c:	bl	4025b0 <nanosleep@plt>
  403f90:	mov	w1, #0x125f                	// #4703
  403f94:	mov	w0, w20
  403f98:	str	wzr, [x21]
  403f9c:	bl	402750 <ioctl@plt>
  403fa0:	ldr	w8, [x21]
  403fa4:	cmp	w8, #0x10
  403fa8:	b.ne	404000 <ferror@plt+0x1880>  // b.any
  403fac:	ldr	q0, [sp]
  403fb0:	sub	x0, x29, #0x10
  403fb4:	mov	x1, xzr
  403fb8:	stur	q0, [x29, #-16]
  403fbc:	bl	4025b0 <nanosleep@plt>
  403fc0:	mov	w1, #0x125f                	// #4703
  403fc4:	mov	w0, w20
  403fc8:	str	wzr, [x21]
  403fcc:	bl	402750 <ioctl@plt>
  403fd0:	ldr	w8, [x21]
  403fd4:	cmp	w8, #0x10
  403fd8:	b.ne	404000 <ferror@plt+0x1880>  // b.any
  403fdc:	ldr	q0, [sp]
  403fe0:	sub	x0, x29, #0x10
  403fe4:	mov	x1, xzr
  403fe8:	stur	q0, [x29, #-16]
  403fec:	bl	4025b0 <nanosleep@plt>
  403ff0:	mov	w1, #0x125f                	// #4703
  403ff4:	mov	w0, w20
  403ff8:	str	wzr, [x21]
  403ffc:	bl	402750 <ioctl@plt>
  404000:	adrp	x1, 407000 <ferror@plt+0x4880>
  404004:	add	x1, x1, #0xc7
  404008:	mov	w2, #0x5                   	// #5
  40400c:	mov	x0, xzr
  404010:	bl	4026a0 <dcgettext@plt>
  404014:	mov	x1, x19
  404018:	bl	4026d0 <printf@plt>
  40401c:	ldp	x20, x19, [sp, #192]
  404020:	ldr	x21, [sp, #176]
  404024:	ldp	x29, x30, [sp, #160]
  404028:	add	sp, sp, #0xd0
  40402c:	ret
  404030:	stp	x29, x30, [sp, #-32]!
  404034:	adrp	x8, 418000 <ferror@plt+0x15880>
  404038:	stp	x20, x19, [sp, #16]
  40403c:	ldr	x20, [x8, #824]
  404040:	mov	x29, sp
  404044:	bl	4026f0 <__errno_location@plt>
  404048:	mov	x19, x0
  40404c:	str	wzr, [x0]
  404050:	mov	x0, x20
  404054:	bl	402780 <ferror@plt>
  404058:	cbnz	w0, 4040f8 <ferror@plt+0x1978>
  40405c:	mov	x0, x20
  404060:	bl	402630 <fflush@plt>
  404064:	cbz	w0, 4040b8 <ferror@plt+0x1938>
  404068:	ldr	w20, [x19]
  40406c:	cmp	w20, #0x9
  404070:	b.eq	40407c <ferror@plt+0x18fc>  // b.none
  404074:	cmp	w20, #0x20
  404078:	b.ne	404110 <ferror@plt+0x1990>  // b.any
  40407c:	adrp	x8, 418000 <ferror@plt+0x15880>
  404080:	ldr	x20, [x8, #800]
  404084:	str	wzr, [x19]
  404088:	mov	x0, x20
  40408c:	bl	402780 <ferror@plt>
  404090:	cbnz	w0, 404138 <ferror@plt+0x19b8>
  404094:	mov	x0, x20
  404098:	bl	402630 <fflush@plt>
  40409c:	cbz	w0, 4040d8 <ferror@plt+0x1958>
  4040a0:	ldr	w8, [x19]
  4040a4:	cmp	w8, #0x9
  4040a8:	b.ne	404138 <ferror@plt+0x19b8>  // b.any
  4040ac:	ldp	x20, x19, [sp, #16]
  4040b0:	ldp	x29, x30, [sp], #32
  4040b4:	ret
  4040b8:	mov	x0, x20
  4040bc:	bl	402350 <fileno@plt>
  4040c0:	tbnz	w0, #31, 404068 <ferror@plt+0x18e8>
  4040c4:	bl	4021f0 <dup@plt>
  4040c8:	tbnz	w0, #31, 404068 <ferror@plt+0x18e8>
  4040cc:	bl	402480 <close@plt>
  4040d0:	cbnz	w0, 404068 <ferror@plt+0x18e8>
  4040d4:	b	40407c <ferror@plt+0x18fc>
  4040d8:	mov	x0, x20
  4040dc:	bl	402350 <fileno@plt>
  4040e0:	tbnz	w0, #31, 4040a0 <ferror@plt+0x1920>
  4040e4:	bl	4021f0 <dup@plt>
  4040e8:	tbnz	w0, #31, 4040a0 <ferror@plt+0x1920>
  4040ec:	bl	402480 <close@plt>
  4040f0:	cbnz	w0, 4040a0 <ferror@plt+0x1920>
  4040f4:	b	4040ac <ferror@plt+0x192c>
  4040f8:	adrp	x1, 406000 <ferror@plt+0x3880>
  4040fc:	add	x1, x1, #0x8e3
  404100:	mov	w2, #0x5                   	// #5
  404104:	mov	x0, xzr
  404108:	bl	4026a0 <dcgettext@plt>
  40410c:	b	404128 <ferror@plt+0x19a8>
  404110:	adrp	x1, 406000 <ferror@plt+0x3880>
  404114:	add	x1, x1, #0x8e3
  404118:	mov	w2, #0x5                   	// #5
  40411c:	mov	x0, xzr
  404120:	bl	4026a0 <dcgettext@plt>
  404124:	cbnz	w20, 404134 <ferror@plt+0x19b4>
  404128:	bl	402660 <warnx@plt>
  40412c:	mov	w0, #0x1                   	// #1
  404130:	bl	4021a0 <_exit@plt>
  404134:	bl	402510 <warn@plt>
  404138:	mov	w0, #0x1                   	// #1
  40413c:	bl	4021a0 <_exit@plt>
  404140:	stp	x29, x30, [sp, #-48]!
  404144:	str	x21, [sp, #16]
  404148:	stp	x20, x19, [sp, #32]
  40414c:	mov	x29, sp
  404150:	cbz	x0, 4041a0 <ferror@plt+0x1a20>
  404154:	mov	x19, x0
  404158:	cbz	w1, 4041a8 <ferror@plt+0x1a28>
  40415c:	orr	w1, w1, #0x800
  404160:	mov	x0, x19
  404164:	bl	402390 <open@plt>
  404168:	tbnz	w0, #31, 4041fc <ferror@plt+0x1a7c>
  40416c:	mov	w21, w0
  404170:	bl	402560 <blkid_new_probe@plt>
  404174:	mov	x20, x0
  404178:	cbz	x0, 404194 <ferror@plt+0x1a14>
  40417c:	mov	x0, x20
  404180:	mov	w1, w21
  404184:	mov	x2, xzr
  404188:	mov	x3, xzr
  40418c:	bl	402360 <blkid_probe_set_device@plt>
  404190:	cbz	w0, 4041b8 <ferror@plt+0x1a38>
  404194:	mov	w0, w21
  404198:	bl	402480 <close@plt>
  40419c:	b	404200 <ferror@plt+0x1a80>
  4041a0:	mov	x20, xzr
  4041a4:	b	4041e8 <ferror@plt+0x1a68>
  4041a8:	mov	x0, x19
  4041ac:	bl	402290 <blkid_new_probe_from_filename@plt>
  4041b0:	mov	x20, x0
  4041b4:	cbz	x0, 404200 <ferror@plt+0x1a80>
  4041b8:	mov	w1, #0x1                   	// #1
  4041bc:	mov	x0, x20
  4041c0:	bl	4022b0 <blkid_probe_enable_superblocks@plt>
  4041c4:	mov	w1, #0x6aa                 	// #1706
  4041c8:	mov	x0, x20
  4041cc:	bl	402410 <blkid_probe_set_superblocks_flags@plt>
  4041d0:	mov	w1, #0x1                   	// #1
  4041d4:	mov	x0, x20
  4041d8:	bl	402310 <blkid_probe_enable_partitions@plt>
  4041dc:	mov	w1, #0xa                   	// #10
  4041e0:	mov	x0, x20
  4041e4:	bl	402530 <blkid_probe_set_partitions_flags@plt>
  4041e8:	mov	x0, x20
  4041ec:	ldp	x20, x19, [sp, #32]
  4041f0:	ldr	x21, [sp, #16]
  4041f4:	ldp	x29, x30, [sp], #48
  4041f8:	ret
  4041fc:	mov	x20, xzr
  404200:	mov	x0, x20
  404204:	bl	402610 <blkid_free_probe@plt>
  404208:	adrp	x1, 406000 <ferror@plt+0x3880>
  40420c:	add	x1, x1, #0xdf6
  404210:	mov	w2, #0x5                   	// #5
  404214:	mov	x0, xzr
  404218:	bl	4026a0 <dcgettext@plt>
  40421c:	mov	x1, x0
  404220:	mov	w0, #0x1                   	// #1
  404224:	mov	x2, x19
  404228:	bl	402740 <err@plt>
  40422c:	sub	sp, sp, #0x70
  404230:	stp	x29, x30, [sp, #32]
  404234:	stp	x22, x21, [sp, #80]
  404238:	stp	x20, x19, [sp, #96]
  40423c:	add	x29, sp, #0x20
  404240:	mov	x19, x2
  404244:	mov	x21, x1
  404248:	adrp	x1, 406000 <ferror@plt+0x3880>
  40424c:	stp	x24, x23, [sp, #64]
  404250:	mov	x23, x3
  404254:	mov	x24, x0
  404258:	add	x1, x1, #0xe38
  40425c:	sub	x2, x29, #0x8
  404260:	mov	x0, x19
  404264:	mov	x3, xzr
  404268:	str	x25, [sp, #48]
  40426c:	mov	x20, x4
  404270:	str	xzr, [sp]
  404274:	str	xzr, [x4]
  404278:	bl	402240 <blkid_probe_lookup_value@plt>
  40427c:	cbz	w0, 4042f0 <ferror@plt+0x1b70>
  404280:	adrp	x1, 406000 <ferror@plt+0x3880>
  404284:	add	x1, x1, #0xe36
  404288:	sub	x2, x29, #0x8
  40428c:	mov	x0, x19
  404290:	mov	x3, xzr
  404294:	bl	402240 <blkid_probe_lookup_value@plt>
  404298:	mov	x22, xzr
  40429c:	cbnz	w0, 404330 <ferror@plt+0x1bb0>
  4042a0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4042a4:	add	x1, x1, #0xe3d
  4042a8:	add	x2, x29, #0x18
  4042ac:	mov	x0, x19
  4042b0:	mov	x3, xzr
  4042b4:	bl	402240 <blkid_probe_lookup_value@plt>
  4042b8:	mov	x22, xzr
  4042bc:	cbnz	w0, 404330 <ferror@plt+0x1bb0>
  4042c0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4042c4:	add	x1, x1, #0xe4c
  4042c8:	add	x2, sp, #0x10
  4042cc:	mov	x0, x19
  4042d0:	mov	x3, x20
  4042d4:	bl	402240 <blkid_probe_lookup_value@plt>
  4042d8:	cbnz	w0, 40432c <ferror@plt+0x1bac>
  4042dc:	adrp	x8, 406000 <ferror@plt+0x3880>
  4042e0:	add	x8, x8, #0xe54
  4042e4:	mov	w25, #0x3                   	// #3
  4042e8:	str	x8, [sp]
  4042ec:	b	404354 <ferror@plt+0x1bd4>
  4042f0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4042f4:	add	x1, x1, #0xe1f
  4042f8:	add	x2, x29, #0x18
  4042fc:	mov	x0, x19
  404300:	mov	x3, xzr
  404304:	bl	402240 <blkid_probe_lookup_value@plt>
  404308:	mov	x22, xzr
  40430c:	cbnz	w0, 404330 <ferror@plt+0x1bb0>
  404310:	adrp	x1, 406000 <ferror@plt+0x3880>
  404314:	add	x1, x1, #0xe2e
  404318:	add	x2, sp, #0x10
  40431c:	mov	x0, x19
  404320:	mov	x3, x20
  404324:	bl	402240 <blkid_probe_lookup_value@plt>
  404328:	cbz	w0, 404350 <ferror@plt+0x1bd0>
  40432c:	mov	x22, xzr
  404330:	mov	x0, x22
  404334:	ldp	x20, x19, [sp, #96]
  404338:	ldp	x22, x21, [sp, #80]
  40433c:	ldp	x24, x23, [sp, #64]
  404340:	ldr	x25, [sp, #48]
  404344:	ldp	x29, x30, [sp, #32]
  404348:	add	sp, sp, #0x70
  40434c:	ret
  404350:	mov	w25, #0x1                   	// #1
  404354:	ldr	x0, [x29, #24]
  404358:	mov	w2, #0xa                   	// #10
  40435c:	mov	x1, xzr
  404360:	bl	402220 <strtoll@plt>
  404364:	str	x0, [x23]
  404368:	ldr	x1, [x24, #8]
  40436c:	cbz	x1, 40437c <ferror@plt+0x1bfc>
  404370:	ldur	x0, [x29, #-8]
  404374:	bl	4045fc <ferror@plt+0x1e7c>
  404378:	cbz	w0, 40432c <ferror@plt+0x1bac>
  40437c:	ldr	x8, [x24, #24]
  404380:	cbz	x8, 4043b0 <ferror@plt+0x1c30>
  404384:	ldr	x9, [x23]
  404388:	ldr	x10, [x8]
  40438c:	cmp	x10, x9
  404390:	b.eq	4043a4 <ferror@plt+0x1c24>  // b.none
  404394:	ldr	x8, [x8, #56]
  404398:	mov	x22, xzr
  40439c:	cbnz	x8, 404388 <ferror@plt+0x1c08>
  4043a0:	b	404330 <ferror@plt+0x1bb0>
  4043a4:	ldrb	w9, [x8, #64]
  4043a8:	orr	w9, w9, #0x1
  4043ac:	strb	w9, [x8, #64]
  4043b0:	ldr	x23, [x23]
  4043b4:	cbz	x21, 4043dc <ferror@plt+0x1c5c>
  4043b8:	ldr	x8, [x21]
  4043bc:	cbz	x8, 4043dc <ferror@plt+0x1c5c>
  4043c0:	mov	x22, x8
  4043c4:	ldr	x8, [x8]
  4043c8:	cmp	x8, x23
  4043cc:	b.eq	404414 <ferror@plt+0x1c94>  // b.none
  4043d0:	ldr	x8, [x22, #56]
  4043d4:	cbnz	x8, 4043c0 <ferror@plt+0x1c40>
  4043d8:	b	4043e0 <ferror@plt+0x1c60>
  4043dc:	mov	x22, xzr
  4043e0:	mov	w0, #0x1                   	// #1
  4043e4:	mov	w1, #0x48                  	// #72
  4043e8:	bl	402430 <calloc@plt>
  4043ec:	cbz	x0, 404544 <ferror@plt+0x1dc4>
  4043f0:	str	x23, [x0]
  4043f4:	cbz	x22, 4043fc <ferror@plt+0x1c7c>
  4043f8:	str	x0, [x22, #56]
  4043fc:	cbz	x21, 404410 <ferror@plt+0x1c90>
  404400:	ldr	x8, [x21]
  404404:	mov	x22, x0
  404408:	cbnz	x8, 404414 <ferror@plt+0x1c94>
  40440c:	str	x0, [x21]
  404410:	mov	x22, x0
  404414:	ldr	x0, [sp]
  404418:	cbz	x0, 40442c <ferror@plt+0x1cac>
  40441c:	bl	402450 <strdup@plt>
  404420:	cbz	x0, 404520 <ferror@plt+0x1da0>
  404424:	str	x0, [x22, #24]
  404428:	b	404448 <ferror@plt+0x1cc8>
  40442c:	adrp	x1, 406000 <ferror@plt+0x3880>
  404430:	add	x1, x1, #0xcd4
  404434:	mov	x2, sp
  404438:	mov	x0, x19
  40443c:	mov	x3, xzr
  404440:	bl	402240 <blkid_probe_lookup_value@plt>
  404444:	cbz	w0, 4044f8 <ferror@plt+0x1d78>
  404448:	ldur	x0, [x29, #-8]
  40444c:	cbz	x0, 404500 <ferror@plt+0x1d80>
  404450:	bl	402450 <strdup@plt>
  404454:	cbz	x0, 404520 <ferror@plt+0x1da0>
  404458:	ldrb	w8, [x22, #64]
  40445c:	str	x0, [x22, #32]
  404460:	and	w8, w8, #0xfc
  404464:	orr	w8, w25, w8
  404468:	strb	w8, [x22, #64]
  40446c:	ldr	x20, [x20]
  404470:	mov	x0, x20
  404474:	bl	402380 <malloc@plt>
  404478:	cbz	x20, 404480 <ferror@plt+0x1d00>
  40447c:	cbz	x0, 404530 <ferror@plt+0x1db0>
  404480:	str	x0, [x22, #16]
  404484:	ldr	x1, [sp, #16]
  404488:	mov	x2, x20
  40448c:	bl	402180 <memcpy@plt>
  404490:	adrp	x1, 406000 <ferror@plt+0x3880>
  404494:	add	x1, x1, #0xc90
  404498:	add	x2, sp, #0x8
  40449c:	mov	x0, x19
  4044a0:	mov	x3, xzr
  4044a4:	str	x20, [x22, #8]
  4044a8:	bl	402240 <blkid_probe_lookup_value@plt>
  4044ac:	cbnz	w0, 4044c4 <ferror@plt+0x1d44>
  4044b0:	ldr	x0, [sp, #8]
  4044b4:	cbz	x0, 404500 <ferror@plt+0x1d80>
  4044b8:	bl	402450 <strdup@plt>
  4044bc:	cbz	x0, 404520 <ferror@plt+0x1da0>
  4044c0:	str	x0, [x22, #40]
  4044c4:	adrp	x1, 406000 <ferror@plt+0x3880>
  4044c8:	add	x1, x1, #0xc80
  4044cc:	add	x2, sp, #0x8
  4044d0:	mov	x0, x19
  4044d4:	mov	x3, xzr
  4044d8:	bl	402240 <blkid_probe_lookup_value@plt>
  4044dc:	cbnz	w0, 404330 <ferror@plt+0x1bb0>
  4044e0:	ldr	x0, [sp, #8]
  4044e4:	cbz	x0, 404500 <ferror@plt+0x1d80>
  4044e8:	bl	402450 <strdup@plt>
  4044ec:	cbz	x0, 404520 <ferror@plt+0x1da0>
  4044f0:	str	x0, [x22, #48]
  4044f4:	b	404330 <ferror@plt+0x1bb0>
  4044f8:	ldr	x0, [sp]
  4044fc:	cbnz	x0, 40441c <ferror@plt+0x1c9c>
  404500:	adrp	x0, 406000 <ferror@plt+0x3880>
  404504:	adrp	x1, 406000 <ferror@plt+0x3880>
  404508:	adrp	x3, 406000 <ferror@plt+0x3880>
  40450c:	add	x0, x0, #0xe64
  404510:	add	x1, x1, #0xe68
  404514:	add	x3, x3, #0xe7b
  404518:	mov	w2, #0x4a                  	// #74
  40451c:	bl	4026e0 <__assert_fail@plt>
  404520:	adrp	x1, 406000 <ferror@plt+0x3880>
  404524:	add	x1, x1, #0xe97
  404528:	mov	w0, #0x1                   	// #1
  40452c:	bl	402740 <err@plt>
  404530:	adrp	x1, 406000 <ferror@plt+0x3880>
  404534:	add	x1, x1, #0x91c
  404538:	mov	w0, #0x1                   	// #1
  40453c:	mov	x2, x20
  404540:	bl	402740 <err@plt>
  404544:	adrp	x1, 406000 <ferror@plt+0x3880>
  404548:	add	x1, x1, #0x91c
  40454c:	mov	w0, #0x1                   	// #1
  404550:	mov	w2, #0x48                  	// #72
  404554:	bl	402740 <err@plt>
  404558:	sub	sp, sp, #0x100
  40455c:	stp	x29, x30, [sp, #240]
  404560:	add	x29, sp, #0xf0
  404564:	mov	x8, #0xffffffffffffffd0    	// #-48
  404568:	mov	x9, sp
  40456c:	sub	x10, x29, #0x70
  404570:	movk	x8, #0xff80, lsl #32
  404574:	add	x11, x29, #0x10
  404578:	add	x9, x9, #0x80
  40457c:	add	x10, x10, #0x30
  404580:	stp	x9, x8, [x29, #-16]
  404584:	stp	x11, x10, [x29, #-32]
  404588:	stp	x2, x3, [x29, #-112]
  40458c:	stp	x4, x5, [x29, #-96]
  404590:	stp	x6, x7, [x29, #-80]
  404594:	stp	q1, q2, [sp, #16]
  404598:	str	q0, [sp]
  40459c:	ldp	q0, q1, [x29, #-32]
  4045a0:	sub	x2, x29, #0x40
  4045a4:	stp	q3, q4, [sp, #48]
  4045a8:	stp	q5, q6, [sp, #80]
  4045ac:	str	q7, [sp, #112]
  4045b0:	stp	q0, q1, [x29, #-64]
  4045b4:	bl	4025c0 <vasprintf@plt>
  4045b8:	tbnz	w0, #31, 4045c8 <ferror@plt+0x1e48>
  4045bc:	ldp	x29, x30, [sp, #240]
  4045c0:	add	sp, sp, #0x100
  4045c4:	ret
  4045c8:	adrp	x1, 406000 <ferror@plt+0x3880>
  4045cc:	add	x1, x1, #0xef2
  4045d0:	mov	w0, #0x1                   	// #1
  4045d4:	bl	402740 <err@plt>
  4045d8:	stp	x29, x30, [sp, #-16]!
  4045dc:	adrp	x1, 406000 <ferror@plt+0x3880>
  4045e0:	adrp	x2, 406000 <ferror@plt+0x3880>
  4045e4:	add	x1, x1, #0xf0c
  4045e8:	add	x2, x2, #0xd04
  4045ec:	mov	w0, #0x1                   	// #1
  4045f0:	mov	w3, #0xc5                  	// #197
  4045f4:	mov	x29, sp
  4045f8:	bl	402740 <err@plt>
  4045fc:	stp	x29, x30, [sp, #-64]!
  404600:	orr	x8, x0, x1
  404604:	cmp	x8, #0x0
  404608:	stp	x20, x19, [sp, #48]
  40460c:	mov	x19, x0
  404610:	cset	w0, eq  // eq = none
  404614:	stp	x24, x23, [sp, #16]
  404618:	stp	x22, x21, [sp, #32]
  40461c:	mov	x29, sp
  404620:	cbz	x1, 4046ec <ferror@plt+0x1f6c>
  404624:	tbnz	w0, #0, 4046ec <ferror@plt+0x1f6c>
  404628:	adrp	x20, 407000 <ferror@plt+0x4880>
  40462c:	add	x20, x20, #0xf9
  404630:	mov	x21, x1
  404634:	mov	w2, #0x2                   	// #2
  404638:	mov	x0, x1
  40463c:	mov	x1, x20
  404640:	bl	4023b0 <strncmp@plt>
  404644:	cmp	w0, #0x0
  404648:	add	x8, x21, #0x2
  40464c:	mov	x0, x19
  404650:	cset	w23, eq  // eq = none
  404654:	csel	x21, x8, x21, eq  // eq = none
  404658:	bl	4021c0 <strlen@plt>
  40465c:	mov	x8, #0x200000000           	// #8589934592
  404660:	add	x8, x8, x0, lsl #32
  404664:	sxtw	x22, w0
  404668:	asr	x24, x8, #32
  40466c:	b	404684 <ferror@plt+0x1f04>
  404670:	mov	w1, #0x2c                  	// #44
  404674:	mov	x0, x21
  404678:	bl	4025f0 <strchr@plt>
  40467c:	add	x21, x0, #0x1
  404680:	cbz	x0, 4046e8 <ferror@plt+0x1f68>
  404684:	mov	w2, #0x2                   	// #2
  404688:	mov	x0, x21
  40468c:	mov	x1, x20
  404690:	bl	4023b0 <strncmp@plt>
  404694:	cbnz	w0, 4046bc <ferror@plt+0x1f3c>
  404698:	add	x0, x21, #0x2
  40469c:	mov	x1, x19
  4046a0:	mov	x2, x22
  4046a4:	bl	4025a0 <strncasecmp@plt>
  4046a8:	cbnz	w0, 4046bc <ferror@plt+0x1f3c>
  4046ac:	ldrb	w8, [x21, x24]
  4046b0:	cbz	w8, 4046ec <ferror@plt+0x1f6c>
  4046b4:	cmp	w8, #0x2c
  4046b8:	b.eq	4046ec <ferror@plt+0x1f6c>  // b.none
  4046bc:	mov	x0, x21
  4046c0:	mov	x1, x19
  4046c4:	mov	x2, x22
  4046c8:	bl	4025a0 <strncasecmp@plt>
  4046cc:	cbnz	w0, 404670 <ferror@plt+0x1ef0>
  4046d0:	ldrb	w8, [x21, x22]
  4046d4:	cmp	w8, #0x2c
  4046d8:	b.eq	4046e0 <ferror@plt+0x1f60>  // b.none
  4046dc:	cbnz	w8, 404670 <ferror@plt+0x1ef0>
  4046e0:	eor	w0, w23, #0x1
  4046e4:	b	4046ec <ferror@plt+0x1f6c>
  4046e8:	mov	w0, w23
  4046ec:	ldp	x20, x19, [sp, #48]
  4046f0:	ldp	x22, x21, [sp, #32]
  4046f4:	ldp	x24, x23, [sp, #16]
  4046f8:	ldp	x29, x30, [sp], #64
  4046fc:	ret
  404700:	adrp	x8, 418000 <ferror@plt+0x15880>
  404704:	str	w0, [x8, #792]
  404708:	ret
  40470c:	sub	sp, sp, #0x70
  404710:	stp	x29, x30, [sp, #16]
  404714:	stp	x28, x27, [sp, #32]
  404718:	stp	x26, x25, [sp, #48]
  40471c:	stp	x24, x23, [sp, #64]
  404720:	stp	x22, x21, [sp, #80]
  404724:	stp	x20, x19, [sp, #96]
  404728:	add	x29, sp, #0x10
  40472c:	str	xzr, [x1]
  404730:	cbz	x0, 404774 <ferror@plt+0x1ff4>
  404734:	ldrb	w22, [x0]
  404738:	mov	x20, x0
  40473c:	cbz	x22, 404774 <ferror@plt+0x1ff4>
  404740:	mov	x21, x2
  404744:	mov	x19, x1
  404748:	bl	402520 <__ctype_b_loc@plt>
  40474c:	ldr	x8, [x0]
  404750:	mov	x23, x0
  404754:	ldrh	w9, [x8, x22, lsl #1]
  404758:	tbz	w9, #13, 40476c <ferror@plt+0x1fec>
  40475c:	add	x9, x20, #0x1
  404760:	ldrb	w22, [x9], #1
  404764:	ldrh	w10, [x8, x22, lsl #1]
  404768:	tbnz	w10, #13, 404760 <ferror@plt+0x1fe0>
  40476c:	cmp	w22, #0x2d
  404770:	b.ne	4047a8 <ferror@plt+0x2028>  // b.any
  404774:	mov	w22, #0xffffffea            	// #-22
  404778:	neg	w19, w22
  40477c:	bl	4026f0 <__errno_location@plt>
  404780:	str	w19, [x0]
  404784:	mov	w0, w22
  404788:	ldp	x20, x19, [sp, #96]
  40478c:	ldp	x22, x21, [sp, #80]
  404790:	ldp	x24, x23, [sp, #64]
  404794:	ldp	x26, x25, [sp, #48]
  404798:	ldp	x28, x27, [sp, #32]
  40479c:	ldp	x29, x30, [sp, #16]
  4047a0:	add	sp, sp, #0x70
  4047a4:	ret
  4047a8:	bl	4026f0 <__errno_location@plt>
  4047ac:	mov	x24, x0
  4047b0:	str	wzr, [x0]
  4047b4:	add	x1, sp, #0x8
  4047b8:	mov	x0, x20
  4047bc:	mov	w2, wzr
  4047c0:	mov	w3, wzr
  4047c4:	str	xzr, [sp, #8]
  4047c8:	bl	402420 <__strtoul_internal@plt>
  4047cc:	ldr	x25, [sp, #8]
  4047d0:	ldr	w8, [x24]
  4047d4:	cmp	x25, x20
  4047d8:	b.eq	404958 <ferror@plt+0x21d8>  // b.none
  4047dc:	add	x9, x0, #0x1
  4047e0:	mov	x20, x0
  4047e4:	cmp	x9, #0x1
  4047e8:	b.hi	4047f0 <ferror@plt+0x2070>  // b.pmore
  4047ec:	cbnz	w8, 40495c <ferror@plt+0x21dc>
  4047f0:	cbz	x25, 404968 <ferror@plt+0x21e8>
  4047f4:	ldrb	w8, [x25]
  4047f8:	cbz	w8, 404968 <ferror@plt+0x21e8>
  4047fc:	mov	w27, wzr
  404800:	mov	x28, xzr
  404804:	b	404814 <ferror@plt+0x2094>
  404808:	mov	x28, xzr
  40480c:	str	x22, [sp, #8]
  404810:	mov	x25, x22
  404814:	ldrb	w8, [x25, #1]
  404818:	cmp	w8, #0x61
  40481c:	b.le	40484c <ferror@plt+0x20cc>
  404820:	cmp	w8, #0x62
  404824:	b.eq	404854 <ferror@plt+0x20d4>  // b.none
  404828:	cmp	w8, #0x69
  40482c:	b.ne	404864 <ferror@plt+0x20e4>  // b.any
  404830:	ldrb	w8, [x25, #2]
  404834:	orr	w8, w8, #0x20
  404838:	cmp	w8, #0x62
  40483c:	b.ne	404864 <ferror@plt+0x20e4>  // b.any
  404840:	ldrb	w8, [x25, #3]
  404844:	cbnz	w8, 404864 <ferror@plt+0x20e4>
  404848:	b	404978 <ferror@plt+0x21f8>
  40484c:	cmp	w8, #0x42
  404850:	b.ne	404860 <ferror@plt+0x20e0>  // b.any
  404854:	ldrb	w8, [x25, #2]
  404858:	cbnz	w8, 404864 <ferror@plt+0x20e4>
  40485c:	b	404980 <ferror@plt+0x2200>
  404860:	cbz	w8, 404978 <ferror@plt+0x21f8>
  404864:	bl	402340 <localeconv@plt>
  404868:	cbz	x0, 404888 <ferror@plt+0x2108>
  40486c:	ldr	x22, [x0]
  404870:	cbz	x22, 404894 <ferror@plt+0x2114>
  404874:	mov	x0, x22
  404878:	bl	4021c0 <strlen@plt>
  40487c:	mov	x26, x0
  404880:	mov	w8, #0x1                   	// #1
  404884:	b	40489c <ferror@plt+0x211c>
  404888:	mov	w8, wzr
  40488c:	mov	x22, xzr
  404890:	b	404898 <ferror@plt+0x2118>
  404894:	mov	w8, wzr
  404898:	mov	x26, xzr
  40489c:	cbnz	x28, 404774 <ferror@plt+0x1ff4>
  4048a0:	ldrb	w9, [x25]
  4048a4:	eor	w8, w8, #0x1
  4048a8:	cmp	w9, #0x0
  4048ac:	cset	w9, eq  // eq = none
  4048b0:	orr	w8, w8, w9
  4048b4:	tbnz	w8, #0, 404774 <ferror@plt+0x1ff4>
  4048b8:	mov	x0, x22
  4048bc:	mov	x1, x25
  4048c0:	mov	x2, x26
  4048c4:	bl	4023b0 <strncmp@plt>
  4048c8:	cbnz	w0, 404774 <ferror@plt+0x1ff4>
  4048cc:	add	x22, x25, x26
  4048d0:	ldrb	w8, [x22]
  4048d4:	cmp	w8, #0x30
  4048d8:	b.ne	4048ec <ferror@plt+0x216c>  // b.any
  4048dc:	ldrb	w8, [x22, #1]!
  4048e0:	add	w27, w27, #0x1
  4048e4:	cmp	w8, #0x30
  4048e8:	b.eq	4048dc <ferror@plt+0x215c>  // b.none
  4048ec:	ldr	x9, [x23]
  4048f0:	sxtb	x8, w8
  4048f4:	ldrh	w8, [x9, x8, lsl #1]
  4048f8:	tbz	w8, #11, 404808 <ferror@plt+0x2088>
  4048fc:	add	x1, sp, #0x8
  404900:	mov	x0, x22
  404904:	mov	w2, wzr
  404908:	mov	w3, wzr
  40490c:	str	wzr, [x24]
  404910:	str	xzr, [sp, #8]
  404914:	bl	402420 <__strtoul_internal@plt>
  404918:	ldr	x25, [sp, #8]
  40491c:	ldr	w8, [x24]
  404920:	cmp	x25, x22
  404924:	b.eq	404958 <ferror@plt+0x21d8>  // b.none
  404928:	add	x9, x0, #0x1
  40492c:	cmp	x9, #0x1
  404930:	b.hi	404938 <ferror@plt+0x21b8>  // b.pmore
  404934:	cbnz	w8, 40495c <ferror@plt+0x21dc>
  404938:	mov	x28, xzr
  40493c:	cbz	x0, 404814 <ferror@plt+0x2094>
  404940:	cbz	x25, 404774 <ferror@plt+0x1ff4>
  404944:	ldrb	w8, [x25]
  404948:	mov	w22, #0xffffffea            	// #-22
  40494c:	mov	x28, x0
  404950:	cbnz	w8, 404814 <ferror@plt+0x2094>
  404954:	b	404778 <ferror@plt+0x1ff8>
  404958:	cbz	w8, 404774 <ferror@plt+0x1ff4>
  40495c:	neg	w22, w8
  404960:	tbz	w22, #31, 404784 <ferror@plt+0x2004>
  404964:	b	404778 <ferror@plt+0x1ff8>
  404968:	mov	w22, wzr
  40496c:	str	x20, [x19]
  404970:	tbz	w22, #31, 404784 <ferror@plt+0x2004>
  404974:	b	404778 <ferror@plt+0x1ff8>
  404978:	mov	w24, #0x400                 	// #1024
  40497c:	b	404984 <ferror@plt+0x2204>
  404980:	mov	w24, #0x3e8                 	// #1000
  404984:	ldrsb	w22, [x25]
  404988:	adrp	x23, 407000 <ferror@plt+0x4880>
  40498c:	add	x23, x23, #0x108
  404990:	mov	w2, #0x9                   	// #9
  404994:	mov	x0, x23
  404998:	mov	w1, w22
  40499c:	bl	402670 <memchr@plt>
  4049a0:	cbnz	x0, 4049c0 <ferror@plt+0x2240>
  4049a4:	adrp	x23, 407000 <ferror@plt+0x4880>
  4049a8:	add	x23, x23, #0x111
  4049ac:	mov	w2, #0x9                   	// #9
  4049b0:	mov	x0, x23
  4049b4:	mov	w1, w22
  4049b8:	bl	402670 <memchr@plt>
  4049bc:	cbz	x0, 404774 <ferror@plt+0x1ff4>
  4049c0:	sub	w8, w0, w23
  4049c4:	adds	w8, w8, #0x1
  4049c8:	b.cs	4049ec <ferror@plt+0x226c>  // b.hs, b.nlast
  4049cc:	mvn	w9, w0
  4049d0:	add	w9, w9, w23
  4049d4:	umulh	x10, x24, x20
  4049d8:	cmp	xzr, x10
  4049dc:	b.ne	4049f4 <ferror@plt+0x2274>  // b.any
  4049e0:	adds	w9, w9, #0x1
  4049e4:	mul	x20, x20, x24
  4049e8:	b.cc	4049d4 <ferror@plt+0x2254>  // b.lo, b.ul, b.last
  4049ec:	mov	w22, wzr
  4049f0:	b	4049f8 <ferror@plt+0x2278>
  4049f4:	mov	w22, #0xffffffde            	// #-34
  4049f8:	cbz	x21, 404a00 <ferror@plt+0x2280>
  4049fc:	str	w8, [x21]
  404a00:	cbz	x28, 40496c <ferror@plt+0x21ec>
  404a04:	cbz	w8, 40496c <ferror@plt+0x21ec>
  404a08:	mvn	w8, w0
  404a0c:	add	w9, w8, w23
  404a10:	mov	w8, #0x1                   	// #1
  404a14:	umulh	x10, x24, x8
  404a18:	cmp	xzr, x10
  404a1c:	b.ne	404a2c <ferror@plt+0x22ac>  // b.any
  404a20:	adds	w9, w9, #0x1
  404a24:	mul	x8, x8, x24
  404a28:	b.cc	404a14 <ferror@plt+0x2294>  // b.lo, b.ul, b.last
  404a2c:	mov	w9, #0xa                   	// #10
  404a30:	cmp	x28, #0xb
  404a34:	b.cc	404a48 <ferror@plt+0x22c8>  // b.lo, b.ul, b.last
  404a38:	add	x9, x9, x9, lsl #2
  404a3c:	lsl	x9, x9, #1
  404a40:	cmp	x9, x28
  404a44:	b.cc	404a38 <ferror@plt+0x22b8>  // b.lo, b.ul, b.last
  404a48:	cmp	w27, #0x1
  404a4c:	b.lt	404af8 <ferror@plt+0x2378>  // b.tstop
  404a50:	cmp	w27, #0x3
  404a54:	b.hi	404a60 <ferror@plt+0x22e0>  // b.pmore
  404a58:	mov	w10, wzr
  404a5c:	b	404ae4 <ferror@plt+0x2364>
  404a60:	mov	w10, #0x1                   	// #1
  404a64:	dup	v0.2d, x10
  404a68:	and	w10, w27, #0xfffffffc
  404a6c:	mov	v1.16b, v0.16b
  404a70:	mov	v1.d[0], x9
  404a74:	mov	w9, w10
  404a78:	fmov	x12, d1
  404a7c:	mov	x11, v1.d[1]
  404a80:	add	x12, x12, x12, lsl #2
  404a84:	fmov	x13, d0
  404a88:	lsl	x12, x12, #1
  404a8c:	add	x11, x11, x11, lsl #2
  404a90:	add	x13, x13, x13, lsl #2
  404a94:	mov	x14, v0.d[1]
  404a98:	fmov	d1, x12
  404a9c:	lsl	x11, x11, #1
  404aa0:	lsl	x13, x13, #1
  404aa4:	mov	v1.d[1], x11
  404aa8:	add	x11, x14, x14, lsl #2
  404aac:	fmov	d0, x13
  404ab0:	lsl	x11, x11, #1
  404ab4:	subs	w9, w9, #0x4
  404ab8:	mov	v0.d[1], x11
  404abc:	b.ne	404a78 <ferror@plt+0x22f8>  // b.any
  404ac0:	mov	x9, v1.d[1]
  404ac4:	mov	x11, v0.d[1]
  404ac8:	fmov	x12, d1
  404acc:	fmov	x13, d0
  404ad0:	mul	x12, x13, x12
  404ad4:	mul	x9, x11, x9
  404ad8:	cmp	w27, w10
  404adc:	mul	x9, x12, x9
  404ae0:	b.eq	404af8 <ferror@plt+0x2378>  // b.none
  404ae4:	sub	w10, w27, w10
  404ae8:	add	x9, x9, x9, lsl #2
  404aec:	subs	w10, w10, #0x1
  404af0:	lsl	x9, x9, #1
  404af4:	b.ne	404ae8 <ferror@plt+0x2368>  // b.any
  404af8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404afc:	mov	w12, #0x1                   	// #1
  404b00:	movk	x10, #0xcccd
  404b04:	mov	w11, #0xa                   	// #10
  404b08:	b	404b1c <ferror@plt+0x239c>
  404b0c:	cmp	x28, #0x9
  404b10:	mov	x28, x13
  404b14:	mov	x12, x14
  404b18:	b.ls	40496c <ferror@plt+0x21ec>  // b.plast
  404b1c:	umulh	x13, x28, x10
  404b20:	lsr	x13, x13, #3
  404b24:	add	x14, x12, x12, lsl #2
  404b28:	msub	x15, x13, x11, x28
  404b2c:	lsl	x14, x14, #1
  404b30:	cbz	x15, 404b0c <ferror@plt+0x238c>
  404b34:	udiv	x12, x9, x12
  404b38:	udiv	x12, x12, x15
  404b3c:	udiv	x12, x8, x12
  404b40:	add	x20, x12, x20
  404b44:	b	404b0c <ferror@plt+0x238c>
  404b48:	mov	x2, xzr
  404b4c:	b	40470c <ferror@plt+0x1f8c>
  404b50:	stp	x29, x30, [sp, #-48]!
  404b54:	stp	x20, x19, [sp, #32]
  404b58:	mov	x20, x1
  404b5c:	mov	x19, x0
  404b60:	str	x21, [sp, #16]
  404b64:	mov	x29, sp
  404b68:	cbz	x0, 404b9c <ferror@plt+0x241c>
  404b6c:	ldrb	w21, [x19]
  404b70:	mov	x8, x19
  404b74:	cbz	w21, 404ba0 <ferror@plt+0x2420>
  404b78:	bl	402520 <__ctype_b_loc@plt>
  404b7c:	ldr	x9, [x0]
  404b80:	mov	x8, x19
  404b84:	and	x10, x21, #0xff
  404b88:	ldrh	w10, [x9, x10, lsl #1]
  404b8c:	tbz	w10, #11, 404ba0 <ferror@plt+0x2420>
  404b90:	ldrb	w21, [x8, #1]!
  404b94:	cbnz	w21, 404b84 <ferror@plt+0x2404>
  404b98:	b	404ba0 <ferror@plt+0x2420>
  404b9c:	mov	x8, xzr
  404ba0:	cbz	x20, 404ba8 <ferror@plt+0x2428>
  404ba4:	str	x8, [x20]
  404ba8:	cmp	x8, x19
  404bac:	b.ls	404bcc <ferror@plt+0x244c>  // b.plast
  404bb0:	ldrb	w8, [x8]
  404bb4:	cmp	w8, #0x0
  404bb8:	cset	w0, eq  // eq = none
  404bbc:	ldp	x20, x19, [sp, #32]
  404bc0:	ldr	x21, [sp, #16]
  404bc4:	ldp	x29, x30, [sp], #48
  404bc8:	ret
  404bcc:	mov	w0, wzr
  404bd0:	ldp	x20, x19, [sp, #32]
  404bd4:	ldr	x21, [sp, #16]
  404bd8:	ldp	x29, x30, [sp], #48
  404bdc:	ret
  404be0:	stp	x29, x30, [sp, #-48]!
  404be4:	stp	x20, x19, [sp, #32]
  404be8:	mov	x20, x1
  404bec:	mov	x19, x0
  404bf0:	str	x21, [sp, #16]
  404bf4:	mov	x29, sp
  404bf8:	cbz	x0, 404c2c <ferror@plt+0x24ac>
  404bfc:	ldrb	w21, [x19]
  404c00:	mov	x8, x19
  404c04:	cbz	w21, 404c30 <ferror@plt+0x24b0>
  404c08:	bl	402520 <__ctype_b_loc@plt>
  404c0c:	ldr	x9, [x0]
  404c10:	mov	x8, x19
  404c14:	and	x10, x21, #0xff
  404c18:	ldrh	w10, [x9, x10, lsl #1]
  404c1c:	tbz	w10, #12, 404c30 <ferror@plt+0x24b0>
  404c20:	ldrb	w21, [x8, #1]!
  404c24:	cbnz	w21, 404c14 <ferror@plt+0x2494>
  404c28:	b	404c30 <ferror@plt+0x24b0>
  404c2c:	mov	x8, xzr
  404c30:	cbz	x20, 404c38 <ferror@plt+0x24b8>
  404c34:	str	x8, [x20]
  404c38:	cmp	x8, x19
  404c3c:	b.ls	404c5c <ferror@plt+0x24dc>  // b.plast
  404c40:	ldrb	w8, [x8]
  404c44:	cmp	w8, #0x0
  404c48:	cset	w0, eq  // eq = none
  404c4c:	ldp	x20, x19, [sp, #32]
  404c50:	ldr	x21, [sp, #16]
  404c54:	ldp	x29, x30, [sp], #48
  404c58:	ret
  404c5c:	mov	w0, wzr
  404c60:	ldp	x20, x19, [sp, #32]
  404c64:	ldr	x21, [sp, #16]
  404c68:	ldp	x29, x30, [sp], #48
  404c6c:	ret
  404c70:	sub	sp, sp, #0x110
  404c74:	stp	x29, x30, [sp, #208]
  404c78:	add	x29, sp, #0xd0
  404c7c:	mov	x8, #0xffffffffffffffd0    	// #-48
  404c80:	mov	x9, sp
  404c84:	sub	x10, x29, #0x50
  404c88:	stp	x28, x23, [sp, #224]
  404c8c:	stp	x22, x21, [sp, #240]
  404c90:	stp	x20, x19, [sp, #256]
  404c94:	mov	x20, x1
  404c98:	mov	x19, x0
  404c9c:	movk	x8, #0xff80, lsl #32
  404ca0:	add	x11, x29, #0x40
  404ca4:	add	x9, x9, #0x80
  404ca8:	add	x22, x10, #0x30
  404cac:	mov	w23, #0xffffffd0            	// #-48
  404cb0:	stp	x2, x3, [x29, #-80]
  404cb4:	stp	x4, x5, [x29, #-64]
  404cb8:	stp	x6, x7, [x29, #-48]
  404cbc:	stp	q1, q2, [sp, #16]
  404cc0:	stp	q3, q4, [sp, #48]
  404cc4:	str	q0, [sp]
  404cc8:	stp	q5, q6, [sp, #80]
  404ccc:	str	q7, [sp, #112]
  404cd0:	stp	x9, x8, [x29, #-16]
  404cd4:	stp	x11, x22, [x29, #-32]
  404cd8:	tbnz	w23, #31, 404ce4 <ferror@plt+0x2564>
  404cdc:	mov	w8, w23
  404ce0:	b	404cfc <ferror@plt+0x257c>
  404ce4:	add	w8, w23, #0x8
  404ce8:	cmn	w23, #0x8
  404cec:	stur	w8, [x29, #-8]
  404cf0:	b.gt	404cfc <ferror@plt+0x257c>
  404cf4:	add	x9, x22, w23, sxtw
  404cf8:	b	404d08 <ferror@plt+0x2588>
  404cfc:	ldur	x9, [x29, #-32]
  404d00:	add	x10, x9, #0x8
  404d04:	stur	x10, [x29, #-32]
  404d08:	ldr	x1, [x9]
  404d0c:	cbz	x1, 404d84 <ferror@plt+0x2604>
  404d10:	tbnz	w8, #31, 404d1c <ferror@plt+0x259c>
  404d14:	mov	w23, w8
  404d18:	b	404d34 <ferror@plt+0x25b4>
  404d1c:	add	w23, w8, #0x8
  404d20:	cmn	w8, #0x8
  404d24:	stur	w23, [x29, #-8]
  404d28:	b.gt	404d34 <ferror@plt+0x25b4>
  404d2c:	add	x8, x22, w8, sxtw
  404d30:	b	404d40 <ferror@plt+0x25c0>
  404d34:	ldur	x8, [x29, #-32]
  404d38:	add	x9, x8, #0x8
  404d3c:	stur	x9, [x29, #-32]
  404d40:	ldr	x21, [x8]
  404d44:	cbz	x21, 404d84 <ferror@plt+0x2604>
  404d48:	mov	x0, x19
  404d4c:	bl	402500 <strcmp@plt>
  404d50:	cbz	w0, 404d68 <ferror@plt+0x25e8>
  404d54:	mov	x0, x19
  404d58:	mov	x1, x21
  404d5c:	bl	402500 <strcmp@plt>
  404d60:	cbnz	w0, 404cd8 <ferror@plt+0x2558>
  404d64:	b	404d6c <ferror@plt+0x25ec>
  404d68:	mov	w0, #0x1                   	// #1
  404d6c:	ldp	x20, x19, [sp, #256]
  404d70:	ldp	x22, x21, [sp, #240]
  404d74:	ldp	x28, x23, [sp, #224]
  404d78:	ldp	x29, x30, [sp, #208]
  404d7c:	add	sp, sp, #0x110
  404d80:	ret
  404d84:	adrp	x8, 418000 <ferror@plt+0x15880>
  404d88:	ldr	w0, [x8, #792]
  404d8c:	adrp	x1, 407000 <ferror@plt+0x4880>
  404d90:	add	x1, x1, #0x11a
  404d94:	mov	x2, x20
  404d98:	mov	x3, x19
  404d9c:	bl	4026b0 <errx@plt>
  404da0:	cbz	x1, 404dc4 <ferror@plt+0x2644>
  404da4:	sxtb	w8, w2
  404da8:	ldrsb	w9, [x0]
  404dac:	cbz	w9, 404dc4 <ferror@plt+0x2644>
  404db0:	cmp	w8, w9
  404db4:	b.eq	404dc8 <ferror@plt+0x2648>  // b.none
  404db8:	sub	x1, x1, #0x1
  404dbc:	add	x0, x0, #0x1
  404dc0:	cbnz	x1, 404da8 <ferror@plt+0x2628>
  404dc4:	mov	x0, xzr
  404dc8:	ret
  404dcc:	stp	x29, x30, [sp, #-32]!
  404dd0:	stp	x20, x19, [sp, #16]
  404dd4:	mov	x29, sp
  404dd8:	mov	x20, x1
  404ddc:	mov	x19, x0
  404de0:	bl	404f3c <ferror@plt+0x27bc>
  404de4:	cmp	x0, w0, sxtw
  404de8:	b.ne	404e00 <ferror@plt+0x2680>  // b.any
  404dec:	cmp	w0, w0, sxth
  404df0:	b.ne	404e00 <ferror@plt+0x2680>  // b.any
  404df4:	ldp	x20, x19, [sp, #16]
  404df8:	ldp	x29, x30, [sp], #32
  404dfc:	ret
  404e00:	bl	4026f0 <__errno_location@plt>
  404e04:	mov	w8, #0x22                  	// #34
  404e08:	str	w8, [x0]
  404e0c:	adrp	x8, 418000 <ferror@plt+0x15880>
  404e10:	ldr	w0, [x8, #792]
  404e14:	adrp	x1, 407000 <ferror@plt+0x4880>
  404e18:	add	x1, x1, #0x11a
  404e1c:	mov	x2, x20
  404e20:	mov	x3, x19
  404e24:	bl	402740 <err@plt>
  404e28:	stp	x29, x30, [sp, #-32]!
  404e2c:	stp	x20, x19, [sp, #16]
  404e30:	mov	x29, sp
  404e34:	mov	x20, x1
  404e38:	mov	x19, x0
  404e3c:	bl	404f3c <ferror@plt+0x27bc>
  404e40:	cmp	x0, w0, sxtw
  404e44:	b.ne	404e54 <ferror@plt+0x26d4>  // b.any
  404e48:	ldp	x20, x19, [sp, #16]
  404e4c:	ldp	x29, x30, [sp], #32
  404e50:	ret
  404e54:	bl	4026f0 <__errno_location@plt>
  404e58:	mov	w8, #0x22                  	// #34
  404e5c:	str	w8, [x0]
  404e60:	adrp	x8, 418000 <ferror@plt+0x15880>
  404e64:	ldr	w0, [x8, #792]
  404e68:	adrp	x1, 407000 <ferror@plt+0x4880>
  404e6c:	add	x1, x1, #0x11a
  404e70:	mov	x2, x20
  404e74:	mov	x3, x19
  404e78:	bl	402740 <err@plt>
  404e7c:	stp	x29, x30, [sp, #-32]!
  404e80:	mov	w2, #0xa                   	// #10
  404e84:	stp	x20, x19, [sp, #16]
  404e88:	mov	x29, sp
  404e8c:	mov	x20, x1
  404e90:	mov	x19, x0
  404e94:	bl	4050ac <ferror@plt+0x292c>
  404e98:	lsr	x8, x0, #32
  404e9c:	cbnz	x8, 404eb4 <ferror@plt+0x2734>
  404ea0:	cmp	w0, #0x10, lsl #12
  404ea4:	b.cs	404eb4 <ferror@plt+0x2734>  // b.hs, b.nlast
  404ea8:	ldp	x20, x19, [sp, #16]
  404eac:	ldp	x29, x30, [sp], #32
  404eb0:	ret
  404eb4:	bl	4026f0 <__errno_location@plt>
  404eb8:	mov	w8, #0x22                  	// #34
  404ebc:	str	w8, [x0]
  404ec0:	adrp	x8, 418000 <ferror@plt+0x15880>
  404ec4:	ldr	w0, [x8, #792]
  404ec8:	adrp	x1, 407000 <ferror@plt+0x4880>
  404ecc:	add	x1, x1, #0x11a
  404ed0:	mov	x2, x20
  404ed4:	mov	x3, x19
  404ed8:	bl	402740 <err@plt>
  404edc:	stp	x29, x30, [sp, #-32]!
  404ee0:	mov	w2, #0x10                  	// #16
  404ee4:	stp	x20, x19, [sp, #16]
  404ee8:	mov	x29, sp
  404eec:	mov	x20, x1
  404ef0:	mov	x19, x0
  404ef4:	bl	4050ac <ferror@plt+0x292c>
  404ef8:	lsr	x8, x0, #32
  404efc:	cbnz	x8, 404f14 <ferror@plt+0x2794>
  404f00:	cmp	w0, #0x10, lsl #12
  404f04:	b.cs	404f14 <ferror@plt+0x2794>  // b.hs, b.nlast
  404f08:	ldp	x20, x19, [sp, #16]
  404f0c:	ldp	x29, x30, [sp], #32
  404f10:	ret
  404f14:	bl	4026f0 <__errno_location@plt>
  404f18:	mov	w8, #0x22                  	// #34
  404f1c:	str	w8, [x0]
  404f20:	adrp	x8, 418000 <ferror@plt+0x15880>
  404f24:	ldr	w0, [x8, #792]
  404f28:	adrp	x1, 407000 <ferror@plt+0x4880>
  404f2c:	add	x1, x1, #0x11a
  404f30:	mov	x2, x20
  404f34:	mov	x3, x19
  404f38:	bl	402740 <err@plt>
  404f3c:	stp	x29, x30, [sp, #-48]!
  404f40:	mov	x29, sp
  404f44:	str	x21, [sp, #16]
  404f48:	stp	x20, x19, [sp, #32]
  404f4c:	mov	x20, x1
  404f50:	mov	x19, x0
  404f54:	str	xzr, [x29, #24]
  404f58:	bl	4026f0 <__errno_location@plt>
  404f5c:	str	wzr, [x0]
  404f60:	cbz	x19, 404fb4 <ferror@plt+0x2834>
  404f64:	ldrb	w8, [x19]
  404f68:	cbz	w8, 404fb4 <ferror@plt+0x2834>
  404f6c:	mov	x21, x0
  404f70:	add	x1, x29, #0x18
  404f74:	mov	w2, #0xa                   	// #10
  404f78:	mov	x0, x19
  404f7c:	mov	w3, wzr
  404f80:	bl	4023a0 <__strtol_internal@plt>
  404f84:	ldr	w8, [x21]
  404f88:	cbnz	w8, 404fd0 <ferror@plt+0x2850>
  404f8c:	ldr	x8, [x29, #24]
  404f90:	cmp	x8, x19
  404f94:	b.eq	404fb4 <ferror@plt+0x2834>  // b.none
  404f98:	cbz	x8, 404fa4 <ferror@plt+0x2824>
  404f9c:	ldrb	w8, [x8]
  404fa0:	cbnz	w8, 404fb4 <ferror@plt+0x2834>
  404fa4:	ldp	x20, x19, [sp, #32]
  404fa8:	ldr	x21, [sp, #16]
  404fac:	ldp	x29, x30, [sp], #48
  404fb0:	ret
  404fb4:	adrp	x8, 418000 <ferror@plt+0x15880>
  404fb8:	ldr	w0, [x8, #792]
  404fbc:	adrp	x1, 407000 <ferror@plt+0x4880>
  404fc0:	add	x1, x1, #0x11a
  404fc4:	mov	x2, x20
  404fc8:	mov	x3, x19
  404fcc:	bl	4026b0 <errx@plt>
  404fd0:	adrp	x9, 418000 <ferror@plt+0x15880>
  404fd4:	ldr	w0, [x9, #792]
  404fd8:	cmp	w8, #0x22
  404fdc:	b.ne	404fbc <ferror@plt+0x283c>  // b.any
  404fe0:	adrp	x1, 407000 <ferror@plt+0x4880>
  404fe4:	add	x1, x1, #0x11a
  404fe8:	mov	x2, x20
  404fec:	mov	x3, x19
  404ff0:	bl	402740 <err@plt>
  404ff4:	stp	x29, x30, [sp, #-32]!
  404ff8:	mov	w2, #0xa                   	// #10
  404ffc:	stp	x20, x19, [sp, #16]
  405000:	mov	x29, sp
  405004:	mov	x20, x1
  405008:	mov	x19, x0
  40500c:	bl	4050ac <ferror@plt+0x292c>
  405010:	lsr	x8, x0, #32
  405014:	cbnz	x8, 405024 <ferror@plt+0x28a4>
  405018:	ldp	x20, x19, [sp, #16]
  40501c:	ldp	x29, x30, [sp], #32
  405020:	ret
  405024:	bl	4026f0 <__errno_location@plt>
  405028:	mov	w8, #0x22                  	// #34
  40502c:	str	w8, [x0]
  405030:	adrp	x8, 418000 <ferror@plt+0x15880>
  405034:	ldr	w0, [x8, #792]
  405038:	adrp	x1, 407000 <ferror@plt+0x4880>
  40503c:	add	x1, x1, #0x11a
  405040:	mov	x2, x20
  405044:	mov	x3, x19
  405048:	bl	402740 <err@plt>
  40504c:	stp	x29, x30, [sp, #-32]!
  405050:	mov	w2, #0x10                  	// #16
  405054:	stp	x20, x19, [sp, #16]
  405058:	mov	x29, sp
  40505c:	mov	x20, x1
  405060:	mov	x19, x0
  405064:	bl	4050ac <ferror@plt+0x292c>
  405068:	lsr	x8, x0, #32
  40506c:	cbnz	x8, 40507c <ferror@plt+0x28fc>
  405070:	ldp	x20, x19, [sp, #16]
  405074:	ldp	x29, x30, [sp], #32
  405078:	ret
  40507c:	bl	4026f0 <__errno_location@plt>
  405080:	mov	w8, #0x22                  	// #34
  405084:	str	w8, [x0]
  405088:	adrp	x8, 418000 <ferror@plt+0x15880>
  40508c:	ldr	w0, [x8, #792]
  405090:	adrp	x1, 407000 <ferror@plt+0x4880>
  405094:	add	x1, x1, #0x11a
  405098:	mov	x2, x20
  40509c:	mov	x3, x19
  4050a0:	bl	402740 <err@plt>
  4050a4:	mov	w2, #0xa                   	// #10
  4050a8:	b	4050ac <ferror@plt+0x292c>
  4050ac:	sub	sp, sp, #0x40
  4050b0:	stp	x29, x30, [sp, #16]
  4050b4:	stp	x22, x21, [sp, #32]
  4050b8:	stp	x20, x19, [sp, #48]
  4050bc:	add	x29, sp, #0x10
  4050c0:	mov	w21, w2
  4050c4:	mov	x20, x1
  4050c8:	mov	x19, x0
  4050cc:	str	xzr, [sp, #8]
  4050d0:	bl	4026f0 <__errno_location@plt>
  4050d4:	str	wzr, [x0]
  4050d8:	cbz	x19, 405130 <ferror@plt+0x29b0>
  4050dc:	ldrb	w8, [x19]
  4050e0:	cbz	w8, 405130 <ferror@plt+0x29b0>
  4050e4:	mov	x22, x0
  4050e8:	add	x1, sp, #0x8
  4050ec:	mov	x0, x19
  4050f0:	mov	w2, w21
  4050f4:	mov	w3, wzr
  4050f8:	bl	402420 <__strtoul_internal@plt>
  4050fc:	ldr	w8, [x22]
  405100:	cbnz	w8, 40514c <ferror@plt+0x29cc>
  405104:	ldr	x8, [sp, #8]
  405108:	cmp	x8, x19
  40510c:	b.eq	405130 <ferror@plt+0x29b0>  // b.none
  405110:	cbz	x8, 40511c <ferror@plt+0x299c>
  405114:	ldrb	w8, [x8]
  405118:	cbnz	w8, 405130 <ferror@plt+0x29b0>
  40511c:	ldp	x20, x19, [sp, #48]
  405120:	ldp	x22, x21, [sp, #32]
  405124:	ldp	x29, x30, [sp, #16]
  405128:	add	sp, sp, #0x40
  40512c:	ret
  405130:	adrp	x8, 418000 <ferror@plt+0x15880>
  405134:	ldr	w0, [x8, #792]
  405138:	adrp	x1, 407000 <ferror@plt+0x4880>
  40513c:	add	x1, x1, #0x11a
  405140:	mov	x2, x20
  405144:	mov	x3, x19
  405148:	bl	4026b0 <errx@plt>
  40514c:	adrp	x9, 418000 <ferror@plt+0x15880>
  405150:	ldr	w0, [x9, #792]
  405154:	cmp	w8, #0x22
  405158:	b.ne	405138 <ferror@plt+0x29b8>  // b.any
  40515c:	adrp	x1, 407000 <ferror@plt+0x4880>
  405160:	add	x1, x1, #0x11a
  405164:	mov	x2, x20
  405168:	mov	x3, x19
  40516c:	bl	402740 <err@plt>
  405170:	mov	w2, #0x10                  	// #16
  405174:	b	4050ac <ferror@plt+0x292c>
  405178:	stp	x29, x30, [sp, #-48]!
  40517c:	mov	x29, sp
  405180:	str	x21, [sp, #16]
  405184:	stp	x20, x19, [sp, #32]
  405188:	mov	x20, x1
  40518c:	mov	x19, x0
  405190:	str	xzr, [x29, #24]
  405194:	bl	4026f0 <__errno_location@plt>
  405198:	str	wzr, [x0]
  40519c:	cbz	x19, 4051e8 <ferror@plt+0x2a68>
  4051a0:	ldrb	w8, [x19]
  4051a4:	cbz	w8, 4051e8 <ferror@plt+0x2a68>
  4051a8:	mov	x21, x0
  4051ac:	add	x1, x29, #0x18
  4051b0:	mov	x0, x19
  4051b4:	bl	402250 <strtod@plt>
  4051b8:	ldr	w8, [x21]
  4051bc:	cbnz	w8, 405204 <ferror@plt+0x2a84>
  4051c0:	ldr	x8, [x29, #24]
  4051c4:	cmp	x8, x19
  4051c8:	b.eq	4051e8 <ferror@plt+0x2a68>  // b.none
  4051cc:	cbz	x8, 4051d8 <ferror@plt+0x2a58>
  4051d0:	ldrb	w8, [x8]
  4051d4:	cbnz	w8, 4051e8 <ferror@plt+0x2a68>
  4051d8:	ldp	x20, x19, [sp, #32]
  4051dc:	ldr	x21, [sp, #16]
  4051e0:	ldp	x29, x30, [sp], #48
  4051e4:	ret
  4051e8:	adrp	x8, 418000 <ferror@plt+0x15880>
  4051ec:	ldr	w0, [x8, #792]
  4051f0:	adrp	x1, 407000 <ferror@plt+0x4880>
  4051f4:	add	x1, x1, #0x11a
  4051f8:	mov	x2, x20
  4051fc:	mov	x3, x19
  405200:	bl	4026b0 <errx@plt>
  405204:	adrp	x9, 418000 <ferror@plt+0x15880>
  405208:	ldr	w0, [x9, #792]
  40520c:	cmp	w8, #0x22
  405210:	b.ne	4051f0 <ferror@plt+0x2a70>  // b.any
  405214:	adrp	x1, 407000 <ferror@plt+0x4880>
  405218:	add	x1, x1, #0x11a
  40521c:	mov	x2, x20
  405220:	mov	x3, x19
  405224:	bl	402740 <err@plt>
  405228:	stp	x29, x30, [sp, #-48]!
  40522c:	mov	x29, sp
  405230:	str	x21, [sp, #16]
  405234:	stp	x20, x19, [sp, #32]
  405238:	mov	x20, x1
  40523c:	mov	x19, x0
  405240:	str	xzr, [x29, #24]
  405244:	bl	4026f0 <__errno_location@plt>
  405248:	str	wzr, [x0]
  40524c:	cbz	x19, 40529c <ferror@plt+0x2b1c>
  405250:	ldrb	w8, [x19]
  405254:	cbz	w8, 40529c <ferror@plt+0x2b1c>
  405258:	mov	x21, x0
  40525c:	add	x1, x29, #0x18
  405260:	mov	w2, #0xa                   	// #10
  405264:	mov	x0, x19
  405268:	bl	402540 <strtol@plt>
  40526c:	ldr	w8, [x21]
  405270:	cbnz	w8, 4052b8 <ferror@plt+0x2b38>
  405274:	ldr	x8, [x29, #24]
  405278:	cmp	x8, x19
  40527c:	b.eq	40529c <ferror@plt+0x2b1c>  // b.none
  405280:	cbz	x8, 40528c <ferror@plt+0x2b0c>
  405284:	ldrb	w8, [x8]
  405288:	cbnz	w8, 40529c <ferror@plt+0x2b1c>
  40528c:	ldp	x20, x19, [sp, #32]
  405290:	ldr	x21, [sp, #16]
  405294:	ldp	x29, x30, [sp], #48
  405298:	ret
  40529c:	adrp	x8, 418000 <ferror@plt+0x15880>
  4052a0:	ldr	w0, [x8, #792]
  4052a4:	adrp	x1, 407000 <ferror@plt+0x4880>
  4052a8:	add	x1, x1, #0x11a
  4052ac:	mov	x2, x20
  4052b0:	mov	x3, x19
  4052b4:	bl	4026b0 <errx@plt>
  4052b8:	adrp	x9, 418000 <ferror@plt+0x15880>
  4052bc:	ldr	w0, [x9, #792]
  4052c0:	cmp	w8, #0x22
  4052c4:	b.ne	4052a4 <ferror@plt+0x2b24>  // b.any
  4052c8:	adrp	x1, 407000 <ferror@plt+0x4880>
  4052cc:	add	x1, x1, #0x11a
  4052d0:	mov	x2, x20
  4052d4:	mov	x3, x19
  4052d8:	bl	402740 <err@plt>
  4052dc:	stp	x29, x30, [sp, #-48]!
  4052e0:	mov	x29, sp
  4052e4:	str	x21, [sp, #16]
  4052e8:	stp	x20, x19, [sp, #32]
  4052ec:	mov	x20, x1
  4052f0:	mov	x19, x0
  4052f4:	str	xzr, [x29, #24]
  4052f8:	bl	4026f0 <__errno_location@plt>
  4052fc:	str	wzr, [x0]
  405300:	cbz	x19, 405350 <ferror@plt+0x2bd0>
  405304:	ldrb	w8, [x19]
  405308:	cbz	w8, 405350 <ferror@plt+0x2bd0>
  40530c:	mov	x21, x0
  405310:	add	x1, x29, #0x18
  405314:	mov	w2, #0xa                   	// #10
  405318:	mov	x0, x19
  40531c:	bl	4021b0 <strtoul@plt>
  405320:	ldr	w8, [x21]
  405324:	cbnz	w8, 40536c <ferror@plt+0x2bec>
  405328:	ldr	x8, [x29, #24]
  40532c:	cmp	x8, x19
  405330:	b.eq	405350 <ferror@plt+0x2bd0>  // b.none
  405334:	cbz	x8, 405340 <ferror@plt+0x2bc0>
  405338:	ldrb	w8, [x8]
  40533c:	cbnz	w8, 405350 <ferror@plt+0x2bd0>
  405340:	ldp	x20, x19, [sp, #32]
  405344:	ldr	x21, [sp, #16]
  405348:	ldp	x29, x30, [sp], #48
  40534c:	ret
  405350:	adrp	x8, 418000 <ferror@plt+0x15880>
  405354:	ldr	w0, [x8, #792]
  405358:	adrp	x1, 407000 <ferror@plt+0x4880>
  40535c:	add	x1, x1, #0x11a
  405360:	mov	x2, x20
  405364:	mov	x3, x19
  405368:	bl	4026b0 <errx@plt>
  40536c:	adrp	x9, 418000 <ferror@plt+0x15880>
  405370:	ldr	w0, [x9, #792]
  405374:	cmp	w8, #0x22
  405378:	b.ne	405358 <ferror@plt+0x2bd8>  // b.any
  40537c:	adrp	x1, 407000 <ferror@plt+0x4880>
  405380:	add	x1, x1, #0x11a
  405384:	mov	x2, x20
  405388:	mov	x3, x19
  40538c:	bl	402740 <err@plt>
  405390:	sub	sp, sp, #0x30
  405394:	stp	x20, x19, [sp, #32]
  405398:	mov	x20, x1
  40539c:	add	x1, sp, #0x8
  4053a0:	mov	x2, xzr
  4053a4:	stp	x29, x30, [sp, #16]
  4053a8:	add	x29, sp, #0x10
  4053ac:	mov	x19, x0
  4053b0:	bl	40470c <ferror@plt+0x1f8c>
  4053b4:	cbnz	w0, 4053cc <ferror@plt+0x2c4c>
  4053b8:	ldr	x0, [sp, #8]
  4053bc:	ldp	x20, x19, [sp, #32]
  4053c0:	ldp	x29, x30, [sp, #16]
  4053c4:	add	sp, sp, #0x30
  4053c8:	ret
  4053cc:	bl	4026f0 <__errno_location@plt>
  4053d0:	adrp	x9, 418000 <ferror@plt+0x15880>
  4053d4:	ldr	w8, [x0]
  4053d8:	ldr	w0, [x9, #792]
  4053dc:	adrp	x1, 407000 <ferror@plt+0x4880>
  4053e0:	add	x1, x1, #0x11a
  4053e4:	mov	x2, x20
  4053e8:	mov	x3, x19
  4053ec:	cbnz	w8, 4053f4 <ferror@plt+0x2c74>
  4053f0:	bl	4026b0 <errx@plt>
  4053f4:	bl	402740 <err@plt>
  4053f8:	stp	x29, x30, [sp, #-32]!
  4053fc:	str	x19, [sp, #16]
  405400:	mov	x19, x1
  405404:	mov	x1, x2
  405408:	mov	x29, sp
  40540c:	bl	405178 <ferror@plt+0x29f8>
  405410:	fcvtzs	x8, d0
  405414:	mov	x9, #0x848000000000        	// #145685290680320
  405418:	movk	x9, #0x412e, lsl #48
  40541c:	scvtf	d1, x8
  405420:	fmov	d2, x9
  405424:	fsub	d0, d0, d1
  405428:	fmul	d0, d0, d2
  40542c:	fcvtzs	x9, d0
  405430:	stp	x8, x9, [x19]
  405434:	ldr	x19, [sp, #16]
  405438:	ldp	x29, x30, [sp], #32
  40543c:	ret
  405440:	and	w8, w0, #0xf000
  405444:	sub	w8, w8, #0x1, lsl #12
  405448:	lsr	w9, w8, #12
  40544c:	cmp	w9, #0xb
  405450:	mov	w8, wzr
  405454:	b.hi	4054a8 <ferror@plt+0x2d28>  // b.pmore
  405458:	adrp	x10, 407000 <ferror@plt+0x4880>
  40545c:	add	x10, x10, #0xfc
  405460:	adr	x11, 405474 <ferror@plt+0x2cf4>
  405464:	ldrb	w12, [x10, x9]
  405468:	add	x11, x11, x12, lsl #2
  40546c:	mov	w9, #0x64                  	// #100
  405470:	br	x11
  405474:	mov	w9, #0x70                  	// #112
  405478:	b	4054a0 <ferror@plt+0x2d20>
  40547c:	mov	w9, #0x63                  	// #99
  405480:	b	4054a0 <ferror@plt+0x2d20>
  405484:	mov	w9, #0x62                  	// #98
  405488:	b	4054a0 <ferror@plt+0x2d20>
  40548c:	mov	w9, #0x6c                  	// #108
  405490:	b	4054a0 <ferror@plt+0x2d20>
  405494:	mov	w9, #0x73                  	// #115
  405498:	b	4054a0 <ferror@plt+0x2d20>
  40549c:	mov	w9, #0x2d                  	// #45
  4054a0:	mov	w8, #0x1                   	// #1
  4054a4:	strb	w9, [x1]
  4054a8:	tst	w0, #0x100
  4054ac:	mov	w9, #0x72                  	// #114
  4054b0:	mov	w10, #0x2d                  	// #45
  4054b4:	add	x11, x1, x8
  4054b8:	mov	w12, #0x77                  	// #119
  4054bc:	csel	w17, w10, w9, eq  // eq = none
  4054c0:	tst	w0, #0x80
  4054c4:	mov	w14, #0x53                  	// #83
  4054c8:	mov	w15, #0x73                  	// #115
  4054cc:	mov	w16, #0x78                  	// #120
  4054d0:	strb	w17, [x11]
  4054d4:	csel	w17, w10, w12, eq  // eq = none
  4054d8:	tst	w0, #0x40
  4054dc:	orr	x13, x8, #0x2
  4054e0:	strb	w17, [x11, #1]
  4054e4:	csel	w11, w15, w14, ne  // ne = any
  4054e8:	csel	w17, w16, w10, ne  // ne = any
  4054ec:	tst	w0, #0x800
  4054f0:	csel	w11, w17, w11, eq  // eq = none
  4054f4:	add	x13, x13, x1
  4054f8:	tst	w0, #0x20
  4054fc:	strb	w11, [x13]
  405500:	csel	w11, w10, w9, eq  // eq = none
  405504:	tst	w0, #0x10
  405508:	strb	w11, [x13, #1]
  40550c:	csel	w11, w10, w12, eq  // eq = none
  405510:	tst	w0, #0x8
  405514:	csel	w14, w15, w14, ne  // ne = any
  405518:	csel	w15, w16, w10, ne  // ne = any
  40551c:	tst	w0, #0x400
  405520:	orr	x8, x8, #0x6
  405524:	csel	w14, w15, w14, eq  // eq = none
  405528:	tst	w0, #0x4
  40552c:	add	x8, x8, x1
  405530:	csel	w9, w10, w9, eq  // eq = none
  405534:	tst	w0, #0x2
  405538:	mov	w17, #0x54                  	// #84
  40553c:	strb	w11, [x13, #2]
  405540:	mov	w11, #0x74                  	// #116
  405544:	strb	w14, [x13, #3]
  405548:	strb	w9, [x8]
  40554c:	csel	w9, w10, w12, eq  // eq = none
  405550:	tst	w0, #0x1
  405554:	strb	w9, [x8, #1]
  405558:	csel	w9, w11, w17, ne  // ne = any
  40555c:	csel	w10, w16, w10, ne  // ne = any
  405560:	tst	w0, #0x200
  405564:	csel	w9, w10, w9, eq  // eq = none
  405568:	mov	x0, x1
  40556c:	strb	w9, [x8, #2]
  405570:	strb	wzr, [x8, #3]
  405574:	ret
  405578:	sub	sp, sp, #0x50
  40557c:	add	x8, sp, #0x8
  405580:	stp	x29, x30, [sp, #48]
  405584:	stp	x20, x19, [sp, #64]
  405588:	add	x29, sp, #0x30
  40558c:	tbz	w0, #1, 40559c <ferror@plt+0x2e1c>
  405590:	orr	x8, x8, #0x1
  405594:	mov	w9, #0x20                  	// #32
  405598:	strb	w9, [sp, #8]
  40559c:	cmp	x1, #0x400
  4055a0:	b.cs	4055b4 <ferror@plt+0x2e34>  // b.hs, b.nlast
  4055a4:	mov	w9, #0x42                  	// #66
  4055a8:	mov	w19, w1
  4055ac:	strh	w9, [x8]
  4055b0:	b	405714 <ferror@plt+0x2f94>
  4055b4:	cmp	x1, #0x100, lsl #12
  4055b8:	b.cs	4055c4 <ferror@plt+0x2e44>  // b.hs, b.nlast
  4055bc:	mov	w9, #0xa                   	// #10
  4055c0:	b	405608 <ferror@plt+0x2e88>
  4055c4:	lsr	x9, x1, #30
  4055c8:	cbnz	x9, 4055d4 <ferror@plt+0x2e54>
  4055cc:	mov	w9, #0x14                  	// #20
  4055d0:	b	405608 <ferror@plt+0x2e88>
  4055d4:	lsr	x9, x1, #40
  4055d8:	cbnz	x9, 4055e4 <ferror@plt+0x2e64>
  4055dc:	mov	w9, #0x1e                  	// #30
  4055e0:	b	405608 <ferror@plt+0x2e88>
  4055e4:	lsr	x9, x1, #50
  4055e8:	cbnz	x9, 4055f4 <ferror@plt+0x2e74>
  4055ec:	mov	w9, #0x28                  	// #40
  4055f0:	b	405608 <ferror@plt+0x2e88>
  4055f4:	lsr	x9, x1, #60
  4055f8:	mov	w10, #0x3c                  	// #60
  4055fc:	cmp	x9, #0x0
  405600:	mov	w9, #0x32                  	// #50
  405604:	csel	w9, w9, w10, eq  // eq = none
  405608:	mov	w10, #0xcccd                	// #52429
  40560c:	movk	w10, #0xcccc, lsl #16
  405610:	adrp	x11, 407000 <ferror@plt+0x4880>
  405614:	umull	x10, w9, w10
  405618:	add	x11, x11, #0x123
  40561c:	lsr	x10, x10, #35
  405620:	ldrb	w12, [x11, x10]
  405624:	mov	x10, #0xffffffffffffffff    	// #-1
  405628:	lsl	x10, x10, x9
  40562c:	mov	x11, x8
  405630:	lsr	x19, x1, x9
  405634:	bic	x10, x1, x10
  405638:	strb	w12, [x11], #1
  40563c:	tbz	w0, #0, 405654 <ferror@plt+0x2ed4>
  405640:	cmp	w9, #0xa
  405644:	b.cc	405654 <ferror@plt+0x2ed4>  // b.lo, b.ul, b.last
  405648:	mov	w11, #0x4269                	// #17001
  40564c:	sturh	w11, [x8, #1]
  405650:	add	x11, x8, #0x3
  405654:	strb	wzr, [x11]
  405658:	cbz	x10, 405714 <ferror@plt+0x2f94>
  40565c:	sub	w8, w9, #0xa
  405660:	lsr	x8, x10, x8
  405664:	tbnz	w0, #2, 40567c <ferror@plt+0x2efc>
  405668:	sub	x9, x8, #0x3b6
  40566c:	cmp	x9, #0x64
  405670:	b.cs	4056f0 <ferror@plt+0x2f70>  // b.hs, b.nlast
  405674:	add	w19, w19, #0x1
  405678:	b	405714 <ferror@plt+0x2f94>
  40567c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405680:	add	x8, x8, #0x5
  405684:	movk	x9, #0xcccd
  405688:	umulh	x10, x8, x9
  40568c:	lsr	x20, x10, #3
  405690:	mul	x9, x20, x9
  405694:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405698:	ror	x9, x9, #1
  40569c:	movk	x10, #0x1999, lsl #48
  4056a0:	cmp	x9, x10
  4056a4:	b.ls	4056f4 <ferror@plt+0x2f74>  // b.plast
  4056a8:	cbz	x20, 405714 <ferror@plt+0x2f94>
  4056ac:	bl	402340 <localeconv@plt>
  4056b0:	cbz	x0, 4056c4 <ferror@plt+0x2f44>
  4056b4:	ldr	x4, [x0]
  4056b8:	cbz	x4, 4056c4 <ferror@plt+0x2f44>
  4056bc:	ldrb	w8, [x4]
  4056c0:	cbnz	w8, 4056cc <ferror@plt+0x2f4c>
  4056c4:	adrp	x4, 406000 <ferror@plt+0x3880>
  4056c8:	add	x4, x4, #0x974
  4056cc:	adrp	x2, 407000 <ferror@plt+0x4880>
  4056d0:	add	x2, x2, #0x12b
  4056d4:	add	x0, sp, #0x10
  4056d8:	add	x6, sp, #0x8
  4056dc:	mov	w1, #0x20                  	// #32
  4056e0:	mov	w3, w19
  4056e4:	mov	x5, x20
  4056e8:	bl	402330 <snprintf@plt>
  4056ec:	b	405730 <ferror@plt+0x2fb0>
  4056f0:	add	x8, x8, #0x32
  4056f4:	mov	x9, #0xf5c3                	// #62915
  4056f8:	movk	x9, #0x5c28, lsl #16
  4056fc:	movk	x9, #0xc28f, lsl #32
  405700:	lsr	x8, x8, #2
  405704:	movk	x9, #0x28f5, lsl #48
  405708:	umulh	x8, x8, x9
  40570c:	lsr	x20, x8, #2
  405710:	cbnz	x20, 4056ac <ferror@plt+0x2f2c>
  405714:	adrp	x2, 407000 <ferror@plt+0x4880>
  405718:	add	x2, x2, #0x135
  40571c:	add	x0, sp, #0x10
  405720:	add	x4, sp, #0x8
  405724:	mov	w1, #0x20                  	// #32
  405728:	mov	w3, w19
  40572c:	bl	402330 <snprintf@plt>
  405730:	add	x0, sp, #0x10
  405734:	bl	402450 <strdup@plt>
  405738:	ldp	x20, x19, [sp, #64]
  40573c:	ldp	x29, x30, [sp, #48]
  405740:	add	sp, sp, #0x50
  405744:	ret
  405748:	stp	x29, x30, [sp, #-64]!
  40574c:	stp	x24, x23, [sp, #16]
  405750:	stp	x22, x21, [sp, #32]
  405754:	stp	x20, x19, [sp, #48]
  405758:	mov	x29, sp
  40575c:	cbz	x0, 405818 <ferror@plt+0x3098>
  405760:	mov	x19, x3
  405764:	mov	x9, x0
  405768:	mov	w0, #0xffffffff            	// #-1
  40576c:	cbz	x3, 40581c <ferror@plt+0x309c>
  405770:	mov	x20, x2
  405774:	cbz	x2, 40581c <ferror@plt+0x309c>
  405778:	mov	x21, x1
  40577c:	cbz	x1, 40581c <ferror@plt+0x309c>
  405780:	ldrb	w10, [x9]
  405784:	cbz	w10, 40581c <ferror@plt+0x309c>
  405788:	mov	x23, xzr
  40578c:	mov	x8, xzr
  405790:	add	x22, x9, #0x1
  405794:	b	4057a8 <ferror@plt+0x3028>
  405798:	mov	x0, x23
  40579c:	add	x22, x22, #0x1
  4057a0:	mov	x23, x0
  4057a4:	cbz	w10, 40581c <ferror@plt+0x309c>
  4057a8:	cmp	x23, x20
  4057ac:	b.cs	405830 <ferror@plt+0x30b0>  // b.hs, b.nlast
  4057b0:	and	w11, w10, #0xff
  4057b4:	ldrb	w10, [x22]
  4057b8:	sub	x9, x22, #0x1
  4057bc:	cmp	x8, #0x0
  4057c0:	csel	x8, x9, x8, eq  // eq = none
  4057c4:	cmp	w11, #0x2c
  4057c8:	csel	x9, x9, xzr, eq  // eq = none
  4057cc:	cmp	w10, #0x0
  4057d0:	csel	x24, x22, x9, eq  // eq = none
  4057d4:	cbz	x8, 405798 <ferror@plt+0x3018>
  4057d8:	cbz	x24, 405798 <ferror@plt+0x3018>
  4057dc:	subs	x1, x24, x8
  4057e0:	b.ls	405818 <ferror@plt+0x3098>  // b.plast
  4057e4:	mov	x0, x8
  4057e8:	blr	x19
  4057ec:	cmn	w0, #0x1
  4057f0:	b.eq	405818 <ferror@plt+0x3098>  // b.none
  4057f4:	str	w0, [x21, x23, lsl #2]
  4057f8:	ldrb	w8, [x24]
  4057fc:	add	x0, x23, #0x1
  405800:	cbz	w8, 40581c <ferror@plt+0x309c>
  405804:	ldrb	w10, [x22], #1
  405808:	mov	x8, xzr
  40580c:	mov	x23, x0
  405810:	cbnz	w10, 4057a8 <ferror@plt+0x3028>
  405814:	b	40581c <ferror@plt+0x309c>
  405818:	mov	w0, #0xffffffff            	// #-1
  40581c:	ldp	x20, x19, [sp, #48]
  405820:	ldp	x22, x21, [sp, #32]
  405824:	ldp	x24, x23, [sp, #16]
  405828:	ldp	x29, x30, [sp], #64
  40582c:	ret
  405830:	mov	w0, #0xfffffffe            	// #-2
  405834:	b	40581c <ferror@plt+0x309c>
  405838:	stp	x29, x30, [sp, #-80]!
  40583c:	str	x25, [sp, #16]
  405840:	stp	x24, x23, [sp, #32]
  405844:	stp	x22, x21, [sp, #48]
  405848:	stp	x20, x19, [sp, #64]
  40584c:	mov	x29, sp
  405850:	cbz	x0, 405878 <ferror@plt+0x30f8>
  405854:	mov	x19, x3
  405858:	mov	x9, x0
  40585c:	mov	w0, #0xffffffff            	// #-1
  405860:	cbz	x3, 40587c <ferror@plt+0x30fc>
  405864:	ldrb	w8, [x9]
  405868:	cbz	w8, 40587c <ferror@plt+0x30fc>
  40586c:	ldr	x11, [x19]
  405870:	cmp	x11, x2
  405874:	b.ls	405894 <ferror@plt+0x3114>  // b.plast
  405878:	mov	w0, #0xffffffff            	// #-1
  40587c:	ldp	x20, x19, [sp, #64]
  405880:	ldp	x22, x21, [sp, #48]
  405884:	ldp	x24, x23, [sp, #32]
  405888:	ldr	x25, [sp, #16]
  40588c:	ldp	x29, x30, [sp], #80
  405890:	ret
  405894:	mov	x20, x4
  405898:	cmp	w8, #0x2b
  40589c:	b.ne	4058a8 <ferror@plt+0x3128>  // b.any
  4058a0:	add	x9, x9, #0x1
  4058a4:	b	4058b0 <ferror@plt+0x3130>
  4058a8:	mov	x11, xzr
  4058ac:	str	xzr, [x19]
  4058b0:	mov	w0, #0xffffffff            	// #-1
  4058b4:	cbz	x20, 40587c <ferror@plt+0x30fc>
  4058b8:	sub	x21, x2, x11
  4058bc:	cbz	x21, 40587c <ferror@plt+0x30fc>
  4058c0:	cbz	x1, 40587c <ferror@plt+0x30fc>
  4058c4:	ldrb	w10, [x9]
  4058c8:	cbz	w10, 40587c <ferror@plt+0x30fc>
  4058cc:	mov	x24, xzr
  4058d0:	mov	x8, xzr
  4058d4:	add	x22, x1, x11, lsl #2
  4058d8:	add	x23, x9, #0x1
  4058dc:	b	4058f0 <ferror@plt+0x3170>
  4058e0:	mov	x0, x24
  4058e4:	add	x23, x23, #0x1
  4058e8:	mov	x24, x0
  4058ec:	cbz	w10, 40595c <ferror@plt+0x31dc>
  4058f0:	cmp	x24, x21
  4058f4:	b.cs	405974 <ferror@plt+0x31f4>  // b.hs, b.nlast
  4058f8:	and	w11, w10, #0xff
  4058fc:	ldrb	w10, [x23]
  405900:	sub	x9, x23, #0x1
  405904:	cmp	x8, #0x0
  405908:	csel	x8, x9, x8, eq  // eq = none
  40590c:	cmp	w11, #0x2c
  405910:	csel	x9, x9, xzr, eq  // eq = none
  405914:	cmp	w10, #0x0
  405918:	csel	x25, x23, x9, eq  // eq = none
  40591c:	cbz	x8, 4058e0 <ferror@plt+0x3160>
  405920:	cbz	x25, 4058e0 <ferror@plt+0x3160>
  405924:	subs	x1, x25, x8
  405928:	b.ls	405878 <ferror@plt+0x30f8>  // b.plast
  40592c:	mov	x0, x8
  405930:	blr	x20
  405934:	cmn	w0, #0x1
  405938:	b.eq	405878 <ferror@plt+0x30f8>  // b.none
  40593c:	str	w0, [x22, x24, lsl #2]
  405940:	ldrb	w8, [x25]
  405944:	add	x0, x24, #0x1
  405948:	cbz	w8, 40595c <ferror@plt+0x31dc>
  40594c:	ldrb	w10, [x23], #1
  405950:	mov	x8, xzr
  405954:	mov	x24, x0
  405958:	cbnz	w10, 4058f0 <ferror@plt+0x3170>
  40595c:	cmp	w0, #0x1
  405960:	b.lt	40587c <ferror@plt+0x30fc>  // b.tstop
  405964:	ldr	x8, [x19]
  405968:	add	x8, x8, w0, uxtw
  40596c:	str	x8, [x19]
  405970:	b	40587c <ferror@plt+0x30fc>
  405974:	mov	w0, #0xfffffffe            	// #-2
  405978:	b	40587c <ferror@plt+0x30fc>
  40597c:	stp	x29, x30, [sp, #-64]!
  405980:	mov	x8, x0
  405984:	mov	w0, #0xffffffea            	// #-22
  405988:	str	x23, [sp, #16]
  40598c:	stp	x22, x21, [sp, #32]
  405990:	stp	x20, x19, [sp, #48]
  405994:	mov	x29, sp
  405998:	cbz	x1, 405a40 <ferror@plt+0x32c0>
  40599c:	cbz	x8, 405a40 <ferror@plt+0x32c0>
  4059a0:	mov	x19, x2
  4059a4:	cbz	x2, 405a40 <ferror@plt+0x32c0>
  4059a8:	ldrb	w9, [x8]
  4059ac:	cbz	w9, 405a3c <ferror@plt+0x32bc>
  4059b0:	mov	x20, x1
  4059b4:	mov	x0, xzr
  4059b8:	add	x21, x8, #0x1
  4059bc:	mov	w22, #0x1                   	// #1
  4059c0:	b	4059cc <ferror@plt+0x324c>
  4059c4:	add	x21, x21, #0x1
  4059c8:	cbz	w9, 405a3c <ferror@plt+0x32bc>
  4059cc:	mov	x8, x21
  4059d0:	ldrb	w10, [x8], #-1
  4059d4:	and	w9, w9, #0xff
  4059d8:	cmp	x0, #0x0
  4059dc:	csel	x0, x8, x0, eq  // eq = none
  4059e0:	cmp	w9, #0x2c
  4059e4:	csel	x8, x8, xzr, eq  // eq = none
  4059e8:	cmp	w10, #0x0
  4059ec:	mov	w9, w10
  4059f0:	csel	x23, x21, x8, eq  // eq = none
  4059f4:	cbz	x0, 4059c4 <ferror@plt+0x3244>
  4059f8:	cbz	x23, 4059c4 <ferror@plt+0x3244>
  4059fc:	subs	x1, x23, x0
  405a00:	b.ls	405a54 <ferror@plt+0x32d4>  // b.plast
  405a04:	blr	x19
  405a08:	tbnz	w0, #31, 405a40 <ferror@plt+0x32c0>
  405a0c:	mov	w8, w0
  405a10:	lsr	x8, x8, #3
  405a14:	ldrb	w9, [x20, x8]
  405a18:	and	w10, w0, #0x7
  405a1c:	lsl	w10, w22, w10
  405a20:	orr	w9, w9, w10
  405a24:	strb	w9, [x20, x8]
  405a28:	ldrb	w8, [x23]
  405a2c:	cbz	w8, 405a3c <ferror@plt+0x32bc>
  405a30:	ldrb	w9, [x21]
  405a34:	mov	x0, xzr
  405a38:	b	4059c4 <ferror@plt+0x3244>
  405a3c:	mov	w0, wzr
  405a40:	ldp	x20, x19, [sp, #48]
  405a44:	ldp	x22, x21, [sp, #32]
  405a48:	ldr	x23, [sp, #16]
  405a4c:	ldp	x29, x30, [sp], #64
  405a50:	ret
  405a54:	mov	w0, #0xffffffff            	// #-1
  405a58:	b	405a40 <ferror@plt+0x32c0>
  405a5c:	stp	x29, x30, [sp, #-48]!
  405a60:	mov	x8, x0
  405a64:	mov	w0, #0xffffffea            	// #-22
  405a68:	stp	x22, x21, [sp, #16]
  405a6c:	stp	x20, x19, [sp, #32]
  405a70:	mov	x29, sp
  405a74:	cbz	x1, 405b08 <ferror@plt+0x3388>
  405a78:	cbz	x8, 405b08 <ferror@plt+0x3388>
  405a7c:	mov	x19, x2
  405a80:	cbz	x2, 405b08 <ferror@plt+0x3388>
  405a84:	ldrb	w9, [x8]
  405a88:	cbz	w9, 405b04 <ferror@plt+0x3384>
  405a8c:	mov	x20, x1
  405a90:	mov	x0, xzr
  405a94:	add	x21, x8, #0x1
  405a98:	b	405aa4 <ferror@plt+0x3324>
  405a9c:	add	x21, x21, #0x1
  405aa0:	cbz	w9, 405b04 <ferror@plt+0x3384>
  405aa4:	mov	x8, x21
  405aa8:	ldrb	w10, [x8], #-1
  405aac:	and	w9, w9, #0xff
  405ab0:	cmp	x0, #0x0
  405ab4:	csel	x0, x8, x0, eq  // eq = none
  405ab8:	cmp	w9, #0x2c
  405abc:	csel	x8, x8, xzr, eq  // eq = none
  405ac0:	cmp	w10, #0x0
  405ac4:	mov	w9, w10
  405ac8:	csel	x22, x21, x8, eq  // eq = none
  405acc:	cbz	x0, 405a9c <ferror@plt+0x331c>
  405ad0:	cbz	x22, 405a9c <ferror@plt+0x331c>
  405ad4:	subs	x1, x22, x0
  405ad8:	b.ls	405b18 <ferror@plt+0x3398>  // b.plast
  405adc:	blr	x19
  405ae0:	tbnz	x0, #63, 405b08 <ferror@plt+0x3388>
  405ae4:	ldr	x8, [x20]
  405ae8:	orr	x8, x8, x0
  405aec:	str	x8, [x20]
  405af0:	ldrb	w8, [x22]
  405af4:	cbz	w8, 405b04 <ferror@plt+0x3384>
  405af8:	ldrb	w9, [x21]
  405afc:	mov	x0, xzr
  405b00:	b	405a9c <ferror@plt+0x331c>
  405b04:	mov	w0, wzr
  405b08:	ldp	x20, x19, [sp, #32]
  405b0c:	ldp	x22, x21, [sp, #16]
  405b10:	ldp	x29, x30, [sp], #48
  405b14:	ret
  405b18:	mov	w0, #0xffffffff            	// #-1
  405b1c:	ldp	x20, x19, [sp, #32]
  405b20:	ldp	x22, x21, [sp, #16]
  405b24:	ldp	x29, x30, [sp], #48
  405b28:	ret
  405b2c:	stp	x29, x30, [sp, #-64]!
  405b30:	mov	x29, sp
  405b34:	str	x23, [sp, #16]
  405b38:	stp	x22, x21, [sp, #32]
  405b3c:	stp	x20, x19, [sp, #48]
  405b40:	str	xzr, [x29, #24]
  405b44:	cbz	x0, 405c1c <ferror@plt+0x349c>
  405b48:	mov	w21, w3
  405b4c:	mov	x19, x2
  405b50:	mov	x23, x1
  405b54:	mov	x22, x0
  405b58:	str	w3, [x1]
  405b5c:	str	w3, [x2]
  405b60:	bl	4026f0 <__errno_location@plt>
  405b64:	str	wzr, [x0]
  405b68:	ldrb	w8, [x22]
  405b6c:	mov	x20, x0
  405b70:	cmp	w8, #0x3a
  405b74:	b.ne	405b80 <ferror@plt+0x3400>  // b.any
  405b78:	add	x21, x22, #0x1
  405b7c:	b	405bdc <ferror@plt+0x345c>
  405b80:	add	x1, x29, #0x18
  405b84:	mov	w2, #0xa                   	// #10
  405b88:	mov	x0, x22
  405b8c:	bl	402540 <strtol@plt>
  405b90:	str	w0, [x23]
  405b94:	str	w0, [x19]
  405b98:	ldr	x8, [x29, #24]
  405b9c:	mov	w0, #0xffffffff            	// #-1
  405ba0:	cmp	x8, x22
  405ba4:	b.eq	405c1c <ferror@plt+0x349c>  // b.none
  405ba8:	ldr	w9, [x20]
  405bac:	cbnz	w9, 405c1c <ferror@plt+0x349c>
  405bb0:	cbz	x8, 405c1c <ferror@plt+0x349c>
  405bb4:	ldrb	w9, [x8]
  405bb8:	cmp	w9, #0x2d
  405bbc:	b.eq	405bd0 <ferror@plt+0x3450>  // b.none
  405bc0:	cmp	w9, #0x3a
  405bc4:	b.ne	405c18 <ferror@plt+0x3498>  // b.any
  405bc8:	ldrb	w9, [x8, #1]
  405bcc:	cbz	w9, 405c30 <ferror@plt+0x34b0>
  405bd0:	add	x21, x8, #0x1
  405bd4:	str	xzr, [x29, #24]
  405bd8:	str	wzr, [x20]
  405bdc:	add	x1, x29, #0x18
  405be0:	mov	w2, #0xa                   	// #10
  405be4:	mov	x0, x21
  405be8:	bl	402540 <strtol@plt>
  405bec:	str	w0, [x19]
  405bf0:	ldr	w8, [x20]
  405bf4:	mov	w0, #0xffffffff            	// #-1
  405bf8:	cbnz	w8, 405c1c <ferror@plt+0x349c>
  405bfc:	ldr	x8, [x29, #24]
  405c00:	cbz	x8, 405c1c <ferror@plt+0x349c>
  405c04:	cmp	x8, x21
  405c08:	mov	w0, #0xffffffff            	// #-1
  405c0c:	b.eq	405c1c <ferror@plt+0x349c>  // b.none
  405c10:	ldrb	w8, [x8]
  405c14:	cbnz	w8, 405c1c <ferror@plt+0x349c>
  405c18:	mov	w0, wzr
  405c1c:	ldp	x20, x19, [sp, #48]
  405c20:	ldp	x22, x21, [sp, #32]
  405c24:	ldr	x23, [sp, #16]
  405c28:	ldp	x29, x30, [sp], #64
  405c2c:	ret
  405c30:	str	w21, [x19]
  405c34:	b	405c18 <ferror@plt+0x3498>
  405c38:	stp	x29, x30, [sp, #-48]!
  405c3c:	mov	w8, wzr
  405c40:	str	x21, [sp, #16]
  405c44:	stp	x20, x19, [sp, #32]
  405c48:	mov	x29, sp
  405c4c:	cbz	x1, 405d80 <ferror@plt+0x3600>
  405c50:	cbz	x0, 405d80 <ferror@plt+0x3600>
  405c54:	ldrb	w8, [x0]
  405c58:	and	w8, w8, #0xff
  405c5c:	cmp	w8, #0x2f
  405c60:	mov	x19, x0
  405c64:	b.ne	405c80 <ferror@plt+0x3500>  // b.any
  405c68:	mov	x0, x19
  405c6c:	ldrb	w8, [x0, #1]!
  405c70:	cmp	w8, #0x2f
  405c74:	mov	w8, #0x2f                  	// #47
  405c78:	b.eq	405c58 <ferror@plt+0x34d8>  // b.none
  405c7c:	b	405c90 <ferror@plt+0x3510>
  405c80:	cbnz	w8, 405c90 <ferror@plt+0x3510>
  405c84:	mov	x20, xzr
  405c88:	mov	x19, xzr
  405c8c:	b	405cb0 <ferror@plt+0x3530>
  405c90:	mov	w20, #0x1                   	// #1
  405c94:	ldrb	w8, [x19, x20]
  405c98:	cbz	w8, 405cb0 <ferror@plt+0x3530>
  405c9c:	cmp	w8, #0x2f
  405ca0:	b.eq	405cb0 <ferror@plt+0x3530>  // b.none
  405ca4:	add	x20, x20, #0x1
  405ca8:	ldrb	w8, [x19, x20]
  405cac:	cbnz	w8, 405c9c <ferror@plt+0x351c>
  405cb0:	ldrb	w8, [x1]
  405cb4:	and	w8, w8, #0xff
  405cb8:	cmp	w8, #0x2f
  405cbc:	mov	x21, x1
  405cc0:	b.ne	405cdc <ferror@plt+0x355c>  // b.any
  405cc4:	mov	x1, x21
  405cc8:	ldrb	w8, [x1, #1]!
  405ccc:	cmp	w8, #0x2f
  405cd0:	mov	w8, #0x2f                  	// #47
  405cd4:	b.eq	405cb4 <ferror@plt+0x3534>  // b.none
  405cd8:	b	405cec <ferror@plt+0x356c>
  405cdc:	cbnz	w8, 405cec <ferror@plt+0x356c>
  405ce0:	mov	x8, xzr
  405ce4:	mov	x21, xzr
  405ce8:	b	405d0c <ferror@plt+0x358c>
  405cec:	mov	w8, #0x1                   	// #1
  405cf0:	ldrb	w9, [x21, x8]
  405cf4:	cbz	w9, 405d0c <ferror@plt+0x358c>
  405cf8:	cmp	w9, #0x2f
  405cfc:	b.eq	405d0c <ferror@plt+0x358c>  // b.none
  405d00:	add	x8, x8, #0x1
  405d04:	ldrb	w9, [x21, x8]
  405d08:	cbnz	w9, 405cf8 <ferror@plt+0x3578>
  405d0c:	add	x9, x8, x20
  405d10:	cmp	x9, #0x1
  405d14:	b.eq	405d20 <ferror@plt+0x35a0>  // b.none
  405d18:	cbnz	x9, 405d40 <ferror@plt+0x35c0>
  405d1c:	b	405d74 <ferror@plt+0x35f4>
  405d20:	cbz	x19, 405d30 <ferror@plt+0x35b0>
  405d24:	ldrb	w9, [x19]
  405d28:	cmp	w9, #0x2f
  405d2c:	b.eq	405d74 <ferror@plt+0x35f4>  // b.none
  405d30:	cbz	x21, 405d7c <ferror@plt+0x35fc>
  405d34:	ldrb	w9, [x21]
  405d38:	cmp	w9, #0x2f
  405d3c:	b.eq	405d74 <ferror@plt+0x35f4>  // b.none
  405d40:	cmp	x20, x8
  405d44:	mov	w8, wzr
  405d48:	b.ne	405d80 <ferror@plt+0x3600>  // b.any
  405d4c:	cbz	x19, 405d80 <ferror@plt+0x3600>
  405d50:	cbz	x21, 405d80 <ferror@plt+0x3600>
  405d54:	mov	x0, x19
  405d58:	mov	x1, x21
  405d5c:	mov	x2, x20
  405d60:	bl	4023b0 <strncmp@plt>
  405d64:	cbnz	w0, 405d7c <ferror@plt+0x35fc>
  405d68:	add	x0, x19, x20
  405d6c:	add	x1, x21, x20
  405d70:	b	405c54 <ferror@plt+0x34d4>
  405d74:	mov	w8, #0x1                   	// #1
  405d78:	b	405d80 <ferror@plt+0x3600>
  405d7c:	mov	w8, wzr
  405d80:	ldp	x20, x19, [sp, #32]
  405d84:	ldr	x21, [sp, #16]
  405d88:	mov	w0, w8
  405d8c:	ldp	x29, x30, [sp], #48
  405d90:	ret
  405d94:	stp	x29, x30, [sp, #-64]!
  405d98:	orr	x8, x0, x1
  405d9c:	stp	x24, x23, [sp, #16]
  405da0:	stp	x22, x21, [sp, #32]
  405da4:	stp	x20, x19, [sp, #48]
  405da8:	mov	x29, sp
  405dac:	cbz	x8, 405de0 <ferror@plt+0x3660>
  405db0:	mov	x19, x1
  405db4:	mov	x21, x0
  405db8:	mov	x20, x2
  405dbc:	cbz	x0, 405dfc <ferror@plt+0x367c>
  405dc0:	cbz	x19, 405e18 <ferror@plt+0x3698>
  405dc4:	mov	x0, x21
  405dc8:	bl	4021c0 <strlen@plt>
  405dcc:	mvn	x8, x0
  405dd0:	cmp	x8, x20
  405dd4:	b.cs	405e20 <ferror@plt+0x36a0>  // b.hs, b.nlast
  405dd8:	mov	x22, xzr
  405ddc:	b	405e5c <ferror@plt+0x36dc>
  405de0:	adrp	x0, 406000 <ferror@plt+0x3880>
  405de4:	add	x0, x0, #0x89b
  405de8:	ldp	x20, x19, [sp, #48]
  405dec:	ldp	x22, x21, [sp, #32]
  405df0:	ldp	x24, x23, [sp, #16]
  405df4:	ldp	x29, x30, [sp], #64
  405df8:	b	402450 <strdup@plt>
  405dfc:	mov	x0, x19
  405e00:	mov	x1, x20
  405e04:	ldp	x20, x19, [sp, #48]
  405e08:	ldp	x22, x21, [sp, #32]
  405e0c:	ldp	x24, x23, [sp, #16]
  405e10:	ldp	x29, x30, [sp], #64
  405e14:	b	4025d0 <strndup@plt>
  405e18:	mov	x0, x21
  405e1c:	b	405de8 <ferror@plt+0x3668>
  405e20:	add	x24, x0, x20
  405e24:	mov	x23, x0
  405e28:	add	x0, x24, #0x1
  405e2c:	bl	402380 <malloc@plt>
  405e30:	mov	x22, x0
  405e34:	cbz	x0, 405e5c <ferror@plt+0x36dc>
  405e38:	mov	x0, x22
  405e3c:	mov	x1, x21
  405e40:	mov	x2, x23
  405e44:	bl	402180 <memcpy@plt>
  405e48:	add	x0, x22, x23
  405e4c:	mov	x1, x19
  405e50:	mov	x2, x20
  405e54:	bl	402180 <memcpy@plt>
  405e58:	strb	wzr, [x22, x24]
  405e5c:	mov	x0, x22
  405e60:	ldp	x20, x19, [sp, #48]
  405e64:	ldp	x22, x21, [sp, #32]
  405e68:	ldp	x24, x23, [sp, #16]
  405e6c:	ldp	x29, x30, [sp], #64
  405e70:	ret
  405e74:	stp	x29, x30, [sp, #-64]!
  405e78:	stp	x20, x19, [sp, #48]
  405e7c:	mov	x20, x0
  405e80:	stp	x24, x23, [sp, #16]
  405e84:	stp	x22, x21, [sp, #32]
  405e88:	mov	x29, sp
  405e8c:	cbz	x1, 405ec0 <ferror@plt+0x3740>
  405e90:	mov	x0, x1
  405e94:	mov	x19, x1
  405e98:	bl	4021c0 <strlen@plt>
  405e9c:	mov	x21, x0
  405ea0:	cbz	x20, 405ecc <ferror@plt+0x374c>
  405ea4:	mov	x0, x20
  405ea8:	bl	4021c0 <strlen@plt>
  405eac:	mvn	x8, x0
  405eb0:	cmp	x21, x8
  405eb4:	b.ls	405ee8 <ferror@plt+0x3768>  // b.plast
  405eb8:	mov	x22, xzr
  405ebc:	b	405f24 <ferror@plt+0x37a4>
  405ec0:	cbz	x20, 405f3c <ferror@plt+0x37bc>
  405ec4:	mov	x0, x20
  405ec8:	b	405f44 <ferror@plt+0x37c4>
  405ecc:	mov	x0, x19
  405ed0:	mov	x1, x21
  405ed4:	ldp	x20, x19, [sp, #48]
  405ed8:	ldp	x22, x21, [sp, #32]
  405edc:	ldp	x24, x23, [sp, #16]
  405ee0:	ldp	x29, x30, [sp], #64
  405ee4:	b	4025d0 <strndup@plt>
  405ee8:	add	x24, x0, x21
  405eec:	mov	x23, x0
  405ef0:	add	x0, x24, #0x1
  405ef4:	bl	402380 <malloc@plt>
  405ef8:	mov	x22, x0
  405efc:	cbz	x0, 405f24 <ferror@plt+0x37a4>
  405f00:	mov	x0, x22
  405f04:	mov	x1, x20
  405f08:	mov	x2, x23
  405f0c:	bl	402180 <memcpy@plt>
  405f10:	add	x0, x22, x23
  405f14:	mov	x1, x19
  405f18:	mov	x2, x21
  405f1c:	bl	402180 <memcpy@plt>
  405f20:	strb	wzr, [x22, x24]
  405f24:	mov	x0, x22
  405f28:	ldp	x20, x19, [sp, #48]
  405f2c:	ldp	x22, x21, [sp, #32]
  405f30:	ldp	x24, x23, [sp, #16]
  405f34:	ldp	x29, x30, [sp], #64
  405f38:	ret
  405f3c:	adrp	x0, 406000 <ferror@plt+0x3880>
  405f40:	add	x0, x0, #0x89b
  405f44:	ldp	x20, x19, [sp, #48]
  405f48:	ldp	x22, x21, [sp, #32]
  405f4c:	ldp	x24, x23, [sp, #16]
  405f50:	ldp	x29, x30, [sp], #64
  405f54:	b	402450 <strdup@plt>
  405f58:	sub	sp, sp, #0x140
  405f5c:	stp	x29, x30, [sp, #240]
  405f60:	add	x29, sp, #0xf0
  405f64:	sub	x9, x29, #0x70
  405f68:	mov	x10, sp
  405f6c:	mov	x11, #0xffffffffffffffd0    	// #-48
  405f70:	add	x8, x29, #0x50
  405f74:	movk	x11, #0xff80, lsl #32
  405f78:	add	x9, x9, #0x30
  405f7c:	add	x10, x10, #0x80
  405f80:	stp	x8, x9, [x29, #-32]
  405f84:	stp	x10, x11, [x29, #-16]
  405f88:	stp	x2, x3, [x29, #-112]
  405f8c:	stp	x4, x5, [x29, #-96]
  405f90:	stp	x6, x7, [x29, #-80]
  405f94:	stp	q1, q2, [sp, #16]
  405f98:	str	q0, [sp]
  405f9c:	ldp	q0, q1, [x29, #-32]
  405fa0:	stp	x20, x19, [sp, #304]
  405fa4:	mov	x19, x0
  405fa8:	add	x0, x29, #0x18
  405fac:	sub	x2, x29, #0x40
  405fb0:	str	x28, [sp, #256]
  405fb4:	stp	x24, x23, [sp, #272]
  405fb8:	stp	x22, x21, [sp, #288]
  405fbc:	stp	q3, q4, [sp, #48]
  405fc0:	stp	q5, q6, [sp, #80]
  405fc4:	str	q7, [sp, #112]
  405fc8:	stp	q0, q1, [x29, #-64]
  405fcc:	bl	4025c0 <vasprintf@plt>
  405fd0:	tbnz	w0, #31, 406008 <ferror@plt+0x3888>
  405fd4:	ldr	x21, [x29, #24]
  405fd8:	orr	x8, x19, x21
  405fdc:	cbz	x8, 406010 <ferror@plt+0x3890>
  405fe0:	mov	w22, w0
  405fe4:	cbz	x19, 406024 <ferror@plt+0x38a4>
  405fe8:	cbz	x21, 406038 <ferror@plt+0x38b8>
  405fec:	mov	x0, x19
  405ff0:	bl	4021c0 <strlen@plt>
  405ff4:	mvn	x8, x0
  405ff8:	cmp	x8, x22
  405ffc:	b.cs	406040 <ferror@plt+0x38c0>  // b.hs, b.nlast
  406000:	mov	x20, xzr
  406004:	b	40607c <ferror@plt+0x38fc>
  406008:	mov	x20, xzr
  40600c:	b	406084 <ferror@plt+0x3904>
  406010:	adrp	x0, 406000 <ferror@plt+0x3880>
  406014:	add	x0, x0, #0x89b
  406018:	bl	402450 <strdup@plt>
  40601c:	mov	x20, x0
  406020:	b	40607c <ferror@plt+0x38fc>
  406024:	mov	x0, x21
  406028:	mov	x1, x22
  40602c:	bl	4025d0 <strndup@plt>
  406030:	mov	x20, x0
  406034:	b	40607c <ferror@plt+0x38fc>
  406038:	mov	x0, x19
  40603c:	b	406018 <ferror@plt+0x3898>
  406040:	add	x24, x0, x22
  406044:	mov	x23, x0
  406048:	add	x0, x24, #0x1
  40604c:	bl	402380 <malloc@plt>
  406050:	mov	x20, x0
  406054:	cbz	x0, 40607c <ferror@plt+0x38fc>
  406058:	mov	x0, x20
  40605c:	mov	x1, x19
  406060:	mov	x2, x23
  406064:	bl	402180 <memcpy@plt>
  406068:	add	x0, x20, x23
  40606c:	mov	x1, x21
  406070:	mov	x2, x22
  406074:	bl	402180 <memcpy@plt>
  406078:	strb	wzr, [x20, x24]
  40607c:	ldr	x0, [x29, #24]
  406080:	bl	402580 <free@plt>
  406084:	mov	x0, x20
  406088:	ldp	x20, x19, [sp, #304]
  40608c:	ldp	x22, x21, [sp, #288]
  406090:	ldp	x24, x23, [sp, #272]
  406094:	ldr	x28, [sp, #256]
  406098:	ldp	x29, x30, [sp, #240]
  40609c:	add	sp, sp, #0x140
  4060a0:	ret
  4060a4:	sub	sp, sp, #0x60
  4060a8:	stp	x29, x30, [sp, #16]
  4060ac:	stp	x26, x25, [sp, #32]
  4060b0:	stp	x24, x23, [sp, #48]
  4060b4:	stp	x22, x21, [sp, #64]
  4060b8:	stp	x20, x19, [sp, #80]
  4060bc:	ldr	x23, [x0]
  4060c0:	add	x29, sp, #0x10
  4060c4:	ldrb	w8, [x23]
  4060c8:	cbz	w8, 406288 <ferror@plt+0x3b08>
  4060cc:	mov	x20, x0
  4060d0:	mov	x22, x1
  4060d4:	mov	x0, x23
  4060d8:	mov	x1, x2
  4060dc:	mov	w24, w3
  4060e0:	mov	x21, x2
  4060e4:	bl	4025e0 <strspn@plt>
  4060e8:	add	x19, x23, x0
  4060ec:	ldrb	w25, [x19]
  4060f0:	cbz	x25, 406284 <ferror@plt+0x3b04>
  4060f4:	cbz	w24, 406184 <ferror@plt+0x3a04>
  4060f8:	cmp	w25, #0x3f
  4060fc:	b.hi	4061a0 <ferror@plt+0x3a20>  // b.pmore
  406100:	mov	w8, #0x1                   	// #1
  406104:	mov	x9, #0x1                   	// #1
  406108:	lsl	x8, x8, x25
  40610c:	movk	x9, #0x84, lsl #32
  406110:	and	x8, x8, x9
  406114:	cbz	x8, 4061a0 <ferror@plt+0x3a20>
  406118:	sturb	w25, [x29, #-4]
  40611c:	sturb	wzr, [x29, #-3]
  406120:	mov	x24, x19
  406124:	ldrb	w9, [x24, #1]!
  406128:	cbz	w9, 406220 <ferror@plt+0x3aa0>
  40612c:	add	x10, x0, x23
  406130:	mov	x26, xzr
  406134:	mov	w8, wzr
  406138:	add	x23, x10, #0x2
  40613c:	b	406160 <ferror@plt+0x39e0>
  406140:	sxtb	w1, w9
  406144:	sub	x0, x29, #0x4
  406148:	bl	4025f0 <strchr@plt>
  40614c:	cbnz	x0, 406234 <ferror@plt+0x3ab4>
  406150:	mov	w8, wzr
  406154:	ldrb	w9, [x23, x26]
  406158:	add	x26, x26, #0x1
  40615c:	cbz	w9, 406180 <ferror@plt+0x3a00>
  406160:	cbnz	w8, 406150 <ferror@plt+0x39d0>
  406164:	and	w8, w9, #0xff
  406168:	cmp	w8, #0x5c
  40616c:	b.ne	406140 <ferror@plt+0x39c0>  // b.any
  406170:	mov	w8, #0x1                   	// #1
  406174:	ldrb	w9, [x23, x26]
  406178:	add	x26, x26, #0x1
  40617c:	cbnz	w9, 406160 <ferror@plt+0x39e0>
  406180:	b	406238 <ferror@plt+0x3ab8>
  406184:	mov	x0, x19
  406188:	mov	x1, x21
  40618c:	bl	4026c0 <strcspn@plt>
  406190:	add	x8, x19, x0
  406194:	str	x0, [x22]
  406198:	str	x8, [x20]
  40619c:	b	40628c <ferror@plt+0x3b0c>
  4061a0:	add	x9, x0, x23
  4061a4:	mov	x24, xzr
  4061a8:	mov	w8, wzr
  4061ac:	add	x23, x9, #0x1
  4061b0:	b	4061d4 <ferror@plt+0x3a54>
  4061b4:	sxtb	w1, w25
  4061b8:	mov	x0, x21
  4061bc:	bl	4025f0 <strchr@plt>
  4061c0:	cbnz	x0, 40622c <ferror@plt+0x3aac>
  4061c4:	mov	w8, wzr
  4061c8:	ldrb	w25, [x23, x24]
  4061cc:	add	x24, x24, #0x1
  4061d0:	cbz	w25, 4061f4 <ferror@plt+0x3a74>
  4061d4:	cbnz	w8, 4061c4 <ferror@plt+0x3a44>
  4061d8:	and	w8, w25, #0xff
  4061dc:	cmp	w8, #0x5c
  4061e0:	b.ne	4061b4 <ferror@plt+0x3a34>  // b.any
  4061e4:	mov	w8, #0x1                   	// #1
  4061e8:	ldrb	w25, [x23, x24]
  4061ec:	add	x24, x24, #0x1
  4061f0:	cbnz	w25, 4061d4 <ferror@plt+0x3a54>
  4061f4:	sub	w8, w24, w8
  4061f8:	sxtw	x8, w8
  4061fc:	str	x8, [x22]
  406200:	add	x22, x19, x8
  406204:	ldrsb	w1, [x22]
  406208:	cbz	w1, 406218 <ferror@plt+0x3a98>
  40620c:	mov	x0, x21
  406210:	bl	4025f0 <strchr@plt>
  406214:	cbz	x0, 406284 <ferror@plt+0x3b04>
  406218:	str	x22, [x20]
  40621c:	b	40628c <ferror@plt+0x3b0c>
  406220:	mov	w8, wzr
  406224:	mov	w26, wzr
  406228:	b	406238 <ferror@plt+0x3ab8>
  40622c:	mov	w8, wzr
  406230:	b	4061f4 <ferror@plt+0x3a74>
  406234:	mov	w8, wzr
  406238:	sub	w8, w26, w8
  40623c:	sxtw	x23, w8
  406240:	str	x23, [x22]
  406244:	add	x8, x23, x19
  406248:	ldrb	w8, [x8, #1]
  40624c:	cbz	w8, 406284 <ferror@plt+0x3b04>
  406250:	cmp	w8, w25
  406254:	b.ne	406284 <ferror@plt+0x3b04>  // b.any
  406258:	add	x8, x23, x19
  40625c:	ldrsb	w1, [x8, #2]
  406260:	cbz	w1, 406270 <ferror@plt+0x3af0>
  406264:	mov	x0, x21
  406268:	bl	4025f0 <strchr@plt>
  40626c:	cbz	x0, 406284 <ferror@plt+0x3b04>
  406270:	add	x8, x19, x23
  406274:	add	x8, x8, #0x2
  406278:	str	x8, [x20]
  40627c:	mov	x19, x24
  406280:	b	40628c <ferror@plt+0x3b0c>
  406284:	str	x19, [x20]
  406288:	mov	x19, xzr
  40628c:	mov	x0, x19
  406290:	ldp	x20, x19, [sp, #80]
  406294:	ldp	x22, x21, [sp, #64]
  406298:	ldp	x24, x23, [sp, #48]
  40629c:	ldp	x26, x25, [sp, #32]
  4062a0:	ldp	x29, x30, [sp, #16]
  4062a4:	add	sp, sp, #0x60
  4062a8:	ret
  4062ac:	stp	x29, x30, [sp, #-32]!
  4062b0:	str	x19, [sp, #16]
  4062b4:	mov	x19, x0
  4062b8:	mov	x29, sp
  4062bc:	mov	x0, x19
  4062c0:	bl	4023e0 <fgetc@plt>
  4062c4:	cmp	w0, #0xa
  4062c8:	b.eq	4062e4 <ferror@plt+0x3b64>  // b.none
  4062cc:	cmn	w0, #0x1
  4062d0:	b.ne	4062bc <ferror@plt+0x3b3c>  // b.any
  4062d4:	mov	w0, #0x1                   	// #1
  4062d8:	ldr	x19, [sp, #16]
  4062dc:	ldp	x29, x30, [sp], #32
  4062e0:	ret
  4062e4:	mov	w0, wzr
  4062e8:	ldr	x19, [sp, #16]
  4062ec:	ldp	x29, x30, [sp], #32
  4062f0:	ret
  4062f4:	nop
  4062f8:	stp	x29, x30, [sp, #-64]!
  4062fc:	mov	x29, sp
  406300:	stp	x19, x20, [sp, #16]
  406304:	adrp	x20, 417000 <ferror@plt+0x14880>
  406308:	add	x20, x20, #0xdd0
  40630c:	stp	x21, x22, [sp, #32]
  406310:	adrp	x21, 417000 <ferror@plt+0x14880>
  406314:	add	x21, x21, #0xdc8
  406318:	sub	x20, x20, x21
  40631c:	mov	w22, w0
  406320:	stp	x23, x24, [sp, #48]
  406324:	mov	x23, x1
  406328:	mov	x24, x2
  40632c:	bl	402140 <memcpy@plt-0x40>
  406330:	cmp	xzr, x20, asr #3
  406334:	b.eq	406360 <ferror@plt+0x3be0>  // b.none
  406338:	asr	x20, x20, #3
  40633c:	mov	x19, #0x0                   	// #0
  406340:	ldr	x3, [x21, x19, lsl #3]
  406344:	mov	x2, x24
  406348:	add	x19, x19, #0x1
  40634c:	mov	x1, x23
  406350:	mov	w0, w22
  406354:	blr	x3
  406358:	cmp	x20, x19
  40635c:	b.ne	406340 <ferror@plt+0x3bc0>  // b.any
  406360:	ldp	x19, x20, [sp, #16]
  406364:	ldp	x21, x22, [sp, #32]
  406368:	ldp	x23, x24, [sp, #48]
  40636c:	ldp	x29, x30, [sp], #64
  406370:	ret
  406374:	nop
  406378:	ret
  40637c:	nop
  406380:	adrp	x2, 418000 <ferror@plt+0x15880>
  406384:	mov	x1, #0x0                   	// #0
  406388:	ldr	x2, [x2, #784]
  40638c:	b	4022d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406390 <.fini>:
  406390:	stp	x29, x30, [sp, #-16]!
  406394:	mov	x29, sp
  406398:	ldp	x29, x30, [sp], #16
  40639c:	ret
