Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  4 11:51:44 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Motor_timing_summary_routed.rpt -pb top_Motor_timing_summary_routed.pb -rpx top_Motor_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Motor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: Clock_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.302        0.000                      0                   33        0.402        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.302        0.000                      0                   33        0.402        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.952ns (20.390%)  route 3.717ns (79.610%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.143    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          1.225     6.824    Clock_divider/sel0[18]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.948 r  Clock_divider/r_counter[31]_i_31/O
                         net (fo=2, routed)           0.825     7.773    Clock_divider/r_counter[31]_i_31_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.789     8.686    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.810 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.878     9.688    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.124     9.812 r  Clock_divider/r_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.812    Clock_divider/p_0_in[26]
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[26]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y58          FDCE (Setup_fdce_C_D)        0.031    15.114    Clock_divider/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.980ns (20.865%)  route 3.717ns (79.135%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.143    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          1.225     6.824    Clock_divider/sel0[18]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.948 r  Clock_divider/r_counter[31]_i_31/O
                         net (fo=2, routed)           0.825     7.773    Clock_divider/r_counter[31]_i_31_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.789     8.686    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.810 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.878     9.688    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.152     9.840 r  Clock_divider/r_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.840    Clock_divider/p_0_in[29]
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[29]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y58          FDCE (Setup_fdce_C_D)        0.075    15.158    Clock_divider/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.952ns (20.353%)  route 3.726ns (79.647%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.143    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          1.225     6.824    Clock_divider/sel0[18]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.948 r  Clock_divider/r_counter[31]_i_31/O
                         net (fo=2, routed)           0.825     7.773    Clock_divider/r_counter[31]_i_31_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.789     8.686    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.810 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.887     9.696    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.124     9.820 r  Clock_divider/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.820    Clock_divider/p_0_in[23]
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[23]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.031    15.139    Clock_divider/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.952ns (20.480%)  route 3.697ns (79.520%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.143    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          1.225     6.824    Clock_divider/sel0[18]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.948 r  Clock_divider/r_counter[31]_i_31/O
                         net (fo=2, routed)           0.825     7.773    Clock_divider/r_counter[31]_i_31_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.789     8.686    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.810 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.858     9.667    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.124     9.791 r  Clock_divider/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     9.791    Clock_divider/p_0_in[27]
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[27]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y58          FDCE (Setup_fdce_C_D)        0.031    15.114    Clock_divider/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 0.952ns (20.499%)  route 3.692ns (79.501%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.143    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          1.225     6.824    Clock_divider/sel0[18]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.948 r  Clock_divider/r_counter[31]_i_31/O
                         net (fo=2, routed)           0.825     7.773    Clock_divider/r_counter[31]_i_31_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.789     8.686    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.810 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.853     9.663    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.124     9.787 r  Clock_divider/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.787    Clock_divider/p_0_in[30]
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[30]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y58          FDCE (Setup_fdce_C_D)        0.032    15.115    Clock_divider/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 0.982ns (20.860%)  route 3.726ns (79.140%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.143    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          1.225     6.824    Clock_divider/sel0[18]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.948 r  Clock_divider/r_counter[31]_i_31/O
                         net (fo=2, routed)           0.825     7.773    Clock_divider/r_counter[31]_i_31_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.789     8.686    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.810 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.887     9.696    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.154     9.850 r  Clock_divider/r_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.850    Clock_divider/p_0_in[24]
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[24]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.075    15.183    Clock_divider/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.981ns (20.973%)  route 3.697ns (79.027%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.143    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          1.225     6.824    Clock_divider/sel0[18]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.948 r  Clock_divider/r_counter[31]_i_31/O
                         net (fo=2, routed)           0.825     7.773    Clock_divider/r_counter[31]_i_31_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.789     8.686    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.810 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.858     9.667    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.153     9.820 r  Clock_divider/r_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.820    Clock_divider/p_0_in[28]
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[28]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y58          FDCE (Setup_fdce_C_D)        0.075    15.158    Clock_divider/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.977ns (20.925%)  route 3.692ns (79.075%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.143    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          1.225     6.824    Clock_divider/sel0[18]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.948 r  Clock_divider/r_counter[31]_i_31/O
                         net (fo=2, routed)           0.825     7.773    Clock_divider/r_counter[31]_i_31_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.789     8.686    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.810 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.853     9.663    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.149     9.812 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.812    Clock_divider/p_0_in[31]
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.506    14.847    Clock_divider/r_clk_reg_0
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[31]/C
                         clock pessimism              0.271    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y58          FDCE (Setup_fdce_C_D)        0.075    15.158    Clock_divider/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.952ns (20.627%)  route 3.663ns (79.373%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.143    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          1.225     6.824    Clock_divider/sel0[18]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.948 r  Clock_divider/r_counter[31]_i_31/O
                         net (fo=2, routed)           0.825     7.773    Clock_divider/r_counter[31]_i_31_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.789     8.686    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.810 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.824     9.634    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.124     9.758 r  Clock_divider/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.758    Clock_divider/p_0_in[2]
    SLICE_X4Y53          FDCE                                         r  Clock_divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    Clock_divider/r_clk_reg_0
    SLICE_X4Y53          FDCE                                         r  Clock_divider/r_counter_reg[2]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y53          FDCE (Setup_fdce_C_D)        0.029    15.113    Clock_divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.952ns (20.677%)  route 3.652ns (79.323%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.622     5.143    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          1.225     6.824    Clock_divider/sel0[18]
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.948 r  Clock_divider/r_counter[31]_i_31/O
                         net (fo=2, routed)           0.825     7.773    Clock_divider/r_counter[31]_i_31_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.897 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.789     8.686    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X4Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.810 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.813     9.623    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.124     9.747 r  Clock_divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.747    Clock_divider/p_0_in[4]
    SLICE_X4Y53          FDCE                                         r  Clock_divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    Clock_divider/r_clk_reg_0
    SLICE_X4Y53          FDCE                                         r  Clock_divider/r_counter_reg[4]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y53          FDCE (Setup_fdce_C_D)        0.031    15.115    Clock_divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  5.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.208ns (38.861%)  route 0.327ns (61.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    Clock_divider/r_clk_reg_0
    SLICE_X2Y55          FDCE                                         r  Clock_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  Clock_divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.327     1.967    Clock_divider/sel0[0]
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.044     2.011 r  Clock_divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.011    Clock_divider/p_0_in[0]
    SLICE_X2Y55          FDCE                                         r  Clock_divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     1.991    Clock_divider/r_clk_reg_0
    SLICE_X2Y55          FDCE                                         r  Clock_divider/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.133     1.609    Clock_divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  Clock_divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.677    Clock_divider/sel0[11]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.788 r  Clock_divider/r_counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.949    Clock_divider/data0[11]
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.108     2.057 r  Clock_divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.057    Clock_divider/p_0_in[11]
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.092     1.566    Clock_divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.360ns (60.362%)  route 0.236ns (39.638%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X4Y55          FDCE                                         r  Clock_divider/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  Clock_divider/r_counter_reg[15]/Q
                         net (fo=3, routed)           0.075     1.690    Clock_divider/sel0[15]
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.801 r  Clock_divider/r_counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.963    Clock_divider/data0[15]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.108     2.071 r  Clock_divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.071    Clock_divider/p_0_in[15]
    SLICE_X4Y55          FDCE                                         r  Clock_divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X4Y55          FDCE                                         r  Clock_divider/r_counter_reg[15]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y55          FDCE (Hold_fdce_C_D)         0.092     1.566    Clock_divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  Clock_divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.677    Clock_divider/sel0[11]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.821 r  Clock_divider/r_counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.047    Clock_divider/data0[12]
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.108     2.155 r  Clock_divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.155    Clock_divider/p_0_in[12]
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[12]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.107     1.581    Clock_divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.393ns (56.620%)  route 0.301ns (43.380%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X4Y55          FDCE                                         r  Clock_divider/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  Clock_divider/r_counter_reg[15]/Q
                         net (fo=3, routed)           0.075     1.690    Clock_divider/sel0[15]
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.834 r  Clock_divider/r_counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.060    Clock_divider/data0[16]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.108     2.168 r  Clock_divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.168    Clock_divider/p_0_in[16]
    SLICE_X4Y55          FDCE                                         r  Clock_divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X4Y55          FDCE                                         r  Clock_divider/r_counter_reg[16]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y55          FDCE (Hold_fdce_C_D)         0.107     1.581    Clock_divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.358ns (52.179%)  route 0.328ns (47.821%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Clock_divider/r_counter_reg[18]/Q
                         net (fo=16, routed)          0.133     1.748    Clock_divider/sel0[18]
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.858 r  Clock_divider/r_counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.195     2.052    Clock_divider/data0[18]
    SLICE_X4Y57          LUT2 (Prop_lut2_I0_O)        0.107     2.159 r  Clock_divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.159    Clock_divider/p_0_in[18]
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.988    Clock_divider/r_clk_reg_0
    SLICE_X4Y57          FDCE                                         r  Clock_divider/r_counter_reg[18]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.092     1.565    Clock_divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.358ns (51.834%)  route 0.333ns (48.165%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  Clock_divider/r_counter_reg[6]/Q
                         net (fo=3, routed)           0.131     1.747    Clock_divider/sel0[6]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.857 r  Clock_divider/r_counter_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.201     2.058    Clock_divider/data0[6]
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.107     2.165 r  Clock_divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.165    Clock_divider/p_0_in[6]
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[6]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.092     1.566    Clock_divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.358ns (51.712%)  route 0.334ns (48.288%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    Clock_divider/r_clk_reg_0
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  Clock_divider/r_counter_reg[30]/Q
                         net (fo=2, routed)           0.181     1.796    Clock_divider/sel0[30]
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.906 r  Clock_divider/r_counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.153     2.059    Clock_divider/data0[30]
    SLICE_X4Y58          LUT2 (Prop_lut2_I0_O)        0.107     2.166 r  Clock_divider/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     2.166    Clock_divider/p_0_in[30]
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.988    Clock_divider/r_clk_reg_0
    SLICE_X4Y58          FDCE                                         r  Clock_divider/r_counter_reg[30]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y58          FDCE (Hold_fdce_C_D)         0.092     1.565    Clock_divider/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.474ns (65.713%)  route 0.247ns (34.287%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X4Y55          FDCE                                         r  Clock_divider/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  Clock_divider/r_counter_reg[15]/Q
                         net (fo=3, routed)           0.075     1.690    Clock_divider/sel0[15]
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.850 r  Clock_divider/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.850    Clock_divider/r_counter_reg[16]_i_2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.915 r  Clock_divider/r_counter_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.172     2.088    Clock_divider/data0[19]
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.108     2.196 r  Clock_divider/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.196    Clock_divider/p_0_in[19]
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X4Y56          FDCE                                         r  Clock_divider/r_counter_reg[19]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X4Y56          FDCE (Hold_fdce_C_D)         0.091     1.581    Clock_divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.401ns (53.051%)  route 0.355ns (46.949%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    Clock_divider/r_clk_reg_0
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  Clock_divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.124     1.726    Clock_divider/sel0[9]
    SLICE_X5Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     1.894 r  Clock_divider/r_counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.231     2.125    Clock_divider/data0[9]
    SLICE_X4Y54          LUT2 (Prop_lut2_I0_O)        0.105     2.230 r  Clock_divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.230    Clock_divider/p_0_in[9]
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.989    Clock_divider/r_clk_reg_0
    SLICE_X4Y54          FDCE                                         r  Clock_divider/r_counter_reg[9]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.107     1.581    Clock_divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.649    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57    Clock_divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y55    Clock_divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    Clock_divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    Clock_divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    Clock_divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y54    Clock_divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55    Clock_divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55    Clock_divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y55    Clock_divider/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    Clock_divider/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    Clock_divider/r_counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    Clock_divider/r_counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    Clock_divider/r_counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y58    Clock_divider/r_counter_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    Clock_divider/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57    Clock_divider/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    Clock_divider/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    Clock_divider/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    Clock_divider/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    Clock_divider/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y54    Clock_divider/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    Clock_divider/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    Clock_divider/r_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y55    Clock_divider/r_counter_reg[16]/C



