.version 1.4
.target sm_13
/* Module file.ptx */

/* Globals */
.global .u64 prof_data_pt[1] = { 0 };
.global .u32 prof_data_sz[1] = { 0 };

/* Textures */

/*
* Ocelot Version : 1.1.560
*/
.entry _Z11srad_cuda_1PfS_S_S_S_S_iif(.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C,
		.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C,
		.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C,
		.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C,
		.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda,
		.param  .u64 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda,
		.param  .s32 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols,
		.param  .s32 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_rows,
		.param  .f32 __cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr)
{
	.shared .align 4 .b8 __cuda_east3132[1024];
	.shared .align 4 .b8 __cuda_north60[1024];
	.shared .align 4 .b8 __cuda_south1084[1024];
	.shared .align 4 .b8 __cuda_temp4156[1024];
	.shared .align 4 .b8 __cuda_temp_result5180[1024];
	.shared .align 4 .b8 __cuda_west2108[1024];
	.reg .u32 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .u32 %r3;
	.reg .u32 %r4;
	.reg .u32 %r5;
	.reg .u32 %r6;
	.reg .u32 %r7;
	.reg .u64 %r8;
	.reg .u64 %r9;
	.reg .u64 %r10;
	.reg .u64 %r11;
	.reg .u64 %r13;
	.reg .u64 %r14;
	.reg .u64 %r15;
	.reg .u32 %r16;
	.reg .u32 %r17;
	.reg .u64 %r18;
	.reg .u64 %r19;
	.reg .u64 %r20;
	.reg .f32 %r21;
	.reg .u64 %r22;
	.reg .u32 %r24;
	.reg .u32 %r25;
	.reg .u32 %r26;
	.reg .u64 %r27;
	.reg .u64 %r28;
	.reg .u64 %r29;
	.reg .f32 %r30;
	.reg .u32 %r31;
	.reg .pred %p32;
	.reg .u32 %r41;
	.reg .u32 %r42;
	.reg .u64 %r43;
	.reg .u64 %r44;
	.reg .u64 %r45;
	.reg .u64 %r46;
	.reg .f32 %r47;
	.reg .f32 %r49;
	.reg .u64 %r51;
	.reg .f32 %r55;
	.reg .f32 %r56;
	.reg .pred %p57;
	.reg .f32 %r58;
	.reg .f32 %r65;
	.reg .u64 %r66;
	.reg .u64 %r67;
	.reg .u64 %r68;
	.reg .u64 %r69;
	.reg .u64 %r70;
	.reg .u64 %r71;
	.reg .u64 %r72;
	.reg .u64 %r73;
	.reg .u64 %r74;
	.reg .u64 %r75;
	.reg .f32 %r79;
	.reg .f32 %r86;
	.reg .f32 %r95;
	.reg .f32 %r104;
	.reg .f32 %r113;
	.reg .f32 %r114;
	.reg .f32 %r115;
	.reg .f32 %r116;
	.reg .f64 %r117;
	.reg .f64 %r118;
	.reg .f64 %r119;
	.reg .f64 %r120;
	.reg .f32 %r121;
	.reg .f32 %r122;
	.reg .f32 %r123;
	.reg .f64 %r124;
	.reg .f64 %r125;
	.reg .f64 %r126;
	.reg .f32 %r127;
	.reg .f32 %r128;
	.reg .f32 %r129;
	.reg .f32 %r130;
	.reg .f32 %r131;
	.reg .f32 %r132;
	.reg .f64 %r133;
	.reg .f64 %r134;
	.reg .f64 %r135;
	.reg .f64 %r136;
	.reg .f32 %r137;
	.reg .f32 %r138;
	.reg .f32 %r139;
	.reg .f32 %r140;
	.reg .f32 %r141;
	.reg .f32 %r142;
	.reg .f32 %r143;
	.reg .f32 %r144;
	.reg .f64 %r145;
	.reg .f64 %r146;
	.reg .f64 %r147;
	.reg .f64 %r148;
	.reg .u64 %r150;
	.reg .f32 %r152;
	.reg .pred %p153;
	.reg .f32 %r160;
	.reg .u32 %r166;
	.reg .u32 %r167;
	.reg .u32 %r172;
	.reg .u32 %r173;
	.reg .pred %p174;
	.reg .u32 %r186;
	.reg .u32 %r187;
	.reg .u32 %r188;
	.reg .u32 %r189;
	.reg .u64 %r190;
	.reg .u64 %r191;
	.reg .u64 %r192;
	.reg .u64 %r193;
	.reg .f32 %r194;
	.reg .u64 %r203;
	.reg .u32 %r205;
	.reg .u64 %r206;
	.reg .u64 %r208;
	.reg .u64 %r209;
	.reg .f32 %r210;
	.reg .f32 %r211;
	.reg .u32 %r212;
	.reg .u32 %r214;
	.reg .u32 %r217;
	.reg .u32 %r218;
	.reg .u32 %r219;
	.reg .pred %p220;
	.reg .f32 %r226;
	.reg .f32 %r229;
	.reg .f32 %r231;
	.reg .f32 %r233;
	.reg .u32 %r248;
	.reg .u32 %r251;
	.reg .u32 %r252;
	.reg .pred %p253;
	.reg .f32 %r259;
	.reg .f32 %r262;
	.reg .f32 %r264;
	.reg .f32 %r266;
	.reg .u32 %r277;
	.reg .u32 %r278;
	.reg .pred %p279;
	.reg .u32 %r289;
	.reg .u32 %r290;
	.reg .u32 %r291;
	.reg .u32 %r292;
	.reg .u32 %r293;
	.reg .u32 %r294;
	.reg .u32 %r295;
	.reg .u64 %r296;
	.reg .u64 %r297;
	.reg .u64 %r298;
	.reg .u64 %r299;
	.reg .f32 %r300;
	.reg .u32 %r309;
	.reg .u64 %r312;
	.reg .u32 %r314;
	.reg .u64 %r315;
	.reg .u64 %r316;
	.reg .u64 %r317;
	.reg .u64 %r318;
	.reg .f32 %r319;
	.reg .u64 %r320;
	.reg .u32 %r322;
	.reg .u64 %r323;
	.reg .u64 %r324;
	.reg .u64 %r325;
	.reg .f32 %r326;
	.reg .u32 %r327;
	.reg .pred %p328;
	.reg .u32 %r339;
	.reg .u32 %r340;
	.reg .u64 %r341;
	.reg .u64 %r342;
	.reg .u64 %r343;
	.reg .u64 %r344;
	.reg .f32 %r345;
	.reg .f32 %r355;
	.reg .f32 %r373;
	.reg .f32 %r376;
	.reg .f32 %r378;
	.reg .f32 %r380;
	.reg .u32 %r395;
	.reg .u32 %r396;
	.reg .pred %p397;
	.reg .f32 %r403;
	.reg .f32 %r406;
	.reg .f32 %r408;
	.reg .f32 %r409;
	.reg .f32 %r410;
	.reg .f32 %r411;
	.reg .u64 %r412;
	.reg .u64 %r413;
	.reg .u64 %r414;
	.reg .u64 %r415;
	.reg .pred %p416;
	.reg .pred %p417;
	.reg .u64 %r418;
	.reg .u64 %r419;
	.reg .pred %p420;
	.reg .f32 %r425;
	.reg .f32 %r426;
	.reg .f32 %r427;
	.reg .f32 %r428;
	.reg .f32 %r430;
	.reg .pred %p435;
	.reg .u32 %r436;
	.reg .u32 %r443;
	.reg .u32 %r445;
	.reg .u32 %r447;
	.reg .u32 %r448;
	.reg .u32 %r449;
	.reg .pred %p450;
	.reg .f32 %r456;
	.reg .f32 %r458;
	.reg .f32 %r459;
	.reg .f32 %r461;
	.reg .f32 %r463;
	.reg .f32 %r476;
	.reg .f32 %r479;
	.reg .f32 %r482;
	.reg .f32 %r483;
$BB_1_0:				/* $LBB1__Z11srad_cuda_1PfS_S_S_S_S_iif */ 
	cvt.s32.u16 %r0, %ctaid.y;
	ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols];
	mul.lo.s32 %r2, %r0, %r1;
	cvt.s32.u16 %r3, %tid.x;
	cvt.s32.u16 %r4, %tid.y;
	cvt.s32.u16 %r5, %ctaid.x;
	add.s32 %r6, %r2, %r5;
	mul.lo.s32 %r7, %r6, 16;
	cvt.s64.s32 %r8, %r3;
	cvt.s64.s32 %r9, %r4;
	mul.lo.u64 %r10, %r9, 16;
	add.u64 %r11, %r8, %r10;
	mul.lo.u64 %r415, %r11, 4;
	mov.u64 %r13, __cuda_north60;
	add.u64 %r14, %r415, %r13;
	ld.param.u64 %r15, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda];
	add.s32 %r16, %r7, %r3;
	sub.s32 %r17, %r16, %r1;
	cvt.u64.s32 %r18, %r17;
	mul.lo.u64 %r19, %r18, 4;
	add.u64 %r20, %r15, %r19;
	ld.global.f32 %r21, [%r20 + 0];
	st.shared.f32 [%r14 + 0], %r21;
	mov.u64 %r22, __cuda_south1084;
	add.u64 %r414, %r415, %r22;
	add.s32 %r24, %r6, %r1;
	mul.lo.s32 %r25, %r24, 16;
	add.s32 %r26, %r3, %r25;
	cvt.u64.s32 %r27, %r26;
	mul.lo.u64 %r28, %r27, 4;
	add.u64 %r29, %r15, %r28;
	ld.global.f32 %r30, [%r29 + 0];
	st.shared.f32 [%r414 + 0], %r30;
	mov.u32 %r31, 0;
	setp.ne.s32 %p32, %r0, %r31;
	@%p32 bra $BB_1_2;
$BB_1_1:
	mul24.lo.s32 %r41, %r5, 16;
	add.s32 %r42, %r3, %r41;
	cvt.s64.s32 %r43, %r42;
	mul.lo.u64 %r44, %r43, 4;
	ld.param.u64 %r45, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda];
	add.u64 %r46, %r45, %r44;
	ld.global.f32 %r47, [%r46 + 0];
	st.shared.f32 [%r14 + 0], %r47;
	bra.uni $BB_1_4;
$BB_1_30:				/* $Lt_0_18434 */ 
	mov.f32 %r55, 0f3f800000;
	mov.f32 %r56, 0f3f800000;
	setp.gt.f32 %p57, %r49, %r56;
	selp.f32 %r58, %r55, %r49, %p57;
	st.shared.f32 [%r51 + 0], %r58;
$BB_1_31:				/* $Lt_0_18178 */ 
	bar.sync 0;
	ld.shared.f32 %r65, [%r51 + 0];
	ld.param.u64 %r66, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_C_cuda];
	add.u64 %r67, %r66, %r418;
	st.global.f32 [%r67 + 0], %r65;
	ld.param.u64 %r68, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_E_C];
	add.u64 %r69, %r68, %r418;
	st.global.f32 [%r69 + 0], %r411;
	ld.param.u64 %r70, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_W_C];
	add.u64 %r71, %r70, %r418;
	st.global.f32 [%r71 + 0], %r409;
	ld.param.u64 %r72, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_S_C];
	add.u64 %r73, %r72, %r418;
	st.global.f32 [%r73 + 0], %r427;
	ld.param.u64 %r74, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_N_C];
	add.u64 %r75, %r74, %r418;
	st.global.f32 [%r75 + 0], %r458;
	exit;
$BBweave_$BB_1_23_$BB_1_24_bra_2:
$BB_1_25:				/* $Lt_0_17666 */ 
	ld.shared.f32 %r86, [%r413 + 64];
	ld.shared.f32 %r426, [%r413 + 0];
	sub.f32 %r427, %r86, %r426;
$BB_1_26:				/* $Lt_0_17154 */ 
	ld.shared.f32 %r95, [%r413 + 4];
	sub.f32 %r411, %r95, %r426;
$BB_1_27:				/* $Lt_0_16642 */ 
	ld.shared.f32 %r104, [%r413 + -64];
	sub.f32 %r458, %r104, %r426;
$BB_1_28:				/* $Lt_0_14082 */ 
	add.f32 %r113, %r458, %r427;
	add.f32 %r114, %r113, %r409;
	add.f32 %r115, %r114, %r411;
	div.full.f32 %r116, %r115, %r426;
	mov.f64 %r117, 0d3ff0000000000000;
	cvt.f64.f32 %r118, %r116;
	mov.f64 %r119, 0d3fd0000000000000;
	mad.rn.f64 %r120, %r118, %r119, %r117;
	cvt.rn.f32.f64 %r121, %r120;
	ld.param.f32 %r122, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_q0sqr];
	mul.f32 %r123, %r116, %r116;
	cvt.f64.f32 %r124, %r123;
	mov.f64 %r125, 0d3fb0000000000000;
	mul.f64 %r126, %r124, %r125;
	mul.f32 %r127, %r427, %r427;
	mad.f32 %r128, %r458, %r458, %r127;
	mad.f32 %r129, %r409, %r409, %r128;
	mad.f32 %r130, %r411, %r411, %r129;
	mul.f32 %r131, %r426, %r426;
	div.full.f32 %r132, %r130, %r131;
	cvt.f64.f32 %r133, %r132;
	mov.f64 %r134, 0d3fe0000000000000;
	mul.f64 %r135, %r133, %r134;
	sub.f64 %r136, %r135, %r126;
	cvt.rn.f32.f64 %r137, %r136;
	mul.f32 %r138, %r121, %r121;
	div.full.f32 %r139, %r137, %r138;
	sub.f32 %r140, %r139, %r122;
	mov.f32 %r141, 0f3f800000;
	add.f32 %r142, %r122, %r141;
	mul.f32 %r143, %r122, %r142;
	div.full.f32 %r144, %r140, %r143;
	cvt.f64.f32 %r145, %r144;
	mov.f64 %r146, 0d3ff0000000000000;
	add.f64 %r147, %r145, %r146;
	rcp.rn.f64 %r148, %r147;
	cvt.rn.f32.f64 %r49, %r148;
	mov.u64 %r150, __cuda_temp_result5180;
	add.u64 %r51, %r415, %r150;
	mov.f32 %r152, 0f00000000;
	setp.lt.f32 %p153, %r49, %r152;
	@!%p153 bra $BB_1_30;
$BB_1_29:
	mov.f32 %r160, 0f00000000;
	st.shared.f32 [%r51 + 0], %r160;
	bra.uni $BB_1_31;
$BB_1_6:				/* $Lt_0_13314 */ 
	cvt.u32.u16 %r172, %nctaid.x;
	sub.u32 %r173, %r172, 1;
	setp.ne.u32 %p174, %r5, %r173;
	@%p174 bra $BB_1_8;
$BB_1_7:
	add.u32 %r186, %r2, %r172;
	mul.lo.u32 %r187, %r186, 16;
	add.u32 %r188, %r166, %r187;
	sub.u32 %r189, %r188, 1;
	cvt.u64.u32 %r190, %r189;
	mul.lo.u64 %r191, %r190, 4;
	ld.param.u64 %r192, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda];
	add.u64 %r193, %r192, %r191;
	ld.global.f32 %r194, [%r193 + 0];
	st.shared.f32 [%r419 + 0], %r194;
$BB_1_8:				/* $Lt_0_13058 */ 
	bar.sync 0;
	mov.u64 %r203, __cuda_temp4156;
	add.u64 %r413, %r415, %r203;
	add.s32 %r205, %r167, %r3;
	cvt.u64.s32 %r206, %r205;
	mul.lo.u64 %r418, %r206, 4;
	ld.param.u64 %r208, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda];
	add.u64 %r209, %r418, %r208;
	ld.global.f32 %r210, [%r209 + 0];
	st.shared.f32 [%r413 + 0], %r210;
	bar.sync 0;
	ld.shared.f32 %r211, [%r413 + 0];
	mov.s32 %r212, 0;
	setp.eq.s32 %p420, %r3, %r212;
	mov.s32 %r214, 0;
	setp.eq.s32 %p435, %r4, %r214;
	selp.s32 %r436, 1, 0, %p420;
	selp.s32 %r217, 1, 0, %p435;
	and.b32 %r218, %r436, %r217;
	mov.u32 %r219, 0;
	setp.eq.s32 %p220, %r218, %r219;
	@%p220 bra $BB_1_10;
$BB_1_9:
	ld.shared.f32 %r226, [%r14 + 0];
	ld.shared.f32 %r426, [%r413 + 0];
	sub.f32 %r458, %r226, %r426;
	ld.shared.f32 %r229, [%r413 + 64];
	sub.f32 %r427, %r229, %r426;
	ld.shared.f32 %r231, [%r412 + 0];
	sub.f32 %r409, %r231, %r426;
	ld.shared.f32 %r233, [%r413 + 4];
	sub.f32 %r411, %r233, %r426;
	bra.uni $BB_1_28;
$BB_1_10:				/* $Lt_0_14338 */ 
	mov.s32 %r248, 15;
	setp.eq.s32 %p417, %r3, %r248;
	selp.s32 %r443, 1, 0, %p417;
	and.b32 %r251, %r217, %r443;
	mov.u32 %r252, 0;
	setp.eq.s32 %p253, %r251, %r252;
	@%p253 bra $BB_1_12;
$BB_1_11:
	ld.shared.f32 %r259, [%r14 + 0];
	ld.shared.f32 %r426, [%r413 + 0];
	sub.f32 %r458, %r259, %r426;
	ld.shared.f32 %r262, [%r413 + 64];
	sub.f32 %r427, %r262, %r426;
	ld.shared.f32 %r264, [%r413 + -4];
	sub.f32 %r409, %r264, %r426;
	ld.shared.f32 %r266, [%r419 + 0];
	sub.f32 %r411, %r266, %r426;
	bra.uni $BB_1_28;
$BB_1_22:				/* $Lt_0_17410 */ 
$BBweave_$BB_1_23_$BB_1_24_uni_0:
	@%p420 ld.shared.f32 %r355, [%r412 + 0];
	@!%p420 ld.shared.f32 %r79, [%r413 + -4];
	ld.shared.f32 %r482, [%r413 + 0];
	selp.f32 %r483, %r355, %r79, %p420;
	sub.f32 %r409, %r483, %r482;
	@!%p420 bra $BBweave_$BB_1_23_$BB_1_24_bra_2;
$BBweave_$BB_1_23_$BB_1_24_ft_1:
	bra.uni $BB_1_25;
$BB_1_2:				/* $Lt_0_12290 */ 
	cvt.u32.u16 %r277, %nctaid.y;
	sub.u32 %r278, %r277, 1;
	setp.ne.u32 %p279, %r0, %r278;
	@%p279 bra $BB_1_4;
$BB_1_3:
	ld.param.s32 %r289, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols];
	mul.lo.s32 %r290, %r289, 15;
	mul.lo.u32 %r291, %r289, %r278;
	add.u32 %r292, %r5, %r291;
	mul.lo.u32 %r293, %r292, 16;
	add.u32 %r294, %r290, %r293;
	add.u32 %r295, %r3, %r294;
	cvt.u64.u32 %r296, %r295;
	mul.lo.u64 %r297, %r296, 4;
	ld.param.u64 %r298, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda];
	add.u64 %r299, %r298, %r297;
	ld.global.f32 %r300, [%r299 + 0];
	st.shared.f32 [%r414 + 0], %r300;
$BB_1_4:				/* $Lt_0_12034 */ 
	bar.sync 0;
	ld.param.s32 %r309, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_cols];
	mul.lo.s32 %r166, %r4, %r309;
	add.s32 %r167, %r166, %r7;
	mov.u64 %r312, __cuda_west2108;
	add.u64 %r412, %r415, %r312;
	sub.s32 %r314, %r167, 1;
	cvt.u64.s32 %r315, %r314;
	mul.lo.u64 %r316, %r315, 4;
	ld.param.u64 %r317, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda];
	add.u64 %r318, %r317, %r316;
	ld.global.f32 %r319, [%r318 + 0];
	st.shared.f32 [%r412 + 0], %r319;
	mov.u64 %r320, __cuda_east3132;
	add.u64 %r419, %r415, %r320;
	add.s32 %r322, %r167, 16;
	cvt.u64.s32 %r323, %r322;
	mul.lo.u64 %r324, %r323, 4;
	add.u64 %r325, %r317, %r324;
	ld.global.f32 %r326, [%r325 + 0];
	st.shared.f32 [%r419 + 0], %r326;
	mov.u32 %r327, 0;
	setp.ne.s32 %p328, %r5, %r327;
	@%p328 bra $BB_1_6;
$BB_1_5:
	mul.lo.s32 %r339, %r2, 16;
	add.s32 %r340, %r166, %r339;
	cvt.s64.s32 %r341, %r340;
	mul.lo.u64 %r342, %r341, 4;
	ld.param.u64 %r343, [__cudaparm__Z11srad_cuda_1PfS_S_S_S_S_iif_J_cuda];
	add.u64 %r344, %r343, %r342;
	ld.global.f32 %r345, [%r344 + 0];
	st.shared.f32 [%r412 + 0], %r345;
	bra.uni $BB_1_8;
$BB_1_16:				/* $Lt_0_15874 */ 
	@!%p435 bra $BB_1_18;
$BB_1_17:
	ld.shared.f32 %r373, [%r14 + 0];
	ld.shared.f32 %r426, [%r413 + 0];
	sub.f32 %r458, %r373, %r426;
	ld.shared.f32 %r376, [%r413 + 64];
	sub.f32 %r427, %r376, %r426;
	ld.shared.f32 %r378, [%r413 + -4];
	sub.f32 %r409, %r378, %r426;
	ld.shared.f32 %r380, [%r413 + 4];
	sub.f32 %r411, %r380, %r426;
	bra.uni $BB_1_28;
$BB_1_14:				/* $Lt_0_15362 */ 
	and.b32 %r395, %r436, %r447;
	mov.u32 %r396, 0;
	setp.eq.s32 %p397, %r395, %r396;
	@%p397 bra $BB_1_16;
$BB_1_15:
	ld.shared.f32 %r403, [%r413 + -64];
	ld.shared.f32 %r426, [%r413 + 0];
	sub.f32 %r458, %r403, %r426;
	ld.shared.f32 %r406, [%r414 + 0];
	sub.f32 %r427, %r406, %r426;
	ld.shared.f32 %r408, [%r412 + 0];
	sub.f32 %r409, %r408, %r426;
	ld.shared.f32 %r410, [%r413 + 4];
	sub.f32 %r411, %r410, %r426;
	bra.uni $BB_1_28;
$BB_1_18:				/* $Lt_0_16386 */ 
	@!%p417 bra $BB_1_20;
$BB_1_19:
	ld.shared.f32 %r425, [%r413 + 64];
	ld.shared.f32 %r426, [%r413 + 0];
	sub.f32 %r427, %r425, %r426;
	ld.shared.f32 %r428, [%r413 + -4];
	sub.f32 %r409, %r428, %r426;
	ld.shared.f32 %r430, [%r419 + 0];
	sub.f32 %r411, %r430, %r426;
	bra.uni $BB_1_27;
$BB_1_12:				/* $Lt_0_14850 */ 
	mov.s32 %r445, 15;
	setp.eq.s32 %p416, %r4, %r445;
	selp.s32 %r447, 1, 0, %p416;
	and.b32 %r448, %r443, %r447;
	mov.u32 %r449, 0;
	setp.eq.s32 %p450, %r448, %r449;
	@%p450 bra $BB_1_14;
$BB_1_13:
	ld.shared.f32 %r456, [%r413 + -64];
	ld.shared.f32 %r426, [%r413 + 0];
	sub.f32 %r458, %r456, %r426;
	ld.shared.f32 %r459, [%r414 + 0];
	sub.f32 %r427, %r459, %r426;
	ld.shared.f32 %r461, [%r413 + -4];
	sub.f32 %r409, %r461, %r426;
	ld.shared.f32 %r463, [%r419 + 0];
	sub.f32 %r411, %r463, %r426;
	bra.uni $BB_1_28;
$BB_1_20:				/* $Lt_0_16898 */ 
	@!%p416 bra $BB_1_22;
$BB_1_21:
	ld.shared.f32 %r476, [%r414 + 0];
	ld.shared.f32 %r426, [%r413 + 0];
	sub.f32 %r427, %r476, %r426;
	ld.shared.f32 %r479, [%r413 + -4];
	sub.f32 %r409, %r479, %r426;
	bra.uni $BB_1_26;
}
/*
* Ocelot Version : 1.1.560
*/
.entry _Z11srad_cuda_2PfS_S_S_S_S_iiff(.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_E_C,
		.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_W_C,
		.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_N_C,
		.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_S_C,
		.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_J_cuda,
		.param  .u64 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_C_cuda,
		.param  .s32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_cols,
		.param  .s32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_rows,
		.param  .f32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_lambda,
		.param  .f32 __cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_q0sqr)
{
	.shared .align 4 .b8 __cuda_c_cuda_result10368[1024];
	.shared .align 4 .b8 __cuda_c_cuda_temp9344[1024];
	.shared .align 4 .b8 __cuda_east_c8320[1024];
	.shared .align 4 .b8 __cuda_south_c7296[1024];
	.shared .align 4 .b8 __cuda_temp6272[1024];
	.reg .u32 %r0;
	.reg .u32 %r1;
	.reg .u32 %r2;
	.reg .u32 %r3;
	.reg .u32 %r4;
	.reg .u32 %r5;
	.reg .u32 %r6;
	.reg .u32 %r7;
	.reg .u32 %r8;
	.reg .u32 %r9;
	.reg .u64 %r10;
	.reg .u64 %r11;
	.reg .u64 %r12;
	.reg .u64 %r13;
	.reg .u64 %r15;
	.reg .u32 %r17;
	.reg .u64 %r18;
	.reg .u64 %r20;
	.reg .f32 %r22;
	.reg .u64 %r23;
	.reg .u64 %r25;
	.reg .u32 %r26;
	.reg .u32 %r27;
	.reg .u32 %r28;
	.reg .u64 %r29;
	.reg .u64 %r30;
	.reg .u64 %r31;
	.reg .f32 %r32;
	.reg .u32 %r33;
	.reg .u32 %r34;
	.reg .pred %p35;
	.reg .u32 %r48;
	.reg .u32 %r49;
	.reg .u32 %r50;
	.reg .u32 %r51;
	.reg .u32 %r52;
	.reg .u32 %r53;
	.reg .u32 %r54;
	.reg .u64 %r55;
	.reg .u64 %r56;
	.reg .u64 %r57;
	.reg .u64 %r58;
	.reg .f32 %r59;
	.reg .u64 %r71;
	.reg .u32 %r73;
	.reg .u64 %r74;
	.reg .u64 %r75;
	.reg .u64 %r76;
	.reg .u64 %r77;
	.reg .f32 %r78;
	.reg .u32 %r79;
	.reg .u32 %r80;
	.reg .pred %p81;
	.reg .u32 %r93;
	.reg .u32 %r94;
	.reg .u32 %r95;
	.reg .u32 %r96;
	.reg .u64 %r97;
	.reg .u64 %r98;
	.reg .u64 %r99;
	.reg .u64 %r100;
	.reg .f32 %r101;
	.reg .u64 %r110;
	.reg .u64 %r112;
	.reg .u64 %r113;
	.reg .f32 %r114;
	.reg .u32 %r116;
	.reg .u32 %r118;
	.reg .u32 %r120;
	.reg .u32 %r121;
	.reg .u32 %r122;
	.reg .u32 %r123;
	.reg .pred %p124;
	.reg .u64 %r156;
	.reg .u64 %r157;
	.reg .f32 %r158;
	.reg .f32 %r159;
	.reg .u64 %r160;
	.reg .u64 %r161;
	.reg .f32 %r162;
	.reg .f32 %r163;
	.reg .u64 %r164;
	.reg .u64 %r165;
	.reg .f32 %r166;
	.reg .f32 %r167;
	.reg .u64 %r168;
	.reg .u64 %r169;
	.reg .f32 %r170;
	.reg .f32 %r171;
	.reg .u64 %r172;
	.reg .u64 %r173;
	.reg .f32 %r174;
	.reg .f64 %r175;
	.reg .f64 %r176;
	.reg .f32 %r177;
	.reg .f64 %r178;
	.reg .f64 %r179;
	.reg .f64 %r180;
	.reg .f64 %r181;
	.reg .f32 %r182;
	.reg .f32 %r183;
	.reg .f32 %r199;
	.reg .u64 %r200;
	.reg .f32 %r201;
	.reg .u64 %r202;
	.reg .u64 %r203;
	.reg .pred %p204;
	.reg .u64 %r205;
	.reg .pred %p206;
	.reg .u64 %r207;
	.reg .u64 %r208;
	.reg .u64 %r209;
	.reg .f32 %r218;
$BB_2_0:				/* $LBB1__Z11srad_cuda_2PfS_S_S_S_S_iiff */ 
	cvt.s32.u16 %r0, %tid.y;
	ld.param.s32 %r1, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_cols];
	mul.lo.s32 %r2, %r0, %r1;
	cvt.s32.u16 %r3, %ctaid.y;
	mul.lo.s32 %r4, %r3, %r1;
	cvt.s32.u16 %r5, %tid.x;
	cvt.s32.u16 %r6, %ctaid.x;
	add.s32 %r7, %r4, %r6;
	mul.lo.s32 %r8, %r7, 16;
	add.s32 %r9, %r2, %r8;
	cvt.s64.s32 %r10, %r5;
	cvt.s64.s32 %r11, %r0;
	mul.lo.u64 %r12, %r11, 16;
	add.u64 %r13, %r10, %r12;
	mul.lo.u64 %r203, %r13, 4;
	mov.u64 %r15, __cuda_temp6272;
	add.u64 %r205, %r203, %r15;
	add.s32 %r17, %r9, %r5;
	cvt.u64.s32 %r18, %r17;
	mul.lo.u64 %r207, %r18, 4;
	ld.param.u64 %r20, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_J_cuda];
	add.u64 %r209, %r20, %r207;
	ld.global.f32 %r22, [%r209 + 0];
	st.shared.f32 [%r205 + 0], %r22;
	bar.sync 0;
	mov.u64 %r23, __cuda_south_c7296;
	add.u64 %r200, %r203, %r23;
	ld.param.u64 %r25, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_C_cuda];
	add.s32 %r26, %r7, %r1;
	mul.lo.s32 %r27, %r26, 16;
	add.s32 %r28, %r5, %r27;
	cvt.u64.s32 %r29, %r28;
	mul.lo.u64 %r30, %r29, 4;
	add.u64 %r31, %r25, %r30;
	ld.global.f32 %r32, [%r31 + 0];
	st.shared.f32 [%r200 + 0], %r32;
	cvt.u32.u16 %r33, %nctaid.y;
	sub.u32 %r34, %r33, 1;
	setp.ne.u32 %p35, %r3, %r34;
	@%p35 bra $BB_2_2;
$BB_2_1:
	ld.param.s32 %r48, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_cols];
	mul.lo.s32 %r49, %r48, 15;
	mul.lo.u32 %r50, %r48, %r34;
	add.u32 %r51, %r6, %r50;
	mul.lo.u32 %r52, %r51, 16;
	add.u32 %r53, %r49, %r52;
	add.u32 %r54, %r5, %r53;
	cvt.u64.u32 %r55, %r54;
	mul.lo.u64 %r56, %r55, 4;
	ld.param.u64 %r57, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_C_cuda];
	add.u64 %r58, %r57, %r56;
	ld.global.f32 %r59, [%r58 + 0];
	st.shared.f32 [%r200 + 0], %r59;
$BB_2_2:				/* $Lt_1_4354 */ 
	bar.sync 0;
	mov.u64 %r71, __cuda_east_c8320;
	add.u64 %r202, %r203, %r71;
	add.s32 %r73, %r9, 16;
	cvt.u64.s32 %r74, %r73;
	mul.lo.u64 %r75, %r74, 4;
	ld.param.u64 %r76, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_C_cuda];
	add.u64 %r77, %r76, %r75;
	ld.global.f32 %r78, [%r77 + 0];
	st.shared.f32 [%r202 + 0], %r78;
	cvt.u32.u16 %r79, %nctaid.x;
	sub.u32 %r80, %r79, 1;
	setp.ne.u32 %p81, %r6, %r80;
	@%p81 bra $BB_2_4;
$BB_2_3:
	add.u32 %r93, %r4, %r79;
	mul.lo.u32 %r94, %r93, 16;
	add.u32 %r95, %r2, %r94;
	sub.u32 %r96, %r95, 1;
	cvt.u64.u32 %r97, %r96;
	mul.lo.u64 %r98, %r97, 4;
	ld.param.u64 %r99, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_C_cuda];
	add.u64 %r100, %r99, %r98;
	ld.global.f32 %r101, [%r100 + 0];
	st.shared.f32 [%r202 + 0], %r101;
$BB_2_4:				/* $Lt_1_4866 */ 
	bar.sync 0;
	mov.u64 %r110, __cuda_c_cuda_temp9344;
	add.u64 %r208, %r203, %r110;
	ld.param.u64 %r112, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_C_cuda];
	add.u64 %r113, %r207, %r112;
	ld.global.f32 %r114, [%r113 + 0];
	st.shared.f32 [%r208 + 0], %r114;
	bar.sync 0;
	ld.shared.f32 %r201, [%r208 + 0];
	mov.s32 %r116, 15;
	setp.eq.s32 %p204, %r5, %r116;
	mov.s32 %r118, 15;
	setp.eq.s32 %p206, %r0, %r118;
	selp.s32 %r120, 1, 0, %p204;
	selp.s32 %r121, 1, 0, %p206;
	and.b32 %r122, %r120, %r121;
	mov.u32 %r123, 0;
	setp.eq.s32 %p124, %r122, %r123;
	@%p124 bra $BB_2_6;
$BB_2_5:
	ld.shared.f32 %r199, [%r200 + 0];
	ld.shared.f32 %r218, [%r202 + 0];
	bra.uni $BB_2_12;
$BB_2_10:				/* $Lt_1_6658 */ 
	ld.shared.f32 %r199, [%r208 + 64];
$BB_2_11:				/* $Lt_1_6402 */ 
	ld.shared.f32 %r218, [%r208 + 4];
$BB_2_12:				/* $Lt_1_5378 */ 
	ld.param.u64 %r156, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_S_C];
	add.u64 %r157, %r156, %r207;
	ld.global.f32 %r158, [%r157 + 0];
	mul.f32 %r159, %r158, %r199;
	ld.param.u64 %r160, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_N_C];
	add.u64 %r161, %r160, %r207;
	ld.global.f32 %r162, [%r161 + 0];
	mad.f32 %r163, %r162, %r201, %r159;
	ld.param.u64 %r164, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_W_C];
	add.u64 %r165, %r164, %r207;
	ld.global.f32 %r166, [%r165 + 0];
	mad.f32 %r167, %r166, %r201, %r163;
	ld.param.u64 %r168, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_E_C];
	add.u64 %r169, %r168, %r207;
	ld.global.f32 %r170, [%r169 + 0];
	mad.f32 %r171, %r170, %r218, %r167;
	mov.u64 %r172, __cuda_c_cuda_result10368;
	add.u64 %r173, %r203, %r172;
	ld.shared.f32 %r174, [%r205 + 0];
	cvt.f64.f32 %r175, %r174;
	cvt.f64.f32 %r176, %r171;
	ld.param.f32 %r177, [__cudaparm__Z11srad_cuda_2PfS_S_S_S_S_iiff_lambda];
	cvt.f64.f32 %r178, %r177;
	mov.f64 %r179, 0d3fd0000000000000;
	mul.f64 %r180, %r178, %r179;
	mad.rn.f64 %r181, %r176, %r180, %r175;
	cvt.rn.f32.f64 %r182, %r181;
	st.shared.f32 [%r173 + 0], %r182;
	bar.sync 0;
	ld.shared.f32 %r183, [%r173 + 0];
	st.global.f32 [%r209 + 0], %r183;
	exit;
$BB_2_8:				/* $Lt_1_6146 */ 
	@!%p206 bra $BB_2_10;
$BB_2_9:
	ld.shared.f32 %r199, [%r200 + 0];
	bra.uni $BB_2_11;
$BB_2_6:				/* $Lt_1_5634 */ 
	@!%p204 bra $BB_2_8;
$BB_2_7:
	ld.shared.f32 %r199, [%r208 + 64];
	ld.shared.f32 %r218, [%r202 + 0];
	bra.uni $BB_2_12;
}
