Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Wed Dec  9 17:22:23 2020
| Host             : marte-sb1 running 64-bit Debian GNU/Linux 10 (buster)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.708        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.485        |
| Device Static (W)        | 0.222        |
| Total Off-Chip Power (W) | 0.475        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 74.9         |
| Junction Temperature (C) | 35.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.376 |       66 |       --- |             --- |
| Slice Logic              |     0.168 |   102081 |       --- |             --- |
|   LUT as Logic           |     0.128 |    32462 |    203800 |           15.93 |
|   LUT as Distributed RAM |     0.026 |     5488 |     64000 |            8.58 |
|   Register               |     0.010 |    44425 |    407600 |           10.90 |
|   CARRY4                 |     0.004 |     1039 |     50950 |            2.04 |
|   F7/F8 Muxes            |    <0.001 |     1598 |    203800 |            0.78 |
|   LUT as Shift Register  |    <0.001 |     1207 |     64000 |            1.89 |
|   Others                 |    <0.001 |     3220 |       --- |             --- |
| Signals                  |     0.264 |    76176 |       --- |             --- |
| Block RAM                |     0.152 |      137 |       445 |           30.79 |
| MMCM                     |     0.323 |        3 |        10 |           30.00 |
| PLL                      |     0.133 |        1 |        10 |           10.00 |
| DSPs                     |     0.002 |        4 |       840 |            0.48 |
| I/O                      |     1.166 |      225 |       500 |           45.00 |
| GTX                      |     2.182 |        8 |        16 |           50.00 |
| PHASER                   |     0.661 |       44 |       --- |             --- |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         1 |          100.00 |
| Static Power             |     0.222 |          |           |                 |
| Total                    |     5.708 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.568 |       1.460 |      0.108 |
| Vccaux    |       1.800 |     0.560 |       0.530 |      0.030 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.011 |       0.010 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.743 |       0.742 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       2.000 |     0.218 |       0.218 |      0.000 |
| Vccbram   |       1.000 |     0.017 |       0.010 |      0.008 |
| MGTAVcc   |       1.000 |     1.145 |       1.139 |      0.006 |
| MGTAVtt   |       1.200 |     0.676 |       0.671 |      0.005 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y0                                                                                                                                       | xilinx_pcie_i/pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0                                                                                                                                                                                                    |             4.0 |
| clk_125mhz_x0y0                                                                                                                                           | xilinx_pcie_i/pcie_7x_0_support_i/pipe_clock_i/clk_125mhz                                                                                                                                                                                                         |             8.0 |
| clk_250mhz_mux_x0y0                                                                                                                                       | xilinx_pcie_i/pcie_7x_0_support_i/pipe_clock_i/gen3_reg2_reg_0                                                                                                                                                                                                    |             4.0 |
| clk_250mhz_x0y0                                                                                                                                           | xilinx_pcie_i/pcie_7x_0_support_i/pipe_clock_i/clk_250mhz                                                                                                                                                                                                         |             4.0 |
| clk_pll_i                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             5.0 |
| clk_ref_mmcm_400                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                                                              |             2.5 |
| freq_refclk                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                            | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                   |            33.3 |
| i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                          | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                                                                                                                            |            33.3 |
| iserdes_clkdiv                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_1                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_2                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_3                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_4                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_5                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_6                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_7                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| mem_refclk                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             1.2 |
| mii_rx_clk                                                                                                                                                | mii_rx_clk                                                                                                                                                                                                                                                        |            40.0 |
| mii_tx_clk                                                                                                                                                | mii_tx_clk                                                                                                                                                                                                                                                        |            40.0 |
| mmcm_clkfbout                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                                                 |             5.0 |
| mmcm_clkout0                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                                           |            10.0 |
| mmcm_fb                                                                                                                                                   | xilinx_pcie_i/pcie_7x_0_support_i/pipe_clock_i/mmcm_fb                                                                                                                                                                                                            |            10.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |            10.0 |
| oserdes_clk                                                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_1                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_10                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.2 |
| oserdes_clk_2                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clk_3                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.2 |
| oserdes_clk_4                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_5                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_6                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clk_7                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.2 |
| oserdes_clk_8                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.2 |
| oserdes_clk_9                                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.2 |
| oserdes_clkdiv                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_1                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_10                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_2                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_3                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_4                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_5                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_6                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_7                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_8                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_9                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| pll_clk3_out                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             5.0 |
| pll_clkfbout                                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| rx_div_clk                                                                                                                                                | i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_s                                                                                                                                                                                         |             6.4 |
| rx_ref_clk                                                                                                                                                | rx_ref_clk_p                                                                                                                                                                                                                                                      |             4.0 |
| spi_clk                                                                                                                                                   | spi_clk                                                                                                                                                                                                                                                           |            20.0 |
| sync_pulse                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            20.0 |
| sys_clk                                                                                                                                                   | pci_sys_clk_p                                                                                                                                                                                                                                                     |            10.0 |
| sys_clk_p                                                                                                                                                 | sys_clk_p                                                                                                                                                                                                                                                         |             5.0 |
| txoutclk_x0y0                                                                                                                                             | xilinx_pcie_i/pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out                                                                                                                                       |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| userclk1                                                                                                                                                  | xilinx_pcie_i/pcie_7x_0_support_i/pipe_clock_i/userclk1                                                                                                                                                                                                           |             4.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                | Power (W) |
+-----------------------------------------------------------------------------------------------------+-----------+
| system_top                                                                                          |     5.485 |
|   EP_REGS_inst                                                                                      |     0.010 |
|   gpio_bd_IOBUF[0]_inst                                                                             |    <0.001 |
|   gpio_bd_IOBUF[10]_inst                                                                            |    <0.001 |
|   gpio_bd_IOBUF[11]_inst                                                                            |    <0.001 |
|   gpio_bd_IOBUF[12]_inst                                                                            |    <0.001 |
|   gpio_bd_IOBUF[13]_inst                                                                            |    <0.001 |
|   gpio_bd_IOBUF[14]_inst                                                                            |    <0.001 |
|   gpio_bd_IOBUF[15]_inst                                                                            |    <0.001 |
|   gpio_bd_IOBUF[16]_inst                                                                            |    <0.001 |
|   gpio_bd_IOBUF[1]_inst                                                                             |    <0.001 |
|   gpio_bd_IOBUF[2]_inst                                                                             |    <0.001 |
|   gpio_bd_IOBUF[3]_inst                                                                             |    <0.001 |
|   gpio_bd_IOBUF[4]_inst                                                                             |    <0.001 |
|   gpio_bd_IOBUF[5]_inst                                                                             |    <0.001 |
|   gpio_bd_IOBUF[6]_inst                                                                             |    <0.001 |
|   gpio_bd_IOBUF[7]_inst                                                                             |    <0.001 |
|   gpio_bd_IOBUF[8]_inst                                                                             |    <0.001 |
|   gpio_bd_IOBUF[9]_inst                                                                             |    <0.001 |
|   i_fmcjesdadc1_spi                                                                                 |    <0.001 |
|   i_sysref                                                                                          |    <0.001 |
|   i_system_wrapper                                                                                  |     3.849 |
|     gpio_lcd_tri_iobuf_0                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_1                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_2                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_3                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_4                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_5                                                                            |    <0.001 |
|     gpio_lcd_tri_iobuf_6                                                                            |    <0.001 |
|     iic_main_scl_iobuf                                                                              |     0.000 |
|     iic_main_sda_iobuf                                                                              |     0.000 |
|     linear_flash_dq_iobuf_0                                                                         |    <0.001 |
|     linear_flash_dq_iobuf_1                                                                         |    <0.001 |
|     linear_flash_dq_iobuf_10                                                                        |    <0.001 |
|     linear_flash_dq_iobuf_11                                                                        |    <0.001 |
|     linear_flash_dq_iobuf_12                                                                        |    <0.001 |
|     linear_flash_dq_iobuf_13                                                                        |    <0.001 |
|     linear_flash_dq_iobuf_14                                                                        |    <0.001 |
|     linear_flash_dq_iobuf_15                                                                        |    <0.001 |
|     linear_flash_dq_iobuf_2                                                                         |    <0.001 |
|     linear_flash_dq_iobuf_3                                                                         |    <0.001 |
|     linear_flash_dq_iobuf_4                                                                         |    <0.001 |
|     linear_flash_dq_iobuf_5                                                                         |    <0.001 |
|     linear_flash_dq_iobuf_6                                                                         |    <0.001 |
|     linear_flash_dq_iobuf_7                                                                         |    <0.001 |
|     linear_flash_dq_iobuf_8                                                                         |    <0.001 |
|     linear_flash_dq_iobuf_9                                                                         |    <0.001 |
|     mdio_mdio_iobuf                                                                                 |    <0.001 |
|     system_i                                                                                        |     3.841 |
|       GND_1                                                                                         |     0.000 |
|       GND_12                                                                                        |     0.000 |
|       axi_ad9250_0_core                                                                             |     0.016 |
|         inst                                                                                        |     0.016 |
|           i_adc_jesd204                                                                             |     0.016 |
|             i_core                                                                                  |     0.010 |
|               g_channel[0].i_channel                                                                |     0.004 |
|                 g_datafmt[0].i_ad_datafmt                                                           |    <0.001 |
|                 g_datafmt[1].i_ad_datafmt                                                           |    <0.001 |
|                 i_pnmon                                                                             |     0.002 |
|                   i_pnmon                                                                           |     0.002 |
|               g_channel[1].i_channel                                                                |     0.003 |
|                 g_datafmt[0].i_ad_datafmt                                                           |    <0.001 |
|                 g_datafmt[1].i_ad_datafmt                                                           |    <0.001 |
|                 i_pnmon                                                                             |     0.002 |
|                   i_pnmon                                                                           |     0.002 |
|               i_deframer                                                                            |     0.003 |
|                 g_xcvr_if[0].i_xcvr_if                                                              |     0.002 |
|                 g_xcvr_if[1].i_xcvr_if                                                              |     0.001 |
|             i_regmap                                                                                |     0.006 |
|               g_channel[0].i_up_adc_channel                                                         |    <0.001 |
|                 i_xfer_cntrl                                                                        |    <0.001 |
|                 i_xfer_status                                                                       |    <0.001 |
|               g_channel[1].i_up_adc_channel                                                         |    <0.001 |
|                 i_xfer_cntrl                                                                        |    <0.001 |
|                 i_xfer_status                                                                       |    <0.001 |
|               i_up_adc_common                                                                       |     0.002 |
|                 i_clock_mon                                                                         |    <0.001 |
|                 i_core_rst_reg                                                                      |    <0.001 |
|                 i_xfer_cntrl                                                                        |    <0.001 |
|                 i_xfer_status                                                                       |    <0.001 |
|               i_up_axi                                                                              |     0.002 |
|               i_up_tpl_adc                                                                          |    <0.001 |
|       axi_ad9250_0_cpack                                                                            |     0.003 |
|         inst                                                                                        |     0.003 |
|           i_cpack                                                                                   |     0.003 |
|             i_pack_shell                                                                            |    <0.001 |
|               gen_network[0].i_ctrl_interconnect                                                    |    <0.001 |
|                 i_interconnect                                                                      |    <0.001 |
|       axi_ad9250_0_dma                                                                              |     0.030 |
|         inst                                                                                        |     0.030 |
|           i_regmap                                                                                  |     0.003 |
|             i_regmap_request                                                                        |     0.001 |
|               i_transfer_lenghts_fifo                                                               |    <0.001 |
|                 i_address_sync                                                                      |    <0.001 |
|                 ram_reg_0_3_0_5                                                                     |    <0.001 |
|                 ram_reg_0_3_12_17                                                                   |    <0.001 |
|                 ram_reg_0_3_18_23                                                                   |    <0.001 |
|                 ram_reg_0_3_24_25                                                                   |    <0.001 |
|                 ram_reg_0_3_6_11                                                                    |    <0.001 |
|             i_up_axi                                                                                |     0.002 |
|           i_transfer                                                                                |     0.027 |
|             i_request_arb                                                                           |     0.026 |
|               eot_mem_dest_reg_r1_0_63_0_0                                                          |    <0.001 |
|               eot_mem_dest_reg_r2_0_63_0_0                                                          |    <0.001 |
|               eot_mem_src_reg_0_63_0_0                                                              |    <0.001 |
|               i_dest_dma_mm                                                                         |    <0.001 |
|                 bl_mem_reg_0_63_0_2                                                                 |    <0.001 |
|                 bl_mem_reg_0_63_3_5                                                                 |    <0.001 |
|                 bl_mem_reg_0_63_6_7                                                                 |    <0.001 |
|                 i_addr_gen                                                                          |    <0.001 |
|                 i_response_handler                                                                  |    <0.001 |
|               i_dest_req_fifo                                                                       |    <0.001 |
|                 i_raddr_sync                                                                        |    <0.001 |
|                 i_waddr_sync                                                                        |    <0.001 |
|               i_req_gen                                                                             |    <0.001 |
|               i_response_manager                                                                    |    <0.001 |
|                 i_dest_response_fifo                                                                |    <0.001 |
|                   i_raddr_sync                                                                      |    <0.001 |
|                   i_waddr_sync                                                                      |    <0.001 |
|               i_src_dest_bl_fifo                                                                    |    <0.001 |
|                 i_raddr_sync                                                                        |    <0.001 |
|                 i_waddr_sync                                                                        |    <0.001 |
|               i_src_dma_fifo                                                                        |    <0.001 |
|                 i_data_mover                                                                        |    <0.001 |
|               i_src_req_fifo                                                                        |    <0.001 |
|                 i_raddr_sync                                                                        |    <0.001 |
|                 i_waddr_sync                                                                        |    <0.001 |
|               i_store_and_forward                                                                   |     0.023 |
|                 burst_len_mem_reg_0_31_0_4                                                          |    <0.001 |
|                 i_dest_sync_id                                                                      |    <0.001 |
|                 i_mem                                                                               |     0.022 |
|                 i_src_sync_id                                                                       |    <0.001 |
|               i_sync_req_response_id                                                                |    <0.001 |
|               i_sync_src_request_id                                                                 |    <0.001 |
|             i_reset_manager                                                                         |    <0.001 |
|               i_sync_control_dest                                                                   |    <0.001 |
|               i_sync_control_src                                                                    |    <0.001 |
|               i_sync_status_dest                                                                    |    <0.001 |
|               i_sync_status_src                                                                     |    <0.001 |
|       axi_ad9250_1_core                                                                             |     0.016 |
|         inst                                                                                        |     0.016 |
|           i_adc_jesd204                                                                             |     0.016 |
|             i_core                                                                                  |     0.011 |
|               g_channel[0].i_channel                                                                |     0.004 |
|                 g_datafmt[0].i_ad_datafmt                                                           |    <0.001 |
|                 g_datafmt[1].i_ad_datafmt                                                           |    <0.001 |
|                 i_pnmon                                                                             |     0.002 |
|                   i_pnmon                                                                           |     0.002 |
|               g_channel[1].i_channel                                                                |     0.004 |
|                 g_datafmt[0].i_ad_datafmt                                                           |    <0.001 |
|                 g_datafmt[1].i_ad_datafmt                                                           |    <0.001 |
|                 i_pnmon                                                                             |     0.002 |
|                   i_pnmon                                                                           |     0.002 |
|               i_deframer                                                                            |     0.003 |
|                 g_xcvr_if[0].i_xcvr_if                                                              |     0.002 |
|                 g_xcvr_if[1].i_xcvr_if                                                              |     0.001 |
|             i_regmap                                                                                |     0.006 |
|               g_channel[0].i_up_adc_channel                                                         |    <0.001 |
|                 i_xfer_cntrl                                                                        |    <0.001 |
|                 i_xfer_status                                                                       |    <0.001 |
|               g_channel[1].i_up_adc_channel                                                         |    <0.001 |
|                 i_xfer_cntrl                                                                        |    <0.001 |
|                 i_xfer_status                                                                       |    <0.001 |
|               i_up_adc_common                                                                       |     0.002 |
|                 i_clock_mon                                                                         |    <0.001 |
|                 i_core_rst_reg                                                                      |    <0.001 |
|                 i_xfer_cntrl                                                                        |    <0.001 |
|                 i_xfer_status                                                                       |    <0.001 |
|               i_up_axi                                                                              |     0.002 |
|               i_up_tpl_adc                                                                          |    <0.001 |
|       axi_ad9250_1_cpack                                                                            |     0.003 |
|         inst                                                                                        |     0.003 |
|           i_cpack                                                                                   |     0.003 |
|             i_pack_shell                                                                            |     0.001 |
|               gen_network[0].i_ctrl_interconnect                                                    |    <0.001 |
|                 i_interconnect                                                                      |    <0.001 |
|       axi_ad9250_1_dma                                                                              |     0.029 |
|         inst                                                                                        |     0.029 |
|           i_regmap                                                                                  |     0.003 |
|             i_regmap_request                                                                        |     0.001 |
|               i_transfer_lenghts_fifo                                                               |    <0.001 |
|                 i_address_sync                                                                      |    <0.001 |
|                 ram_reg_0_3_0_5                                                                     |    <0.001 |
|                 ram_reg_0_3_12_17                                                                   |    <0.001 |
|                 ram_reg_0_3_18_23                                                                   |    <0.001 |
|                 ram_reg_0_3_24_25                                                                   |    <0.001 |
|                 ram_reg_0_3_6_11                                                                    |    <0.001 |
|             i_up_axi                                                                                |     0.002 |
|           i_transfer                                                                                |     0.025 |
|             i_request_arb                                                                           |     0.025 |
|               eot_mem_dest_reg_r1_0_63_0_0                                                          |    <0.001 |
|               eot_mem_dest_reg_r2_0_63_0_0                                                          |    <0.001 |
|               eot_mem_src_reg_0_63_0_0                                                              |    <0.001 |
|               i_dest_dma_mm                                                                         |    <0.001 |
|                 bl_mem_reg_0_63_0_2                                                                 |    <0.001 |
|                 bl_mem_reg_0_63_3_5                                                                 |    <0.001 |
|                 bl_mem_reg_0_63_6_7                                                                 |    <0.001 |
|                 i_addr_gen                                                                          |    <0.001 |
|                 i_response_handler                                                                  |    <0.001 |
|               i_dest_req_fifo                                                                       |    <0.001 |
|                 i_raddr_sync                                                                        |    <0.001 |
|                 i_waddr_sync                                                                        |    <0.001 |
|               i_req_gen                                                                             |    <0.001 |
|               i_response_manager                                                                    |    <0.001 |
|                 i_dest_response_fifo                                                                |    <0.001 |
|                   i_raddr_sync                                                                      |    <0.001 |
|                   i_waddr_sync                                                                      |    <0.001 |
|               i_src_dest_bl_fifo                                                                    |    <0.001 |
|                 i_raddr_sync                                                                        |    <0.001 |
|                 i_waddr_sync                                                                        |    <0.001 |
|               i_src_dma_fifo                                                                        |    <0.001 |
|                 i_data_mover                                                                        |    <0.001 |
|               i_src_req_fifo                                                                        |    <0.001 |
|                 i_raddr_sync                                                                        |    <0.001 |
|                 i_waddr_sync                                                                        |    <0.001 |
|               i_store_and_forward                                                                   |     0.022 |
|                 burst_len_mem_reg_0_31_0_4                                                          |    <0.001 |
|                 i_dest_sync_id                                                                      |    <0.001 |
|                 i_mem                                                                               |     0.020 |
|                 i_src_sync_id                                                                       |    <0.001 |
|               i_sync_req_response_id                                                                |    <0.001 |
|               i_sync_src_request_id                                                                 |    <0.001 |
|             i_reset_manager                                                                         |    <0.001 |
|               i_sync_control_dest                                                                   |    <0.001 |
|               i_sync_control_src                                                                    |    <0.001 |
|               i_sync_status_dest                                                                    |    <0.001 |
|               i_sync_status_src                                                                     |    <0.001 |
|       axi_ad9250_jesd                                                                               |     0.036 |
|         rx                                                                                          |     0.023 |
|           inst                                                                                      |     0.023 |
|             gen_lane[0].i_lane                                                                      |     0.004 |
|               i_align_mux                                                                           |     0.001 |
|               i_cgs                                                                                 |    <0.001 |
|               i_descrambler                                                                         |    <0.001 |
|               i_elastic_buffer                                                                      |     0.001 |
|               i_ilas_monitor                                                                        |    <0.001 |
|             gen_lane[1].i_lane                                                                      |     0.004 |
|               i_align_mux                                                                           |     0.001 |
|               i_cgs                                                                                 |    <0.001 |
|               i_descrambler                                                                         |    <0.001 |
|               i_elastic_buffer                                                                      |     0.001 |
|               i_ilas_monitor                                                                        |    <0.001 |
|             gen_lane[2].i_lane                                                                      |     0.004 |
|               i_align_mux                                                                           |     0.001 |
|               i_cgs                                                                                 |    <0.001 |
|               i_descrambler                                                                         |    <0.001 |
|               i_elastic_buffer                                                                      |     0.001 |
|               i_ilas_monitor                                                                        |    <0.001 |
|             gen_lane[3].i_lane                                                                      |     0.004 |
|               i_align_mux                                                                           |     0.001 |
|               i_cgs                                                                                 |    <0.001 |
|               i_descrambler                                                                         |    <0.001 |
|               i_elastic_buffer                                                                      |     0.001 |
|               i_ilas_monitor                                                                        |    <0.001 |
|             i_eof_gen                                                                               |    <0.001 |
|             i_input_pipeline_stage                                                                  |     0.004 |
|             i_lane_latency_monitor                                                                  |    <0.001 |
|             i_lmfc                                                                                  |    <0.001 |
|             i_rx_ctrl                                                                               |    <0.001 |
|         rx_axi                                                                                      |     0.013 |
|           inst                                                                                      |     0.013 |
|             i_up_axi                                                                                |     0.003 |
|             i_up_common                                                                             |     0.001 |
|               i_clock_mon                                                                           |    <0.001 |
|             i_up_rx                                                                                 |     0.009 |
|               gen_lane[0].i_up_rx_lane                                                              |     0.001 |
|                 i_cdc_status_ready                                                                  |    <0.001 |
|                 i_ilas_mem                                                                          |    <0.001 |
|                   i_cdc_ilas_ready                                                                  |    <0.001 |
|                   mem_reg_0_3_0_5                                                                   |    <0.001 |
|                   mem_reg_0_3_12_17                                                                 |    <0.001 |
|                   mem_reg_0_3_18_23                                                                 |    <0.001 |
|                   mem_reg_0_3_24_29                                                                 |    <0.001 |
|                   mem_reg_0_3_30_31                                                                 |    <0.001 |
|                   mem_reg_0_3_6_11                                                                  |    <0.001 |
|               gen_lane[1].i_up_rx_lane                                                              |     0.001 |
|                 i_cdc_status_ready                                                                  |    <0.001 |
|                 i_ilas_mem                                                                          |     0.001 |
|                   i_cdc_ilas_ready                                                                  |    <0.001 |
|                   mem_reg_0_3_0_5                                                                   |    <0.001 |
|                   mem_reg_0_3_12_17                                                                 |    <0.001 |
|                   mem_reg_0_3_18_23                                                                 |    <0.001 |
|                   mem_reg_0_3_24_29                                                                 |    <0.001 |
|                   mem_reg_0_3_30_31                                                                 |    <0.001 |
|                   mem_reg_0_3_6_11                                                                  |    <0.001 |
|               gen_lane[2].i_up_rx_lane                                                              |     0.001 |
|                 i_cdc_status_ready                                                                  |    <0.001 |
|                 i_ilas_mem                                                                          |    <0.001 |
|                   i_cdc_ilas_ready                                                                  |    <0.001 |
|                   mem_reg_0_3_0_5                                                                   |    <0.001 |
|                   mem_reg_0_3_12_17                                                                 |    <0.001 |
|                   mem_reg_0_3_18_23                                                                 |    <0.001 |
|                   mem_reg_0_3_24_29                                                                 |    <0.001 |
|                   mem_reg_0_3_30_31                                                                 |    <0.001 |
|                   mem_reg_0_3_6_11                                                                  |    <0.001 |
|               gen_lane[3].i_up_rx_lane                                                              |     0.001 |
|                 i_cdc_status_ready                                                                  |    <0.001 |
|                 i_ilas_mem                                                                          |    <0.001 |
|                   i_cdc_ilas_ready                                                                  |    <0.001 |
|                   mem_reg_0_3_0_5                                                                   |    <0.001 |
|                   mem_reg_0_3_12_17                                                                 |    <0.001 |
|                   mem_reg_0_3_18_23                                                                 |    <0.001 |
|                   mem_reg_0_3_24_29                                                                 |    <0.001 |
|                   mem_reg_0_3_30_31                                                                 |    <0.001 |
|                   mem_reg_0_3_6_11                                                                  |    <0.001 |
|               i_cdc_cfg                                                                             |    <0.001 |
|                 i_sync_in                                                                           |    <0.001 |
|                 i_sync_out                                                                          |    <0.001 |
|               i_cdc_status                                                                          |     0.004 |
|                 i_sync_in                                                                           |    <0.001 |
|                 i_sync_out                                                                          |    <0.001 |
|             i_up_sysref                                                                             |    <0.001 |
|               i_cdc_sysref_event                                                                    |    <0.001 |
|                 i_sync_in                                                                           |    <0.001 |
|                 i_sync_out                                                                          |    <0.001 |
|       axi_ad9250_jesd_rstgen                                                                        |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           EXT_LPF                                                                                   |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|           SEQ                                                                                       |    <0.001 |
|             SEQ_COUNTER                                                                             |    <0.001 |
|       axi_ad9250_xcvr                                                                               |     0.012 |
|         inst                                                                                        |     0.012 |
|           i_axi                                                                                     |     0.002 |
|           i_es                                                                                      |     0.003 |
|           i_mdrp_ch_0                                                                               |    <0.001 |
|           i_mdrp_ch_1                                                                               |    <0.001 |
|           i_mdrp_ch_10                                                                              |    <0.001 |
|           i_mdrp_ch_11                                                                              |    <0.001 |
|           i_mdrp_ch_12                                                                              |    <0.001 |
|           i_mdrp_ch_13                                                                              |    <0.001 |
|           i_mdrp_ch_14                                                                              |    <0.001 |
|           i_mdrp_ch_15                                                                              |    <0.001 |
|           i_mdrp_ch_2                                                                               |    <0.001 |
|           i_mdrp_ch_3                                                                               |    <0.001 |
|           i_mdrp_ch_4                                                                               |    <0.001 |
|           i_mdrp_ch_5                                                                               |    <0.001 |
|           i_mdrp_ch_6                                                                               |    <0.001 |
|           i_mdrp_ch_7                                                                               |    <0.001 |
|           i_mdrp_ch_8                                                                               |    <0.001 |
|           i_mdrp_ch_9                                                                               |    <0.001 |
|           i_mdrp_es_0                                                                               |    <0.001 |
|           i_mdrp_es_1                                                                               |    <0.001 |
|           i_mdrp_es_10                                                                              |    <0.001 |
|           i_mdrp_es_11                                                                              |    <0.001 |
|           i_mdrp_es_12                                                                              |    <0.001 |
|           i_mdrp_es_13                                                                              |    <0.001 |
|           i_mdrp_es_14                                                                              |    <0.001 |
|           i_mdrp_es_15                                                                              |    <0.001 |
|           i_mdrp_es_2                                                                               |    <0.001 |
|           i_mdrp_es_3                                                                               |    <0.001 |
|           i_mdrp_es_4                                                                               |    <0.001 |
|           i_mdrp_es_5                                                                               |    <0.001 |
|           i_mdrp_es_6                                                                               |    <0.001 |
|           i_mdrp_es_7                                                                               |    <0.001 |
|           i_mdrp_es_8                                                                               |    <0.001 |
|           i_mdrp_es_9                                                                               |    <0.001 |
|           i_mstatus_ch_0                                                                            |    <0.001 |
|           i_mstatus_ch_1                                                                            |    <0.001 |
|           i_mstatus_ch_10                                                                           |    <0.001 |
|           i_mstatus_ch_11                                                                           |    <0.001 |
|           i_mstatus_ch_12                                                                           |    <0.001 |
|           i_mstatus_ch_13                                                                           |    <0.001 |
|           i_mstatus_ch_14                                                                           |    <0.001 |
|           i_mstatus_ch_15                                                                           |    <0.001 |
|           i_mstatus_ch_2                                                                            |    <0.001 |
|           i_mstatus_ch_3                                                                            |    <0.001 |
|           i_mstatus_ch_4                                                                            |    <0.001 |
|           i_mstatus_ch_5                                                                            |    <0.001 |
|           i_mstatus_ch_6                                                                            |    <0.001 |
|           i_mstatus_ch_7                                                                            |    <0.001 |
|           i_mstatus_ch_8                                                                            |    <0.001 |
|           i_mstatus_ch_9                                                                            |    <0.001 |
|           i_up                                                                                      |     0.001 |
|       axi_cpu_interconnect                                                                          |     0.006 |
|         m10_couplers                                                                                |     0.000 |
|           auto_pc                                                                                   |     0.000 |
|         tier2_xbar_0                                                                                |     0.001 |
|           inst                                                                                      |     0.001 |
|             gen_sasd.crossbar_sasd_0                                                                |     0.001 |
|               addr_arbiter_inst                                                                     |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|               reg_slice_r                                                                           |    <0.001 |
|               splitter_ar                                                                           |    <0.001 |
|               splitter_aw                                                                           |    <0.001 |
|         tier2_xbar_1                                                                                |     0.002 |
|           inst                                                                                      |     0.002 |
|             gen_sasd.crossbar_sasd_0                                                                |     0.002 |
|               addr_arbiter_inst                                                                     |     0.001 |
|               gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|               reg_slice_r                                                                           |    <0.001 |
|               splitter_ar                                                                           |    <0.001 |
|               splitter_aw                                                                           |    <0.001 |
|         tier2_xbar_2                                                                                |    <0.001 |
|           inst                                                                                      |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                                |    <0.001 |
|               addr_arbiter_inst                                                                     |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|               reg_slice_r                                                                           |    <0.001 |
|               splitter_ar                                                                           |    <0.001 |
|               splitter_aw                                                                           |    <0.001 |
|         xbar                                                                                        |     0.001 |
|           inst                                                                                      |     0.001 |
|             gen_sasd.crossbar_sasd_0                                                                |     0.001 |
|               addr_arbiter_inst                                                                     |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|               reg_slice_r                                                                           |    <0.001 |
|               splitter_ar                                                                           |    <0.001 |
|               splitter_aw                                                                           |    <0.001 |
|       axi_ddr_cntrl                                                                                 |     2.390 |
|         u_system_axi_ddr_cntrl_0_mig                                                                |     2.390 |
|           temp_mon_enabled.u_tempmon                                                                |    <0.001 |
|           u_ddr3_clk_ibuf                                                                           |     0.007 |
|           u_ddr3_infrastructure                                                                     |     0.234 |
|           u_iodelay_ctrl                                                                            |     0.128 |
|           u_memc_ui_top_axi                                                                         |     2.021 |
|             mem_intfc0                                                                              |     1.947 |
|               ddr_phy_top0                                                                          |     1.934 |
|                 u_ddr_calib_top                                                                     |     0.105 |
|                   ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                       |     0.029 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                 |     0.012 |
|                   ddr_phy_tempmon_0                                                                 |     0.002 |
|                   dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                       |     0.003 |
|                   mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                         |    <0.001 |
|                   mb_wrlvl_inst.u_ddr_phy_wrlvl                                                     |     0.010 |
|                   oclk_calib.u_ddr_phy_oclkdelay_cal                                                |     0.015 |
|                     u_ocd_cntlr                                                                     |     0.002 |
|                     u_ocd_data                                                                      |    <0.001 |
|                     u_ocd_edge                                                                      |    <0.001 |
|                     u_ocd_lim                                                                       |     0.003 |
|                     u_ocd_mux                                                                       |    <0.001 |
|                     u_ocd_po_cntlr                                                                  |     0.002 |
|                     u_ocd_samp                                                                      |    <0.001 |
|                     u_poc                                                                           |     0.007 |
|                       u_edge_center                                                                 |    <0.001 |
|                       u_edge_left                                                                   |    <0.001 |
|                       u_edge_right                                                                  |    <0.001 |
|                       u_poc_meta                                                                    |     0.004 |
|                       u_poc_tap_base                                                                |     0.002 |
|                   u_ddr_phy_init                                                                    |     0.027 |
|                   u_ddr_phy_wrcal                                                                   |     0.004 |
|                   u_ddr_prbs_gen                                                                    |     0.002 |
|                 u_ddr_mc_phy_wrapper                                                                |     1.829 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                        |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                       |     0.010 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                       |     0.010 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                        |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                       |     0.010 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                        |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                       |     0.010 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                        |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                       |     0.010 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                       |     0.010 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                        |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                        |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                       |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                        |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                        |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                        |     0.009 |
|                   gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                        |     0.009 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                        |     0.019 |
|                     OBUFTDS                                                                         |     0.005 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                        |     0.019 |
|                     OBUFTDS                                                                         |     0.005 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                        |     0.019 |
|                     OBUFTDS                                                                         |     0.005 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                        |     0.019 |
|                     OBUFTDS                                                                         |     0.005 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                        |     0.019 |
|                     OBUFTDS                                                                         |     0.005 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                        |     0.019 |
|                     OBUFTDS                                                                         |     0.005 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                        |     0.019 |
|                     OBUFTDS                                                                         |     0.005 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                    |    <0.001 |
|                   gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                        |     0.019 |
|                     OBUFTDS                                                                         |     0.005 |
|                   u_ddr_mc_phy                                                                      |     0.998 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                                               |     0.400 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                               |     0.084 |
|                         ddr_byte_group_io                                                           |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                           mem_reg_0_3_0_5                                                           |    <0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_6_11                                                          |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.084 |
|                         ddr_byte_group_io                                                           |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.085 |
|                         ddr_byte_group_io                                                           |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.002 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                               |     0.085 |
|                         ddr_byte_group_io                                                           |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                     ddr_phy_4lanes_1.u_ddr_phy_4lanes                                               |     0.198 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                               |     0.041 |
|                         ddr_byte_group_io                                                           |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.002 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.055 |
|                         ddr_byte_group_io                                                           |    <0.001 |
|                         ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                   |     0.016 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.039 |
|                         ddr_byte_group_io                                                           |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                     ddr_phy_4lanes_2.u_ddr_phy_4lanes                                               |     0.400 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                               |     0.085 |
|                         ddr_byte_group_io                                                           |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.002 |
|                           mem_reg_0_3_0_5                                                           |    <0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_6_11                                                          |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                               |     0.084 |
|                         ddr_byte_group_io                                                           |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.001 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                               |     0.084 |
|                         ddr_byte_group_io                                                           |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.002 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                               |     0.084 |
|                         ddr_byte_group_io                                                           |     0.035 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |     0.002 |
|                           mem_reg_0_3_12_17                                                         |    <0.001 |
|                           mem_reg_0_3_18_23                                                         |    <0.001 |
|                           mem_reg_0_3_24_29                                                         |    <0.001 |
|                           mem_reg_0_3_30_35                                                         |    <0.001 |
|                           mem_reg_0_3_36_41                                                         |    <0.001 |
|                           mem_reg_0_3_42_47                                                         |    <0.001 |
|                           mem_reg_0_3_48_53                                                         |    <0.001 |
|                           mem_reg_0_3_54_59                                                         |    <0.001 |
|                           mem_reg_0_3_60_65                                                         |    <0.001 |
|                           mem_reg_0_3_66_71                                                         |    <0.001 |
|                           mem_reg_0_3_72_77                                                         |    <0.001 |
|                           mem_reg_0_3_78_79                                                         |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |     0.001 |
|                           mem_reg_0_15_0_5                                                          |    <0.001 |
|                           mem_reg_0_15_12_17                                                        |    <0.001 |
|                           mem_reg_0_15_18_23                                                        |    <0.001 |
|                           mem_reg_0_15_24_29                                                        |    <0.001 |
|                           mem_reg_0_15_30_35                                                        |    <0.001 |
|                           mem_reg_0_15_36_41                                                        |    <0.001 |
|                           mem_reg_0_15_42_47                                                        |    <0.001 |
|                           mem_reg_0_15_48_53                                                        |    <0.001 |
|                           mem_reg_0_15_54_59                                                        |    <0.001 |
|                           mem_reg_0_15_60_65                                                        |    <0.001 |
|                           mem_reg_0_15_66_71                                                        |    <0.001 |
|                           mem_reg_0_15_6_11                                                         |    <0.001 |
|                           mem_reg_0_15_72_77                                                        |    <0.001 |
|                           mem_reg_0_15_78_79                                                        |    <0.001 |
|               mc0                                                                                   |     0.014 |
|                 bank_mach0                                                                          |     0.006 |
|                   arb_mux0                                                                          |     0.001 |
|                     arb_row_col0                                                                    |     0.001 |
|                       col_arb0                                                                      |    <0.001 |
|                       pre_4_1_1T_arb.pre_arb0                                                       |    <0.001 |
|                       row_arb0                                                                      |    <0.001 |
|                     arb_select0                                                                     |    <0.001 |
|                   bank_cntrl[0].bank0                                                               |     0.001 |
|                     bank_compare0                                                                   |    <0.001 |
|                     bank_queue0                                                                     |    <0.001 |
|                     bank_state0                                                                     |    <0.001 |
|                   bank_cntrl[1].bank0                                                               |     0.001 |
|                     bank_compare0                                                                   |    <0.001 |
|                     bank_queue0                                                                     |    <0.001 |
|                     bank_state0                                                                     |    <0.001 |
|                   bank_cntrl[2].bank0                                                               |     0.001 |
|                     bank_compare0                                                                   |    <0.001 |
|                     bank_queue0                                                                     |    <0.001 |
|                     bank_state0                                                                     |    <0.001 |
|                   bank_cntrl[3].bank0                                                               |     0.001 |
|                     bank_compare0                                                                   |    <0.001 |
|                     bank_queue0                                                                     |    <0.001 |
|                     bank_state0                                                                     |    <0.001 |
|                   bank_common0                                                                      |    <0.001 |
|                 col_mach0                                                                           |     0.002 |
|                   read_fifo.fifo_ram[0].RAM32M0                                                     |    <0.001 |
|                   read_fifo.fifo_ram[1].RAM32M0                                                     |    <0.001 |
|                 rank_mach0                                                                          |    <0.001 |
|                   rank_cntrl[0].rank_cntrl0                                                         |    <0.001 |
|                   rank_common0                                                                      |    <0.001 |
|                     maintenance_request.maint_arb0                                                  |    <0.001 |
|             u_axi_mc                                                                                |     0.030 |
|               axi_mc_ar_channel_0                                                                   |     0.002 |
|                 ar_cmd_fsm_0                                                                        |     0.001 |
|                 axi_mc_cmd_translator_0                                                             |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                 |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                                 |    <0.001 |
|               axi_mc_aw_channel_0                                                                   |     0.002 |
|                 aw_cmd_fsm_0                                                                        |     0.001 |
|                 axi_mc_cmd_translator_0                                                             |    <0.001 |
|                   axi_mc_incr_cmd_0                                                                 |    <0.001 |
|                   axi_mc_wrap_cmd_0                                                                 |    <0.001 |
|               axi_mc_b_channel_0                                                                    |    <0.001 |
|                 bid_fifo_0                                                                          |    <0.001 |
|               axi_mc_cmd_arbiter_0                                                                  |    <0.001 |
|               axi_mc_r_channel_0                                                                    |     0.008 |
|                 rd_data_fifo_0                                                                      |     0.008 |
|                 transaction_fifo_0                                                                  |    <0.001 |
|               axi_mc_w_channel_0                                                                    |     0.018 |
|             u_ui_top                                                                                |     0.043 |
|               ui_cmd0                                                                               |    <0.001 |
|               ui_rd_data0                                                                           |     0.014 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                    |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                     |    <0.001 |
|                 not_strict_mode.status_ram.RAM32M0                                                  |    <0.001 |
|               ui_wr_data0                                                                           |     0.028 |
|                 pointer_ram.rams[0].RAM32M0                                                         |    <0.001 |
|                 pointer_ram.rams[1].RAM32M0                                                         |    <0.001 |
|                 write_buffer.wr_buffer_ram[0].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[10].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[11].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[12].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[13].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[14].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[15].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[16].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[17].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[18].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[19].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[1].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[20].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[21].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[22].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[23].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[24].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[25].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[26].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[27].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[28].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[29].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[2].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[30].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[31].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[32].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[33].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[34].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[35].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[36].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[37].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[38].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[39].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[3].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[40].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[41].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[42].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[43].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[44].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[45].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[46].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[47].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[48].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[49].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[4].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[50].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[51].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[52].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[53].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[54].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[55].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[56].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[57].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[58].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[59].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[5].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[60].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[61].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[62].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[63].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[64].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[65].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[66].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[67].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[68].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[69].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[6].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[70].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[71].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[72].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[73].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[74].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[75].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[76].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[77].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[78].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[79].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[7].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[80].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[81].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[82].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[83].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[84].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[85].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[86].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[87].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[88].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[89].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[8].RAM32M0                                               |    <0.001 |
|                 write_buffer.wr_buffer_ram[90].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[91].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[92].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[93].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[94].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[95].RAM32M0                                              |    <0.001 |
|                 write_buffer.wr_buffer_ram[9].RAM32M0                                               |    <0.001 |
|       axi_ethernet                                                                                  |     0.008 |
|         U0                                                                                          |     0.008 |
|           BUS_RST_RX_SYNC_CORE_I                                                                    |    <0.001 |
|           BUS_RST_TX_SYNC_CORE_I                                                                    |    <0.001 |
|           CDC_PHY_TX_DATA_OUT                                                                       |    <0.001 |
|           CDC_PHY_TX_EN_O                                                                           |    <0.001 |
|           I_AXI_NATIVE_IPIF                                                                         |    <0.001 |
|           XEMAC_I                                                                                   |     0.007 |
|             EMAC_I                                                                                  |     0.004 |
|               CDC_TX_CLK                                                                            |    <0.001 |
|               NODEMACADDRRAMI                                                                       |    <0.001 |
|                 ram16x4i                                                                            |    <0.001 |
|                   ram16x1_0                                                                         |    <0.001 |
|                   ram16x1_1                                                                         |    <0.001 |
|                   ram16x1_2                                                                         |    <0.001 |
|                   ram16x1_3                                                                         |    <0.001 |
|               RX                                                                                    |     0.002 |
|                 INST_CRCGENRX                                                                       |    <0.001 |
|                 INST_RX_INTRFCE                                                                     |     0.001 |
|                   CDC_FIFO_RST                                                                      |    <0.001 |
|                   I_RX_FIFO                                                                         |     0.001 |
|                     xpm_fifo_instance.xpm_fifo_async_inst                                           |     0.001 |
|                       gnuram_async_fifo.xpm_fifo_base_inst                                          |    <0.001 |
|                         gen_cdc_pntr.rd_pntr_cdc_inst                                               |    <0.001 |
|                         gen_cdc_pntr.rpw_gray_reg                                                   |    <0.001 |
|                         gen_cdc_pntr.wpr_gray_reg                                                   |    <0.001 |
|                         gen_cdc_pntr.wr_pntr_cdc_inst                                               |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                         rdp_inst                                                                    |    <0.001 |
|                         rdpp1_inst                                                                  |    <0.001 |
|                         rst_d1_inst                                                                 |    <0.001 |
|                         wrp_inst                                                                    |    <0.001 |
|                         wrpp1_inst                                                                  |    <0.001 |
|                         wrpp2_inst                                                                  |    <0.001 |
|                         xpm_fifo_rst_inst                                                           |    <0.001 |
|                           gen_rst_ic.rrst_wr_inst                                                   |    <0.001 |
|                           gen_rst_ic.wrst_rd_inst                                                   |    <0.001 |
|                 INST_RX_STATE                                                                       |    <0.001 |
|               TX                                                                                    |     0.002 |
|                 CDC_PHY_TX_RST                                                                      |    <0.001 |
|                 CDC_TX_EN                                                                           |    <0.001 |
|                 INST_CRCCOUNTER                                                                     |    <0.001 |
|                 INST_CRCGENTX                                                                       |    <0.001 |
|                   NSR                                                                               |    <0.001 |
|                 INST_DEFERRAL_CONTROL                                                               |    <0.001 |
|                   inst_deferral_state                                                               |    <0.001 |
|                   inst_ifgp1_count                                                                  |    <0.001 |
|                   inst_ifgp2_count                                                                  |    <0.001 |
|                 INST_TXBUSFIFOWRITENIBBLECOUNT                                                      |    <0.001 |
|                 INST_TXNIBBLECOUNT                                                                  |    <0.001 |
|                 INST_TX_INTRFCE                                                                     |    <0.001 |
|                   CDC_FIFO_EMPTY                                                                    |    <0.001 |
|                   I_TX_FIFO                                                                         |    <0.001 |
|                     xpm_fifo_instance.xpm_fifo_async_inst                                           |    <0.001 |
|                       gnuram_async_fifo.xpm_fifo_base_inst                                          |    <0.001 |
|                         gen_cdc_pntr.rd_pntr_cdc_inst                                               |    <0.001 |
|                         gen_cdc_pntr.rpw_gray_reg                                                   |    <0.001 |
|                         gen_cdc_pntr.wpr_gray_reg                                                   |    <0.001 |
|                         gen_cdc_pntr.wr_pntr_cdc_inst                                               |    <0.001 |
|                         gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                         rdp_inst                                                                    |    <0.001 |
|                         rdpp1_inst                                                                  |    <0.001 |
|                         rst_d1_inst                                                                 |    <0.001 |
|                         wrp_inst                                                                    |    <0.001 |
|                         wrpp1_inst                                                                  |    <0.001 |
|                         wrpp2_inst                                                                  |    <0.001 |
|                         xpm_fifo_rst_inst                                                           |    <0.001 |
|                           gen_rst_ic.rrst_wr_inst                                                   |    <0.001 |
|                           gen_rst_ic.wrst_rd_inst                                                   |    <0.001 |
|                 INST_TX_STATE_MACHINE                                                               |    <0.001 |
|                 ONR_HOT_MUX                                                                         |    <0.001 |
|             MDIO_GEN.MDIO_IF_I                                                                      |    <0.001 |
|             RX_PING                                                                                 |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst_1                                                         |    <0.001 |
|                 xpm_memory_base_inst                                                                |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst_2                                                         |    <0.001 |
|                 xpm_memory_base_inst                                                                |    <0.001 |
|             RX_PONG_GEN.RX_PONG_I                                                                   |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst_1                                                         |    <0.001 |
|                 xpm_memory_base_inst                                                                |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst_2                                                         |    <0.001 |
|                 xpm_memory_base_inst                                                                |    <0.001 |
|             TX_PING                                                                                 |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst_1                                                         |    <0.001 |
|                 xpm_memory_base_inst                                                                |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst_2                                                         |    <0.001 |
|                 xpm_memory_base_inst                                                                |    <0.001 |
|             TX_PONG_GEN.TX_PONG_I                                                                   |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst_1                                                         |    <0.001 |
|                 xpm_memory_base_inst                                                                |    <0.001 |
|               xpm_mem_gen.xpm_memory_inst_2                                                         |    <0.001 |
|                 xpm_memory_base_inst                                                                |    <0.001 |
|       axi_gpio                                                                                      |     0.004 |
|         U0                                                                                          |     0.004 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|           INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                        |    <0.001 |
|           gpio_core_1                                                                               |     0.003 |
|             Dual.INPUT_DOUBLE_REGS4                                                                 |    <0.001 |
|             Dual.INPUT_DOUBLE_REGS5                                                                 |    <0.001 |
|       axi_gpio_lcd                                                                                  |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|           INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                        |    <0.001 |
|           gpio_core_1                                                                               |    <0.001 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|       axi_iic_main                                                                                  |     0.002 |
|         U0                                                                                          |     0.002 |
|           X_IIC                                                                                     |     0.002 |
|             DYN_MASTER_I                                                                            |    <0.001 |
|             FILTER_I                                                                                |    <0.001 |
|               SCL_DEBOUNCE                                                                          |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                   |    <0.001 |
|               SDA_DEBOUNCE                                                                          |    <0.001 |
|                 INPUT_DOUBLE_REGS                                                                   |    <0.001 |
|             IIC_CONTROL_I                                                                           |    <0.001 |
|               BITCNT                                                                                |    <0.001 |
|               CLKCNT                                                                                |    <0.001 |
|               I2CDATA_REG                                                                           |    <0.001 |
|               I2CHEADER_REG                                                                         |    <0.001 |
|               SETUP_CNT                                                                             |    <0.001 |
|             READ_FIFO_I                                                                             |    <0.001 |
|             REG_INTERFACE_I                                                                         |    <0.001 |
|             WRITE_FIFO_CTRL_I                                                                       |    <0.001 |
|             WRITE_FIFO_I                                                                            |    <0.001 |
|             X_AXI_IPIF_SSP1                                                                         |    <0.001 |
|               AXI_LITE_IPIF_I                                                                       |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                  |    <0.001 |
|                   I_DECODER                                                                         |    <0.001 |
|               X_INTERRUPT_CONTROL                                                                   |    <0.001 |
|               X_SOFT_RESET                                                                          |    <0.001 |
|       axi_intc                                                                                      |     0.001 |
|         U0                                                                                          |     0.001 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|           INTC_CORE_I                                                                               |    <0.001 |
|       axi_linear_flash                                                                              |     0.009 |
|         U0                                                                                          |     0.009 |
|           AXI_EMC_NATIVE_INTERFACE_I                                                                |     0.006 |
|             AXI_EMC_ADDRESS_DECODE_INSTANCE_I                                                       |    <0.001 |
|             AXI_EMC_ADDR_GEN_INSTANCE_I                                                             |    <0.001 |
|             RDATA_FIFO_I                                                                            |     0.005 |
|               CNTR_INCR_DECR_ADDN_F_I                                                               |     0.003 |
|               DYNSHREG_F_I                                                                          |     0.002 |
|           EMC_CTRL_I                                                                                |     0.003 |
|             ADDR_COUNTER_MUX_I                                                                      |    <0.001 |
|               DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I                                                  |    <0.001 |
|             COUNTERS_I                                                                              |    <0.001 |
|               THZCNT_I                                                                              |    <0.001 |
|               TLZCNT_I                                                                              |    <0.001 |
|               TPACCCNT_I                                                                            |    <0.001 |
|               TRDCNT_I                                                                              |    <0.001 |
|               TWPHCNT_I                                                                             |    <0.001 |
|               TWRCNT_I                                                                              |    <0.001 |
|               T_WRREC_CNT_I                                                                         |    <0.001 |
|             IO_REGISTERS_I                                                                          |    <0.001 |
|             IPIC_IF_I                                                                               |    <0.001 |
|               BURST_CNT                                                                             |    <0.001 |
|             MEM_STATE_MACHINE_I                                                                     |    <0.001 |
|             MEM_STEER_I                                                                             |    <0.001 |
|       axi_mem_interconnect                                                                          |     0.255 |
|         inst                                                                                        |     0.255 |
|           clk_map                                                                                   |    <0.001 |
|             psr0                                                                                    |    <0.001 |
|               U0                                                                                    |    <0.001 |
|                 EXT_LPF                                                                             |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                 SEQ                                                                                 |    <0.001 |
|                   SEQ_COUNTER                                                                       |    <0.001 |
|             psr_aclk                                                                                |    <0.001 |
|               U0                                                                                    |    <0.001 |
|                 EXT_LPF                                                                             |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                   ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|                 SEQ                                                                                 |    <0.001 |
|                   SEQ_COUNTER                                                                       |    <0.001 |
|             psr_aclk1                                                                               |    <0.001 |
|               U0                                                                                    |    <0.001 |
|                 EXT_LPF                                                                             |    <0.001 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|                   ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|                 SEQ                                                                                 |    <0.001 |
|                   SEQ_COUNTER                                                                       |    <0.001 |
|           m00_exit_pipeline                                                                         |     0.031 |
|             m00_exit                                                                                |     0.031 |
|               inst                                                                                  |     0.031 |
|                 ar_reg                                                                              |     0.001 |
|                 aw_reg                                                                              |     0.001 |
|                 b_reg                                                                               |    <0.001 |
|                 exit_inst                                                                           |    <0.001 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                     gen_srls[10].srl_nx1                                                            |    <0.001 |
|                     gen_srls[11].srl_nx1                                                            |    <0.001 |
|                     gen_srls[12].srl_nx1                                                            |    <0.001 |
|                     gen_srls[13].srl_nx1                                                            |    <0.001 |
|                     gen_srls[14].srl_nx1                                                            |    <0.001 |
|                     gen_srls[15].srl_nx1                                                            |    <0.001 |
|                     gen_srls[16].srl_nx1                                                            |    <0.001 |
|                     gen_srls[17].srl_nx1                                                            |    <0.001 |
|                     gen_srls[2].srl_nx1                                                             |    <0.001 |
|                     gen_srls[3].srl_nx1                                                             |    <0.001 |
|                     gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     gen_srls[5].srl_nx1                                                             |    <0.001 |
|                     gen_srls[6].srl_nx1                                                             |    <0.001 |
|                     gen_srls[7].srl_nx1                                                             |    <0.001 |
|                     gen_srls[8].srl_nx1                                                             |    <0.001 |
|                     gen_srls[9].srl_nx1                                                             |    <0.001 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                     gen_srls[1].srl_nx1                                                             |    <0.001 |
|                     gen_srls[2].srl_nx1                                                             |    <0.001 |
|                     gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 r_reg                                                                               |     0.014 |
|                 w_reg                                                                               |     0.014 |
|           m00_nodes                                                                                 |     0.055 |
|             m00_ar_node                                                                             |     0.003 |
|               inst                                                                                  |     0.003 |
|                 inst_mi_handler                                                                     |     0.003 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                         xpm_memory_base_inst                                                        |     0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|             m00_aw_node                                                                             |     0.004 |
|               inst                                                                                  |     0.004 |
|                 inst_mi_handler                                                                     |     0.003 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                         xpm_memory_base_inst                                                        |     0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |     0.001 |
|                   gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                     gen_srls[0].srl_nx1                                                             |    <0.001 |
|                     gen_srls[2].srl_nx1                                                             |    <0.001 |
|                     gen_srls[3].srl_nx1                                                             |    <0.001 |
|                     gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter           |    <0.001 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter           |    <0.001 |
|             m00_b_node                                                                              |     0.003 |
|               inst                                                                                  |     0.003 |
|                 inst_mi_handler                                                                     |     0.003 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_10                                |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             m00_r_node                                                                              |     0.020 |
|               inst                                                                                  |     0.020 |
|                 inst_mi_handler                                                                     |     0.020 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.019 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.019 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_178                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_xpm_memory                                                |     0.005 |
|                         xpm_memory_base_inst                                                        |     0.005 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_178                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[2].inst_rd_addrb                                                  |     0.002 |
|                       gen_mem_rep[2].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_178                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             m00_w_node                                                                              |     0.024 |
|               inst                                                                                  |     0.024 |
|                 inst_mi_handler                                                                     |     0.023 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.022 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.022 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |     0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_152                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[1].inst_rd_addrb                                                  |     0.001 |
|                       gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_152                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[2].inst_rd_addrb                                                  |     0.001 |
|                       gen_mem_rep[2].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_152                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[3].inst_rd_addrb                                                  |     0.001 |
|                       gen_mem_rep[3].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[3].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_pipeline_recv                                                              |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |     0.002 |
|                   gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo                    |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|           s00_entry_pipeline                                                                        |     0.010 |
|             s00_mmu                                                                                 |     0.004 |
|               inst                                                                                  |     0.004 |
|                 ar_reg_stall                                                                        |    <0.001 |
|                 ar_sreg                                                                             |    <0.001 |
|                 aw_reg_stall                                                                        |    <0.001 |
|                 aw_sreg                                                                             |    <0.001 |
|                 b_sreg                                                                              |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|                 r_sreg                                                                              |    <0.001 |
|                 w_sreg                                                                              |    <0.001 |
|             s00_si_converter                                                                        |     0.006 |
|               inst                                                                                  |     0.006 |
|                 converter.wrap_narrow_inst                                                          |     0.006 |
|                   ar_reg_slice                                                                      |    <0.001 |
|                   aw_reg_slice                                                                      |    <0.001 |
|                   gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                     gen_srls[0].srl_nx1                                                             |    <0.001 |
|                     gen_srls[15].srl_nx1                                                            |    <0.001 |
|                     gen_srls[1].srl_nx1                                                             |    <0.001 |
|                     gen_srls[8].srl_nx1                                                             |    <0.001 |
|                     gen_srls[9].srl_nx1                                                             |    <0.001 |
|                   gen_thread_loop[0].r_payld_fifo                                                   |     0.003 |
|                     cmd_fifo                                                                        |    <0.001 |
|                       gen_srls[0].srl_nx1                                                           |    <0.001 |
|                       gen_srls[11].srl_nx1                                                          |    <0.001 |
|                       gen_srls[1].srl_nx1                                                           |    <0.001 |
|                       gen_srls[8].srl_nx1                                                           |    <0.001 |
|                       gen_srls[9].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                            |    <0.001 |
|                     gen_srls[11].srl_nx1                                                            |    <0.001 |
|                     gen_srls[12].srl_nx1                                                            |    <0.001 |
|                     gen_srls[13].srl_nx1                                                            |    <0.001 |
|                     gen_srls[14].srl_nx1                                                            |    <0.001 |
|                     gen_srls[15].srl_nx1                                                            |    <0.001 |
|                     gen_srls[16].srl_nx1                                                            |    <0.001 |
|                     gen_srls[17].srl_nx1                                                            |    <0.001 |
|                     gen_srls[18].srl_nx1                                                            |    <0.001 |
|                     gen_srls[19].srl_nx1                                                            |    <0.001 |
|                     gen_srls[20].srl_nx1                                                            |    <0.001 |
|                     gen_srls[21].srl_nx1                                                            |    <0.001 |
|                     gen_srls[22].srl_nx1                                                            |    <0.001 |
|                     gen_srls[23].srl_nx1                                                            |    <0.001 |
|                     gen_srls[24].srl_nx1                                                            |    <0.001 |
|                     gen_srls[25].srl_nx1                                                            |    <0.001 |
|                     gen_srls[26].srl_nx1                                                            |    <0.001 |
|                     gen_srls[27].srl_nx1                                                            |    <0.001 |
|                     gen_srls[28].srl_nx1                                                            |    <0.001 |
|                     gen_srls[29].srl_nx1                                                            |    <0.001 |
|                     gen_srls[30].srl_nx1                                                            |    <0.001 |
|                     gen_srls[31].srl_nx1                                                            |    <0.001 |
|                     gen_srls[32].srl_nx1                                                            |    <0.001 |
|                     gen_srls[33].srl_nx1                                                            |    <0.001 |
|                     gen_srls[34].srl_nx1                                                            |    <0.001 |
|                     gen_srls[35].srl_nx1                                                            |    <0.001 |
|                     gen_srls[40].srl_nx1                                                            |    <0.001 |
|                     gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     gen_srls[5].srl_nx1                                                             |    <0.001 |
|                     gen_srls[6].srl_nx1                                                             |    <0.001 |
|                     gen_srls[7].srl_nx1                                                             |    <0.001 |
|                     gen_srls[8].srl_nx1                                                             |    <0.001 |
|                     gen_srls[9].srl_nx1                                                             |    <0.001 |
|                   w_cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   w_payld_fifo                                                                      |    <0.001 |
|                     cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[100].srl_nx1                                                           |    <0.001 |
|                     gen_srls[101].srl_nx1                                                           |    <0.001 |
|                     gen_srls[102].srl_nx1                                                           |    <0.001 |
|                     gen_srls[103].srl_nx1                                                           |    <0.001 |
|                     gen_srls[68].srl_nx1                                                            |    <0.001 |
|                     gen_srls[69].srl_nx1                                                            |    <0.001 |
|                     gen_srls[70].srl_nx1                                                            |    <0.001 |
|                     gen_srls[71].srl_nx1                                                            |    <0.001 |
|                     gen_srls[72].srl_nx1                                                            |    <0.001 |
|                     gen_srls[73].srl_nx1                                                            |    <0.001 |
|                     gen_srls[74].srl_nx1                                                            |    <0.001 |
|                     gen_srls[75].srl_nx1                                                            |    <0.001 |
|                     gen_srls[76].srl_nx1                                                            |    <0.001 |
|                     gen_srls[77].srl_nx1                                                            |    <0.001 |
|                     gen_srls[78].srl_nx1                                                            |    <0.001 |
|                     gen_srls[79].srl_nx1                                                            |    <0.001 |
|                     gen_srls[80].srl_nx1                                                            |    <0.001 |
|                     gen_srls[81].srl_nx1                                                            |    <0.001 |
|                     gen_srls[82].srl_nx1                                                            |    <0.001 |
|                     gen_srls[83].srl_nx1                                                            |    <0.001 |
|                     gen_srls[84].srl_nx1                                                            |    <0.001 |
|                     gen_srls[85].srl_nx1                                                            |    <0.001 |
|                     gen_srls[86].srl_nx1                                                            |    <0.001 |
|                     gen_srls[87].srl_nx1                                                            |    <0.001 |
|                     gen_srls[88].srl_nx1                                                            |    <0.001 |
|                     gen_srls[89].srl_nx1                                                            |    <0.001 |
|                     gen_srls[90].srl_nx1                                                            |    <0.001 |
|                     gen_srls[91].srl_nx1                                                            |    <0.001 |
|                     gen_srls[92].srl_nx1                                                            |    <0.001 |
|                     gen_srls[93].srl_nx1                                                            |    <0.001 |
|                     gen_srls[94].srl_nx1                                                            |    <0.001 |
|                     gen_srls[95].srl_nx1                                                            |    <0.001 |
|                     gen_srls[96].srl_nx1                                                            |    <0.001 |
|                     gen_srls[97].srl_nx1                                                            |    <0.001 |
|                     gen_srls[98].srl_nx1                                                            |    <0.001 |
|                     gen_srls[99].srl_nx1                                                            |    <0.001 |
|                 splitter_inst                                                                       |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                     gen_srls[0].srl_nx1                                                             |    <0.001 |
|                     gen_srls[10].srl_nx1                                                            |    <0.001 |
|                     gen_srls[11].srl_nx1                                                            |    <0.001 |
|                     gen_srls[12].srl_nx1                                                            |    <0.001 |
|                     gen_srls[13].srl_nx1                                                            |    <0.001 |
|                     gen_srls[2].srl_nx1                                                             |    <0.001 |
|                     gen_srls[3].srl_nx1                                                             |    <0.001 |
|                     gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     gen_srls[5].srl_nx1                                                             |    <0.001 |
|                     gen_srls[6].srl_nx1                                                             |    <0.001 |
|                     gen_srls[7].srl_nx1                                                             |    <0.001 |
|                     gen_srls[9].srl_nx1                                                             |    <0.001 |
|           s00_nodes                                                                                 |     0.031 |
|             s00_ar_node                                                                             |     0.002 |
|               inst                                                                                  |     0.002 |
|                 inst_mi_handler                                                                     |     0.002 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                         xpm_memory_base_inst                                                        |     0.002 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s00_aw_node                                                                             |     0.001 |
|               inst                                                                                  |     0.001 |
|                 inst_mi_handler                                                                     |     0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s00_b_node                                                                              |     0.001 |
|               inst                                                                                  |     0.001 |
|                 inst_mi_handler                                                                     |     0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_incoming_count                                                             |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s00_r_node                                                                              |     0.015 |
|               inst                                                                                  |     0.015 |
|                 inst_mi_handler                                                                     |     0.015 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.014 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.014 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                         xpm_memory_base_inst                                                        |     0.003 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[2].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_incoming_count                                                             |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s00_w_node                                                                              |     0.011 |
|               inst                                                                                  |     0.011 |
|                 inst_mi_handler                                                                     |     0.011 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                          |     0.003 |
|                     inst_upsizer_target_pipeline                                                    |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.008 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.008 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                         xpm_memory_base_inst                                                        |     0.002 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_xpm_memory                                                |     0.002 |
|                         xpm_memory_base_inst                                                        |     0.002 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[2].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_xpm_memory                                                |     0.002 |
|                         xpm_memory_base_inst                                                        |     0.002 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_195                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|           s01_entry_pipeline                                                                        |     0.007 |
|             s01_mmu                                                                                 |     0.003 |
|               inst                                                                                  |     0.003 |
|                 ar_reg_stall                                                                        |    <0.001 |
|                 ar_sreg                                                                             |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|                 r_sreg                                                                              |     0.001 |
|             s01_si_converter                                                                        |     0.004 |
|               inst                                                                                  |     0.004 |
|                 converter.wrap_narrow_inst                                                          |     0.004 |
|                   ar_reg_slice                                                                      |    <0.001 |
|                   gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                     gen_srls[0].srl_nx1                                                             |    <0.001 |
|                     gen_srls[10].srl_nx1                                                            |    <0.001 |
|                     gen_srls[15].srl_nx1                                                            |    <0.001 |
|                     gen_srls[1].srl_nx1                                                             |    <0.001 |
|                     gen_srls[2].srl_nx1                                                             |    <0.001 |
|                     gen_srls[8].srl_nx1                                                             |    <0.001 |
|                     gen_srls[9].srl_nx1                                                             |    <0.001 |
|                   gen_thread_loop[0].r_payld_fifo                                                   |     0.002 |
|                     cmd_fifo                                                                        |    <0.001 |
|                       gen_srls[0].srl_nx1                                                           |    <0.001 |
|                       gen_srls[10].srl_nx1                                                          |    <0.001 |
|                       gen_srls[11].srl_nx1                                                          |    <0.001 |
|                       gen_srls[1].srl_nx1                                                           |    <0.001 |
|                       gen_srls[2].srl_nx1                                                           |    <0.001 |
|                       gen_srls[8].srl_nx1                                                           |    <0.001 |
|                       gen_srls[9].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                            |    <0.001 |
|                     gen_srls[11].srl_nx1                                                            |    <0.001 |
|                     gen_srls[12].srl_nx1                                                            |    <0.001 |
|                     gen_srls[13].srl_nx1                                                            |    <0.001 |
|                     gen_srls[14].srl_nx1                                                            |    <0.001 |
|                     gen_srls[15].srl_nx1                                                            |    <0.001 |
|                     gen_srls[16].srl_nx1                                                            |    <0.001 |
|                     gen_srls[17].srl_nx1                                                            |    <0.001 |
|                     gen_srls[18].srl_nx1                                                            |    <0.001 |
|                     gen_srls[19].srl_nx1                                                            |    <0.001 |
|                     gen_srls[20].srl_nx1                                                            |    <0.001 |
|                     gen_srls[21].srl_nx1                                                            |    <0.001 |
|                     gen_srls[22].srl_nx1                                                            |    <0.001 |
|                     gen_srls[23].srl_nx1                                                            |    <0.001 |
|                     gen_srls[24].srl_nx1                                                            |    <0.001 |
|                     gen_srls[25].srl_nx1                                                            |    <0.001 |
|                     gen_srls[26].srl_nx1                                                            |    <0.001 |
|                     gen_srls[27].srl_nx1                                                            |    <0.001 |
|                     gen_srls[28].srl_nx1                                                            |    <0.001 |
|                     gen_srls[29].srl_nx1                                                            |    <0.001 |
|                     gen_srls[30].srl_nx1                                                            |    <0.001 |
|                     gen_srls[31].srl_nx1                                                            |    <0.001 |
|                     gen_srls[32].srl_nx1                                                            |    <0.001 |
|                     gen_srls[33].srl_nx1                                                            |    <0.001 |
|                     gen_srls[34].srl_nx1                                                            |    <0.001 |
|                     gen_srls[35].srl_nx1                                                            |    <0.001 |
|                     gen_srls[40].srl_nx1                                                            |    <0.001 |
|                     gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     gen_srls[5].srl_nx1                                                             |    <0.001 |
|                     gen_srls[6].srl_nx1                                                             |    <0.001 |
|                     gen_srls[7].srl_nx1                                                             |    <0.001 |
|                     gen_srls[8].srl_nx1                                                             |    <0.001 |
|                     gen_srls[9].srl_nx1                                                             |    <0.001 |
|           s01_nodes                                                                                 |     0.015 |
|             s01_ar_node                                                                             |     0.002 |
|               inst                                                                                  |     0.002 |
|                 inst_mi_handler                                                                     |     0.002 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                         xpm_memory_base_inst                                                        |     0.002 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s01_r_node                                                                              |     0.013 |
|               inst                                                                                  |     0.013 |
|                 inst_mi_handler                                                                     |     0.013 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.013 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.013 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                         xpm_memory_base_inst                                                        |     0.003 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[2].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_xpm_memory                                                |     0.003 |
|                         xpm_memory_base_inst                                                        |     0.003 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_incoming_count                                                             |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|           s02_entry_pipeline                                                                        |     0.003 |
|             s02_mmu                                                                                 |     0.003 |
|               inst                                                                                  |     0.003 |
|                 ar_reg_stall                                                                        |    <0.001 |
|                 ar_sreg                                                                             |    <0.001 |
|                 aw_reg_stall                                                                        |     0.001 |
|                 aw_sreg                                                                             |    <0.001 |
|                 b_sreg                                                                              |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|                 r_sreg                                                                              |    <0.001 |
|                 w_sreg                                                                              |    <0.001 |
|             s02_si_converter                                                                        |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 splitter_inst                                                                       |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                     gen_srls[0].srl_nx1                                                             |    <0.001 |
|                     gen_srls[10].srl_nx1                                                            |    <0.001 |
|                     gen_srls[11].srl_nx1                                                            |    <0.001 |
|                     gen_srls[12].srl_nx1                                                            |    <0.001 |
|                     gen_srls[13].srl_nx1                                                            |    <0.001 |
|                     gen_srls[2].srl_nx1                                                             |    <0.001 |
|                     gen_srls[3].srl_nx1                                                             |    <0.001 |
|                     gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     gen_srls[5].srl_nx1                                                             |    <0.001 |
|                     gen_srls[6].srl_nx1                                                             |    <0.001 |
|                     gen_srls[7].srl_nx1                                                             |    <0.001 |
|                     gen_srls[9].srl_nx1                                                             |    <0.001 |
|           s02_nodes                                                                                 |     0.018 |
|             s02_ar_node                                                                             |     0.001 |
|               inst                                                                                  |     0.001 |
|                 inst_mi_handler                                                                     |     0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s02_aw_node                                                                             |     0.002 |
|               inst                                                                                  |     0.002 |
|                 inst_mi_handler                                                                     |     0.002 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                         xpm_memory_base_inst                                                        |     0.002 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s02_b_node                                                                              |     0.001 |
|               inst                                                                                  |     0.001 |
|                 inst_mi_handler                                                                     |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_incoming_count                                                             |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s02_r_node                                                                              |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 inst_mi_handler                                                                     |    <0.001 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                       gen_mem_rep[2].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_incoming_count                                                             |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s02_w_node                                                                              |     0.013 |
|               inst                                                                                  |     0.013 |
|                 inst_mi_handler                                                                     |     0.013 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                          |     0.004 |
|                     inst_upsizer_target_pipeline                                                    |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.008 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.008 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                         xpm_memory_base_inst                                                        |     0.002 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_xpm_memory                                                |     0.003 |
|                         xpm_memory_base_inst                                                        |     0.003 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[2].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_xpm_memory                                                |     0.003 |
|                         xpm_memory_base_inst                                                        |     0.003 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_195                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|           s03_entry_pipeline                                                                        |     0.017 |
|             s03_mmu                                                                                 |     0.016 |
|               inst                                                                                  |     0.016 |
|                 aw_reg_stall                                                                        |     0.001 |
|                 aw_sreg                                                                             |    <0.001 |
|                 b_sreg                                                                              |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|                 w_sreg                                                                              |     0.014 |
|             s03_si_converter                                                                        |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 splitter_inst                                                                       |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                     gen_srls[0].srl_nx1                                                             |    <0.001 |
|                     gen_srls[13].srl_nx1                                                            |    <0.001 |
|                     gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     gen_srls[5].srl_nx1                                                             |    <0.001 |
|                     gen_srls[6].srl_nx1                                                             |    <0.001 |
|           s03_nodes                                                                                 |     0.016 |
|             s03_aw_node                                                                             |     0.002 |
|               inst                                                                                  |     0.002 |
|                 inst_mi_handler                                                                     |     0.002 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                         xpm_memory_base_inst                                                        |     0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s03_b_node                                                                              |     0.002 |
|               inst                                                                                  |     0.002 |
|                 inst_mi_handler                                                                     |     0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s03_w_node                                                                              |     0.012 |
|               inst                                                                                  |     0.012 |
|                 inst_mi_handler                                                                     |     0.012 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.012 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.012 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                         xpm_memory_base_inst                                                        |     0.003 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[2].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_195                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|           s04_entry_pipeline                                                                        |     0.016 |
|             s04_mmu                                                                                 |     0.016 |
|               inst                                                                                  |     0.016 |
|                 aw_reg_stall                                                                        |     0.001 |
|                 aw_sreg                                                                             |    <0.001 |
|                 b_sreg                                                                              |    <0.001 |
|                 gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|                 w_sreg                                                                              |     0.014 |
|             s04_si_converter                                                                        |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 splitter_inst                                                                       |    <0.001 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                     gen_srls[0].srl_nx1                                                             |    <0.001 |
|                     gen_srls[13].srl_nx1                                                            |    <0.001 |
|                     gen_srls[4].srl_nx1                                                             |    <0.001 |
|                     gen_srls[5].srl_nx1                                                             |    <0.001 |
|                     gen_srls[6].srl_nx1                                                             |    <0.001 |
|           s04_nodes                                                                                 |     0.016 |
|             s04_aw_node                                                                             |     0.002 |
|               inst                                                                                  |     0.002 |
|                 inst_mi_handler                                                                     |     0.002 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                         xpm_memory_base_inst                                                        |     0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s04_b_node                                                                              |     0.001 |
|               inst                                                                                  |     0.001 |
|                 inst_mi_handler                                                                     |     0.001 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   inst_ingress                                                                      |    <0.001 |
|                     inst_pipeline_valid                                                             |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|             s04_w_node                                                                              |     0.012 |
|               inst                                                                                  |     0.012 |
|                 inst_mi_handler                                                                     |     0.012 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                         xpm_memory_base_inst                                                        |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_node_payld                                              |     0.012 |
|                     gen_xpm_memory_fifo.inst_fifo                                                   |     0.012 |
|                       gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                         xpm_memory_base_inst                                                        |     0.003 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[1].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_197                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_mem_rep[2].inst_rd_addrb                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_wr_addra                                                  |    <0.001 |
|                       gen_mem_rep[2].inst_xpm_memory                                                |     0.004 |
|                         xpm_memory_base_inst                                                        |     0.004 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_162_167                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_168_173                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_174_179                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_180_185                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_186_191                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_192_195                             |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                           gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                       gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                   gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|                 inst_si_handler                                                                     |    <0.001 |
|                   inst_arb_stall_late                                                               |    <0.001 |
|           switchboards                                                                              |     0.021 |
|             ar_switchboard                                                                          |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|             aw_switchboard                                                                          |     0.001 |
|               inst                                                                                  |     0.001 |
|                 gen_mi[0].inst_opipe_payld                                                          |     0.001 |
|             b_switchboard                                                                           |    <0.001 |
|               inst                                                                                  |    <0.001 |
|                 gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|                 gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|             r_switchboard                                                                           |     0.010 |
|               inst                                                                                  |     0.010 |
|                 gen_mi[0].inst_opipe_payld                                                          |     0.005 |
|                 gen_mi[1].inst_opipe_payld                                                          |     0.005 |
|                 gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|             w_switchboard                                                                           |     0.009 |
|               inst                                                                                  |     0.009 |
|                 gen_mi[0].inst_mux_payld                                                            |     0.001 |
|                 gen_mi[0].inst_opipe_payld                                                          |     0.008 |
|       axi_spi                                                                                       |     0.005 |
|         U0                                                                                          |     0.005 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                             |     0.005 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                      |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                    |    <0.001 |
|                 I_DECODER                                                                           |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                    |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                     |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                |     0.004 |
|               CONTROL_REG_I                                                                         |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                               |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                          |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                          |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                         |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                                |     0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                               |     0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                              |     0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                          |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg_dc                                                    |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_dc_inst                                                |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                     |    <0.001 |
|                     rdp_inst                                                                        |    <0.001 |
|                     rdpp1_inst                                                                      |    <0.001 |
|                     rst_d1_inst                                                                     |    <0.001 |
|                     wrp_inst                                                                        |    <0.001 |
|                     wrpp1_inst                                                                      |    <0.001 |
|                     wrpp2_inst                                                                      |    <0.001 |
|                     xpm_fifo_rst_inst                                                               |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                      |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                                |     0.001 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                                               |     0.001 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                                              |     0.001 |
|                     gaf_wptr_p3.wrpp3_inst                                                          |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                                                |    <0.001 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                                   |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg                                                       |    <0.001 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                                    |    <0.001 |
|                     gen_cdc_pntr.wpr_gray_reg                                                       |    <0.001 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                                   |    <0.001 |
|                     gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                     gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7                                     |    <0.001 |
|                     rdp_inst                                                                        |    <0.001 |
|                     rdpp1_inst                                                                      |    <0.001 |
|                     rst_d1_inst                                                                     |    <0.001 |
|                     wrp_inst                                                                        |    <0.001 |
|                     wrpp1_inst                                                                      |    <0.001 |
|                     wrpp2_inst                                                                      |    <0.001 |
|                     xpm_fifo_rst_inst                                                               |    <0.001 |
|                       gen_rst_ic.rrst_wr_inst                                                       |    <0.001 |
|                       gen_rst_ic.wrst_rd_inst                                                       |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                   |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                       |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                           |    <0.001 |
|               SOFT_RESET_I                                                                          |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                          |    <0.001 |
|       axi_sysid_0                                                                                   |     0.002 |
|         inst                                                                                        |     0.002 |
|           i_up_axi                                                                                  |     0.002 |
|       axi_timer                                                                                     |     0.003 |
|         U0                                                                                          |     0.003 |
|           AXI4_LITE_I                                                                               |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|           TC_CORE_I                                                                                 |     0.002 |
|             COUNTER_0_I                                                                             |     0.001 |
|               COUNTER_I                                                                             |    <0.001 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                                            |     0.001 |
|               COUNTER_I                                                                             |     0.001 |
|             READ_MUX_I                                                                              |    <0.001 |
|             TIMER_CONTROL_I                                                                         |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                     |    <0.001 |
|               INPUT_DOUBLE_REGS2                                                                    |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|       axi_uart                                                                                      |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           AXI_LITE_IPIF_I                                                                           |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|           UARTLITE_CORE_I                                                                           |    <0.001 |
|             BAUD_RATE_I                                                                             |    <0.001 |
|             UARTLITE_RX_I                                                                           |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                                    |    <0.001 |
|               SRL_FIFO_I                                                                            |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                   DYNSHREG_F_I                                                                      |    <0.001 |
|             UARTLITE_TX_I                                                                           |    <0.001 |
|               SRL_FIFO_I                                                                            |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                   DYNSHREG_F_I                                                                      |    <0.001 |
|       data_bsplit                                                                                   |     0.000 |
|       rom_sys_0                                                                                     |    <0.001 |
|         inst                                                                                        |    <0.001 |
|       sys_200m_rstgen                                                                               |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           EXT_LPF                                                                                   |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                                              |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           SEQ                                                                                       |    <0.001 |
|             SEQ_COUNTER                                                                             |    <0.001 |
|       sys_concat_intc                                                                               |     0.000 |
|       sys_dlmb                                                                                      |     0.000 |
|         U0                                                                                          |     0.000 |
|       sys_dlmb_cntlr                                                                                |    <0.001 |
|         U0                                                                                          |    <0.001 |
|       sys_ilmb                                                                                      |     0.000 |
|         U0                                                                                          |     0.000 |
|       sys_ilmb_cntlr                                                                                |    <0.001 |
|         U0                                                                                          |    <0.001 |
|       sys_lmb_bram                                                                                  |     0.008 |
|         U0                                                                                          |     0.008 |
|           inst_blk_mem_gen                                                                          |     0.008 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                   |     0.008 |
|               valid.cstr                                                                            |     0.008 |
|                 ramloop[0].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[10].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[11].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[12].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[13].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[14].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[15].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[16].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[17].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[18].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[19].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[1].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[20].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[21].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[22].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[23].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[24].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[25].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[26].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[27].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[28].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[29].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[2].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[30].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[31].ram.r                                                                   |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[3].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[4].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[5].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[6].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[7].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[8].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|                 ramloop[9].ram.r                                                                    |    <0.001 |
|                   prim_noinit.ram                                                                   |    <0.001 |
|       sys_mb                                                                                        |     0.065 |
|         U0                                                                                          |     0.065 |
|           MicroBlaze_Core_I                                                                         |     0.065 |
|             Performance.Core                                                                        |     0.065 |
|               Data_Flow_I                                                                           |     0.014 |
|                 ALU_I                                                                               |     0.002 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                 |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                            |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                             |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 Barrel_Shifter_I                                                                    |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                 |    <0.001 |
|                   Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                 |    <0.001 |
|                 Byte_Doublet_Handle_gti_I                                                           |     0.001 |
|                 Data_Flow_Logic_I                                                                   |    <0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                                   |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                                    |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 MUL_Unit_I                                                                          |     0.002 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2       |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3       |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4       |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                        |    <0.001 |
|                 Operand_Select_I                                                                    |     0.001 |
|                   Gen_Bit[0].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                                              |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                               |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                               |    <0.001 |
|                 PVR_I                                                                               |    <0.001 |
|                 Register_File_I                                                                     |    <0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                 |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Shift_Logic_Module_I                                                                |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                 |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                                   |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                                |     0.000 |
|                 Using_Div_Unit.Div_unit_I1                                                          |    <0.001 |
|                   FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                               |     0.000 |
|                   FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                               |    <0.001 |
|                   FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                                |    <0.001 |
|                   FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                                |    <0.001 |
|                   FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                                |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                             |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                           |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                           |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                           |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                            |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                             |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                           |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                           |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                            |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                             |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                           |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                           |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                             |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                            |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                             |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                            |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                             |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                            |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                             |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                            |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                             |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                            |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                             |    <0.001 |
|                   FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                            |     0.000 |
|                   FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                             |    <0.001 |
|                 Zero_Detect_I                                                                       |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                          |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                           |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                           |    <0.001 |
|                   Zero_Detecting[5].I_Part_Of_Zero_Detect                                           |    <0.001 |
|                 exception_registers_I1                                                              |     0.002 |
|                   CarryIn_MUXCY                                                                     |    <0.001 |
|                   Use_LUT6.Mux_Inxt                                                                 |    <0.001 |
|                     Mux_Loop[0].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[10].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[11].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[12].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[13].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[14].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[15].I_MUX_LUT6                                                         |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[1].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[2].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[3].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[4].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[5].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[6].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[7].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[8].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                     Mux_Loop[9].I_MUX_LUT6                                                          |    <0.001 |
|                       Using_FPGA.Native                                                             |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                    |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                     |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                         |    <0.001 |
|                 msr_reg_i                                                                           |     0.003 |
|                   MEM_MSR_Bits[17].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[18].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[19].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[20].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[22].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[23].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[24].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[25].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[26].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                                  |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                                  |    <0.001 |
|                   OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I                                             |     0.002 |
|                   OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                             |    <0.001 |
|               Decode_I                                                                              |     0.007 |
|                 PC_Module_I                                                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                          |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                          |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                |     0.000 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                |    <0.001 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                 |     0.000 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                 |    <0.001 |
|                 PreFetch_Buffer_I1                                                                  |     0.002 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                            |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                   |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                               |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[43].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[44].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[44].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[45].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[45].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[46].Gen_Instr_DFF                                        |    <0.001 |
|                   Instruction_Prefetch_Mux[46].Instr_Mux_MUXF7                                      |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                       |    <0.001 |
|                   Last_Sel_DFF                                                                      |    <0.001 |
|                   Mux_Select_Empty_LUT6                                                             |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                                          |    <0.001 |
|                   OF_Valid_DFF                                                                      |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                                      |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                                      |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                                       |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                                       |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                          |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                                  |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                               |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                                  |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                                   |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                               |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                                             |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                            |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                             |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                    |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                    |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                   |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                   |    <0.001 |
|                 Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                 |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                  |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                      |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                    |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_PC_Incr_Prot.if_pc_incr_carry_and_2                                           |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 if_pc_incr_carry_and_0                                                              |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 if_pc_incr_carry_and_3                                                              |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 jump_logic_I1                                                                       |     0.003 |
|                   MUXCY_JUMP_CARRY                                                                  |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY5                                                                 |    <0.001 |
|                   MUXCY_JUMP_CARRY6                                                                 |     0.002 |
|                 mem_PipeRun_carry_and                                                               |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                                        |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|               MMU_I                                                                                 |     0.010 |
|                 Using_TLBS.DTLB_I                                                                   |     0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                |     0.000 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                               |     0.000 |
|                     MUXCY_I                                                                         |     0.000 |
|                   Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                              |     0.000 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                              |     0.000 |
|                   Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[2].Using_Extra_Carry.MUXCY_EXTRA_I                              |     0.000 |
|                   Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[3].Using_Extra_Carry.MUXCY_EXTRA_I                              |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[0].TLBLO_Mux_MUXF7                          |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[10].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[11].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[12].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[13].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[14].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[15].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[16].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[17].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[18].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[19].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[1].TLBLO_Mux_MUXF7                          |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[20].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[21].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[22].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[23].TLBLO_Mux_MUXF7                         |    <0.001 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[24].TLBLO_Mux_MUXF7                         |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[2].TLBLO_Mux_MUXF7                          |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[3].TLBLO_Mux_MUXF7                          |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[4].TLBLO_Mux_MUXF7                          |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[5].TLBLO_Mux_MUXF7                          |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[6].TLBLO_Mux_MUXF7                          |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[7].TLBLO_Mux_MUXF7                          |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[8].TLBLO_Mux_MUXF7                          |     0.000 |
|                   Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[9].TLBLO_Mux_MUXF7                          |     0.000 |
|                 Using_TLBS.ITLB_I                                                                   |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                             |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                    |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                               |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                              |    <0.001 |
|                 Using_TLBS.UTLB_I                                                                   |     0.006 |
|                   Hit_DirectA_carry                                                                 |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Hit_DirectB_carry                                                                 |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   MMU_UTLB_RAM_I                                                                    |     0.006 |
|                   eqa1_carry_compare                                                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   eqa1_carry_compare_mask                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqa2_carry_compare_mask_I1                                                        |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[4].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[5].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqa3_carry_compare_mask_I1                                                        |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqapid_carry_compare_mask_I1                                                      |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[4].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqb1_carry_compare                                                                |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                   eqb2_carry_compare                                                                |     0.000 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqb2_carry_compare_mask                                                           |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqb3_carry_compare_mask_I1                                                        |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[5].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[9].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                   eqbpid_carry_compare_mask_I1                                                      |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[1].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[2].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[3].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[5].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[6].carry_and_I1                                                     |     0.000 |
|                       MUXCY_I                                                                       |     0.000 |
|                     The_Compare[7].carry_and_I1                                                     |    <0.001 |
|                       MUXCY_I                                                                       |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                                            |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                              |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                                |     0.002 |
|                 Serial_Dbg_Intf.SRL16E_1                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_2                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                                            |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_8                                                            |     0.000 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                               |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                                    |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                                        |    <0.001 |
|                   sync_bits[0].sync_bit                                                             |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                                          |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                                  |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                                         |    <0.001 |
|                   sync_bits[0].sync_bit                                                             |    <0.001 |
|                   sync_bits[1].sync_bit                                                             |    <0.001 |
|                   sync_bits[2].sync_bit                                                             |    <0.001 |
|                   sync_bits[3].sync_bit                                                             |    <0.001 |
|                   sync_bits[4].sync_bit                                                             |    <0.001 |
|                   sync_bits[5].sync_bit                                                             |    <0.001 |
|                   sync_bits[6].sync_bit                                                             |    <0.001 |
|                   sync_bits[7].sync_bit                                                             |    <0.001 |
|                   sync_bits[9].sync_bit                                                             |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                                          |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                                       |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                |    <0.001 |
|                   Compare[0].MUXCY_I                                                                |    <0.001 |
|                   Compare[0].SRLC16E_I                                                              |    <0.001 |
|                   Compare[1].MUXCY_I                                                                |     0.000 |
|                   Compare[1].SRLC16E_I                                                              |    <0.001 |
|                   Compare[2].MUXCY_I                                                                |     0.000 |
|                   Compare[2].SRLC16E_I                                                              |    <0.001 |
|                   Compare[3].MUXCY_I                                                                |     0.000 |
|                   Compare[3].SRLC16E_I                                                              |    <0.001 |
|                   Compare[4].MUXCY_I                                                                |    <0.001 |
|                   Compare[4].SRLC16E_I                                                              |    <0.001 |
|                   Compare[5].MUXCY_I                                                                |     0.000 |
|                   Compare[5].SRLC16E_I                                                              |    <0.001 |
|                   Compare[6].MUXCY_I                                                                |     0.000 |
|                   Compare[6].SRLC16E_I                                                              |    <0.001 |
|                   Compare[7].MUXCY_I                                                                |     0.000 |
|                   Compare[7].SRLC16E_I                                                              |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                                  |    <0.001 |
|                 sync_trig_out_0                                                                     |    <0.001 |
|               Using_DCache.Using_WriteThrough.DCache_I1                                             |     0.014 |
|                 DATA_RAM_Module                                                                     |     0.009 |
|                   Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1                                 |     0.002 |
|                   Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1                                 |     0.002 |
|                   Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1                                 |     0.002 |
|                   Not_Using_XPM.Using_B36_S9.The_BRAMs[3].RAMB36_I1                                 |     0.002 |
|                 Gen_WE[0].SUM_I                                                                     |    <0.001 |
|                 Gen_WE[1].SUM_I                                                                     |    <0.001 |
|                 Gen_WE[2].SUM_I                                                                     |    <0.001 |
|                 Gen_WE[3].SUM_I                                                                     |    <0.001 |
|                 TAG_RAM_Module                                                                      |     0.002 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                |     0.002 |
|                 Use_XX_Accesses3.xx_access_read_miss                                                |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 Using_Latch_AS_Logic_1.AND2B1L_I1                                                   |    <0.001 |
|                 Using_Latch_AS_Logic_3.AND2B1L_I1                                                   |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                 |     0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                 |    <0.001 |
|                   Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                  |    <0.001 |
|                   Using_AXI.Use_AXI_Write.exist_bit_FDRE                                            |    <0.001 |
|                   Using_AXI.Use_AXI_Write.exist_bit_LUT                                             |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                          |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                           |    <0.001 |
|                   Retarget                                                                          |    <0.001 |
|                     Using_FPGA.Native                                                               |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                     |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                   |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                    |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                      |    <0.001 |
|                 WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                    |    <0.001 |
|                 cache_valid_bit_detect_I1                                                           |     0.000 |
|                   Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                       |     0.000 |
|                     MUXCY_I                                                                         |     0.000 |
|                 dcache_data_strobe_sel_carry_or_0                                                   |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 dcache_data_strobe_sel_carry_or_1                                                   |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 dcache_data_strobe_sel_carry_or_2                                                   |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_read_cache_hit_carry_or                                                         |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_read_cache_hit_direct_carry_and                                                 |     0.000 |
|                   MUXCY_I                                                                           |     0.000 |
|                 mem_read_cache_miss_sel_carry_and                                                   |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 mem_tag_hit_comparator                                                              |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|                 mem_tag_miss_comparator                                                             |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                       |    <0.001 |
|               Using_Debug.Using_ICache.combined_carry_and_I2                                        |    <0.001 |
|                 MUXCY_I                                                                             |    <0.001 |
|               Using_Debug.Using_ICache.combined_carry_or_I                                          |     0.000 |
|                 MUXCY_I                                                                             |     0.000 |
|               Using_Debug.Using_ICache.debug_combinded_carry_or_I                                   |     0.000 |
|                 MUXCY_I                                                                             |     0.000 |
|               Using_ICache.ICache_I1                                                                |     0.017 |
|                 Cache_Interface_I1                                                                  |    <0.001 |
|                 Data_RAM_Module                                                                     |     0.010 |
|                   Not_Using_XPM.Using_B36_S9.The_BRAMs[0].RAMB36_I1                                 |     0.002 |
|                   Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1                                 |     0.002 |
|                   Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1                                 |     0.002 |
|                   Not_Using_XPM.Using_B36_S9.The_BRAMs[3].RAMB36_I1                                 |     0.002 |
|                 Tag_RAM_Module                                                                      |     0.003 |
|                   Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                |     0.003 |
|                 Using_FPGA_FSL_1.tag_hit_comparator                                                 |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[6].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[7].MUXCY_I                                                       |    <0.001 |
|                   Comp_Carry_Chain[8].MUXCY_I                                                       |     0.000 |
|                   Comp_Carry_Chain[9].MUXCY_I                                                       |    <0.001 |
|                   Using_Extra_Carry.MUXCY_EXTRA_I                                                   |    <0.001 |
|                 Using_Stream.stream_cache_I1                                                        |    <0.001 |
|                   Addr_Handler[0].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[10].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[11].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[12].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[13].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[14].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[15].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[16].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[17].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[18].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[19].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[1].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[20].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[21].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[22].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[23].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[24].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[25].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[26].MUXCY_XOR_I                                                      |    <0.001 |
|                   Addr_Handler[2].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[3].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[4].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[5].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[6].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[7].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[8].MUXCY_XOR_I                                                       |    <0.001 |
|                   Addr_Handler[9].MUXCY_XOR_I                                                       |    <0.001 |
|                   Next_Addr_Handler[0].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[10].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[11].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[12].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[13].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[14].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[15].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[16].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[17].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[18].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[19].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[1].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[20].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[21].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[22].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[23].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[24].MUXCY_XOR_I                                                 |    <0.001 |
|                   Next_Addr_Handler[2].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[3].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[4].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[5].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[6].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[7].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[8].MUXCY_XOR_I                                                  |    <0.001 |
|                   Next_Addr_Handler[9].MUXCY_XOR_I                                                  |    <0.001 |
|                   Read_Addr_Counter[0].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[0].MUXCY_XOR_I                                                  |    <0.001 |
|                   Read_Addr_Counter[1].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[1].MUXCY_XOR_I                                                  |     0.000 |
|                   Read_Addr_Counter[2].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[2].MUXCY_XOR_I                                                  |     0.000 |
|                   Read_Addr_Counter[3].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[3].MUXCY_XOR_I                                                  |     0.000 |
|                   Read_Addr_Counter[4].FDRE_I                                                       |    <0.001 |
|                   Read_Addr_Counter[4].MUXCY_XOR_I                                                  |    <0.001 |
|                 Using_Victim_Cache.victim_cache_I1                                                  |     0.001 |
|                   LRU_Module_I1                                                                     |    <0.001 |
|                 Using_XX_Access_Part2.carry_or_I1                                                   |    <0.001 |
|                   MUXCY_I                                                                           |    <0.001 |
|                 cache_valid_bit_detect_I1                                                           |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I |     0.000 |
|                     MUXCY_I                                                                         |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I |    <0.001 |
|                     MUXCY_I                                                                         |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I |     0.000 |
|                     MUXCY_I                                                                         |     0.000 |
|               instr_mux_I                                                                           |    <0.001 |
|               mem_databus_ready_sel_carry_or                                                        |     0.000 |
|                 MUXCY_I                                                                             |     0.000 |
|               read_data_mux_I                                                                       |    <0.001 |
|             Reset_DFF                                                                               |    <0.001 |
|             Using_Async_Interrupt.Interrupt_DFF                                                     |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                                         |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                                         |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_0_2                                       |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_12_14                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_15_17                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_18_20                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_21_23                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_24_26                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_27_29                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_30_31                                     |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_3_5                                       |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_6_8                                       |    <0.001 |
|           Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_9_11                                      |    <0.001 |
|       sys_mb_debug                                                                                  |     0.002 |
|         U0                                                                                          |     0.002 |
|           MDM_Core_I1                                                                               |     0.001 |
|             JTAG_CONTROL_I                                                                          |     0.001 |
|               Use_BSCAN.FDC_I                                                                       |    <0.001 |
|               Use_BSCAN.SYNC_FDRE                                                                   |    <0.001 |
|               Use_Config_SRL16E.SRL16E_1                                                            |    <0.001 |
|               Use_Config_SRL16E.SRL16E_2                                                            |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_1                                                             |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_2                                                             |    <0.001 |
|               Use_UART.RX_FIFO_I                                                                    |    <0.001 |
|                 Addr_Counters[0].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                               |    <0.001 |
|                 Addr_Counters[1].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                               |     0.000 |
|                 Addr_Counters[2].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                               |     0.000 |
|                 Addr_Counters[3].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[3].No_MuxCY.XORCY_I                                                   |     0.000 |
|                 FIFO_RAM[0].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[1].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[2].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[3].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[4].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[5].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[6].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[7].D16.SRL16E_I                                                            |    <0.001 |
|               Use_UART.TX_FIFO_I                                                                    |    <0.001 |
|                 Addr_Counters[0].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                               |    <0.001 |
|                 Addr_Counters[1].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                               |     0.000 |
|                 Addr_Counters[2].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                               |     0.000 |
|                 Addr_Counters[3].FDRE_I                                                             |    <0.001 |
|                 Addr_Counters[3].No_MuxCY.XORCY_I                                                   |     0.000 |
|                 FIFO_RAM[0].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[1].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[2].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[3].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[4].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[5].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[6].D16.SRL16E_I                                                            |    <0.001 |
|                 FIFO_RAM[7].D16.SRL16E_I                                                            |    <0.001 |
|           No_Dbg_Reg_Access.BUFG_DRCK                                                               |    <0.001 |
|           Use_AXI_IPIF.AXI_LITE_IPIF_I                                                              |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|               I_DECODER                                                                             |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |     0.000 |
|           Use_E2.BSCAN_I                                                                            |    <0.001 |
|       sys_rstgen                                                                                    |    <0.001 |
|         U0                                                                                          |    <0.001 |
|           EXT_LPF                                                                                   |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                                              |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           SEQ                                                                                       |    <0.001 |
|             SEQ_COUNTER                                                                             |    <0.001 |
|       util_fmcjesdadc1_xcvr                                                                         |     0.933 |
|         inst                                                                                        |     0.933 |
|           i_xch_0                                                                                   |     0.233 |
|           i_xch_1                                                                                   |     0.233 |
|           i_xch_2                                                                                   |     0.233 |
|           i_xch_3                                                                                   |     0.233 |
|           i_xcm_0                                                                                   |    <0.001 |
|   i_trigger_gen                                                                                     |     0.022 |
|     chan_0                                                                                          |    <0.001 |
|     chan_1                                                                                          |    <0.001 |
|     chan_2                                                                                          |    <0.001 |
|     chan_3                                                                                          |    <0.001 |
|     channel_0                                                                                       |     0.004 |
|       nolabel_line39                                                                                |     0.003 |
|         U0                                                                                          |     0.003 |
|           inst_fifo_gen                                                                             |     0.003 |
|             gconvfifo.rf                                                                            |     0.003 |
|               grf.rf                                                                                |     0.003 |
|                 gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                   grss.gdc.dc                                                                       |    <0.001 |
|                     gsym_dc.dc                                                                      |    <0.001 |
|                   grss.rsts                                                                         |    <0.001 |
|                     c1                                                                              |    <0.001 |
|                     c2                                                                              |    <0.001 |
|                   rpntr                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                   gwss.wsts                                                                         |    <0.001 |
|                     c0                                                                              |    <0.001 |
|                     c1                                                                              |    <0.001 |
|                   wpntr                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                               |     0.002 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                          |     0.002 |
|                     inst_blk_mem_gen                                                                |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |     0.002 |
|                         valid.cstr                                                                  |     0.002 |
|                           ramloop[0].ram.r                                                          |     0.002 |
|                             prim_noinit.ram                                                         |     0.002 |
|     channel_1                                                                                       |     0.004 |
|       nolabel_line39                                                                                |     0.003 |
|         U0                                                                                          |     0.003 |
|           inst_fifo_gen                                                                             |     0.003 |
|             gconvfifo.rf                                                                            |     0.003 |
|               grf.rf                                                                                |     0.003 |
|                 gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                   grss.gdc.dc                                                                       |    <0.001 |
|                     gsym_dc.dc                                                                      |    <0.001 |
|                   grss.rsts                                                                         |    <0.001 |
|                     c1                                                                              |    <0.001 |
|                     c2                                                                              |    <0.001 |
|                   rpntr                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                   gwss.wsts                                                                         |    <0.001 |
|                     c0                                                                              |    <0.001 |
|                     c1                                                                              |    <0.001 |
|                   wpntr                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                               |     0.002 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                          |     0.002 |
|                     inst_blk_mem_gen                                                                |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |     0.002 |
|                         valid.cstr                                                                  |     0.002 |
|                           ramloop[0].ram.r                                                          |     0.002 |
|                             prim_noinit.ram                                                         |     0.002 |
|     channel_2                                                                                       |     0.004 |
|       nolabel_line39                                                                                |     0.003 |
|         U0                                                                                          |     0.003 |
|           inst_fifo_gen                                                                             |     0.003 |
|             gconvfifo.rf                                                                            |     0.003 |
|               grf.rf                                                                                |     0.003 |
|                 gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                   grss.gdc.dc                                                                       |    <0.001 |
|                     gsym_dc.dc                                                                      |    <0.001 |
|                   grss.rsts                                                                         |    <0.001 |
|                     c1                                                                              |    <0.001 |
|                     c2                                                                              |    <0.001 |
|                   rpntr                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                   gwss.wsts                                                                         |    <0.001 |
|                     c0                                                                              |    <0.001 |
|                     c1                                                                              |    <0.001 |
|                   wpntr                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                               |     0.002 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                          |     0.002 |
|                     inst_blk_mem_gen                                                                |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |     0.002 |
|                         valid.cstr                                                                  |     0.002 |
|                           ramloop[0].ram.r                                                          |     0.002 |
|                             prim_noinit.ram                                                         |     0.002 |
|     channel_3                                                                                       |     0.004 |
|       nolabel_line39                                                                                |     0.003 |
|         U0                                                                                          |     0.003 |
|           inst_fifo_gen                                                                             |     0.003 |
|             gconvfifo.rf                                                                            |     0.003 |
|               grf.rf                                                                                |     0.003 |
|                 gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                   grss.gdc.dc                                                                       |    <0.001 |
|                     gsym_dc.dc                                                                      |    <0.001 |
|                   grss.rsts                                                                         |    <0.001 |
|                     c1                                                                              |    <0.001 |
|                     c2                                                                              |    <0.001 |
|                   rpntr                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                   gwss.wsts                                                                         |    <0.001 |
|                     c0                                                                              |    <0.001 |
|                     c1                                                                              |    <0.001 |
|                   wpntr                                                                             |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                               |     0.002 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                          |     0.002 |
|                     inst_blk_mem_gen                                                                |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                          |     0.002 |
|                         valid.cstr                                                                  |     0.002 |
|                           ramloop[0].ram.r                                                          |     0.002 |
|                             prim_noinit.ram                                                         |     0.002 |
|   pci_dma_engine_inst                                                                               |     0.042 |
|     nolabel_line419                                                                                 |     0.011 |
|       U0                                                                                            |     0.011 |
|         inst_fifo_gen                                                                               |     0.011 |
|           gconvfifo.rf                                                                              |     0.011 |
|             grf.rf                                                                                  |     0.011 |
|               gntv_or_sync_fifo.gl0.rd                                                              |    <0.001 |
|                 grss.gdc.dc                                                                         |    <0.001 |
|                   gsym_dc.dc                                                                        |    <0.001 |
|                 grss.rsts                                                                           |    <0.001 |
|                   c1                                                                                |    <0.001 |
|                   c2                                                                                |    <0.001 |
|                 rpntr                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                              |    <0.001 |
|                 gwss.wsts                                                                           |    <0.001 |
|                   c0                                                                                |    <0.001 |
|                   c1                                                                                |    <0.001 |
|                 wpntr                                                                               |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                 |     0.010 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                            |     0.010 |
|                   inst_blk_mem_gen                                                                  |     0.010 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                            |     0.010 |
|                       valid.cstr                                                                    |     0.010 |
|                         ramloop[0].ram.r                                                            |     0.002 |
|                           prim_noinit.ram                                                           |     0.002 |
|                         ramloop[1].ram.r                                                            |     0.003 |
|                           prim_noinit.ram                                                           |     0.003 |
|                         ramloop[2].ram.r                                                            |     0.003 |
|                           prim_noinit.ram                                                           |     0.003 |
|                         ramloop[3].ram.r                                                            |     0.002 |
|                           prim_noinit.ram                                                           |     0.002 |
|     nolabel_line432                                                                                 |     0.026 |
|       U0                                                                                            |     0.026 |
|         inst_fifo_gen                                                                               |     0.026 |
|           gconvfifo.rf                                                                              |     0.026 |
|             grf.rf                                                                                  |     0.026 |
|               gntv_or_sync_fifo.gcx.clkx                                                            |     0.002 |
|                 rd_pntr_cdc_inst                                                                    |     0.001 |
|                 wr_pntr_cdc_inst                                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                              |     0.003 |
|                 gras.gpe.rdpe                                                                       |    <0.001 |
|                 gras.rsts                                                                           |    <0.001 |
|                   c0                                                                                |    <0.001 |
|                   c1                                                                                |    <0.001 |
|                 rpntr                                                                               |     0.002 |
|               gntv_or_sync_fifo.gl0.wr                                                              |     0.001 |
|                 gwas.wsts                                                                           |    <0.001 |
|                   c1                                                                                |    <0.001 |
|                   c2                                                                                |    <0.001 |
|                 wpntr                                                                               |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                 |     0.019 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                            |     0.019 |
|                   inst_blk_mem_gen                                                                  |     0.019 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                            |     0.019 |
|                       valid.cstr                                                                    |     0.019 |
|                         has_mux_b.B                                                                 |     0.001 |
|                         ramloop[0].ram.r                                                            |     0.002 |
|                           prim_noinit.ram                                                           |     0.002 |
|                         ramloop[10].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[11].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[12].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[13].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[14].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[15].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[16].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[17].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[18].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[19].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[1].ram.r                                                            |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[20].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[21].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[22].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[23].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[24].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[25].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[26].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[27].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[28].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[29].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[2].ram.r                                                            |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[30].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[31].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[32].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[33].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[34].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[35].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[36].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[37].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[38].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[39].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[3].ram.r                                                            |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[40].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[41].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[42].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[43].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[44].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[45].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[46].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[47].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[48].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[49].ram.r                                                           |     0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[4].ram.r                                                            |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[50].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[51].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[52].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[53].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[54].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[55].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[56].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[5].ram.r                                                            |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[6].ram.r                                                            |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[7].ram.r                                                            |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[8].ram.r                                                            |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|                         ramloop[9].ram.r                                                            |    <0.001 |
|                           prim_noinit.ram                                                           |    <0.001 |
|               rstblk                                                                                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr               |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd               |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst                |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst                        |    <0.001 |
|     xpm_cdc_sync_rst_inst                                                                           |    <0.001 |
|   spi_sdio_IOBUF_inst                                                                               |    <0.001 |
|   xilinx_pcie_i                                                                                     |     1.525 |
|     app                                                                                             |     0.010 |
|       PIO                                                                                           |     0.010 |
|         PIO_EP_inst                                                                                 |     0.009 |
|           EP_DMA_TX_inst                                                                            |     0.005 |
|           EP_RX_inst                                                                                |     0.003 |
|         PIO_TO_inst                                                                                 |    <0.001 |
|     pcie_7x_0_support_i                                                                             |     1.515 |
|       pcie_7x_0_i                                                                                   |     1.404 |
|         inst                                                                                        |     1.404 |
|           inst                                                                                      |     1.404 |
|             gt_top_i                                                                                |     1.285 |
|               gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                                      |    <0.001 |
|               gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                                      |    <0.001 |
|               gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                                      |    <0.001 |
|               gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                                      |    <0.001 |
|               pipe_wrapper_i                                                                        |     1.282 |
|                 pipe_lane[0].gt_wrapper_i                                                           |     0.314 |
|                   cpllPDInst                                                                        |    <0.001 |
|                 pipe_lane[0].pipe_drp.pipe_drp_i                                                    |     0.001 |
|                 pipe_lane[0].pipe_eq.pipe_eq_i                                                      |     0.002 |
|                   rxeq_scan_i                                                                       |    <0.001 |
|                 pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i                  |     0.001 |
|                   qpll_drp_i                                                                        |    <0.001 |
|                   qpll_wrapper_i                                                                    |    <0.001 |
|                 pipe_lane[0].pipe_rate.pipe_rate_i                                                  |     0.001 |
|                 pipe_lane[0].pipe_sync_i                                                            |    <0.001 |
|                 pipe_lane[0].pipe_user_i                                                            |     0.001 |
|                 pipe_lane[1].gt_wrapper_i                                                           |     0.314 |
|                   cpllPDInst                                                                        |    <0.001 |
|                 pipe_lane[1].pipe_drp.pipe_drp_i                                                    |     0.001 |
|                 pipe_lane[1].pipe_eq.pipe_eq_i                                                      |     0.002 |
|                   rxeq_scan_i                                                                       |    <0.001 |
|                 pipe_lane[1].pipe_rate.pipe_rate_i                                                  |     0.001 |
|                 pipe_lane[1].pipe_sync_i                                                            |    <0.001 |
|                 pipe_lane[1].pipe_user_i                                                            |    <0.001 |
|                 pipe_lane[2].gt_wrapper_i                                                           |     0.314 |
|                   cpllPDInst                                                                        |    <0.001 |
|                 pipe_lane[2].pipe_drp.pipe_drp_i                                                    |     0.001 |
|                 pipe_lane[2].pipe_eq.pipe_eq_i                                                      |     0.002 |
|                   rxeq_scan_i                                                                       |    <0.001 |
|                 pipe_lane[2].pipe_rate.pipe_rate_i                                                  |     0.001 |
|                 pipe_lane[2].pipe_sync_i                                                            |    <0.001 |
|                 pipe_lane[2].pipe_user_i                                                            |    <0.001 |
|                 pipe_lane[3].gt_wrapper_i                                                           |     0.314 |
|                   cpllPDInst                                                                        |    <0.001 |
|                 pipe_lane[3].pipe_drp.pipe_drp_i                                                    |     0.002 |
|                 pipe_lane[3].pipe_eq.pipe_eq_i                                                      |     0.002 |
|                   rxeq_scan_i                                                                       |    <0.001 |
|                 pipe_lane[3].pipe_rate.pipe_rate_i                                                  |     0.001 |
|                 pipe_lane[3].pipe_sync_i                                                            |    <0.001 |
|                 pipe_lane[3].pipe_user_i                                                            |    <0.001 |
|                 pipe_reset.pipe_reset_i                                                             |     0.001 |
|                 qpll_reset.qpll_reset_i                                                             |    <0.001 |
|             pcie_top_i                                                                              |     0.118 |
|               axi_basic_top                                                                         |     0.008 |
|                 rx_inst                                                                             |     0.006 |
|                   rx_null_gen_inst                                                                  |     0.001 |
|                   rx_pipeline_inst                                                                  |     0.004 |
|                 tx_inst                                                                             |     0.002 |
|                   thrtl_ctl_enabled.tx_thrl_ctl_inst                                                |    <0.001 |
|                   tx_pipeline_inst                                                                  |     0.002 |
|               pcie_7x_i                                                                             |     0.104 |
|                 pcie_bram_top                                                                       |     0.042 |
|                   pcie_brams_rx                                                                     |     0.021 |
|                     brams[0].ram                                                                    |     0.005 |
|                       use_tdp.ramb36                                                                |     0.005 |
|                     brams[1].ram                                                                    |     0.005 |
|                       use_tdp.ramb36                                                                |     0.005 |
|                     brams[2].ram                                                                    |     0.005 |
|                       use_tdp.ramb36                                                                |     0.005 |
|                     brams[3].ram                                                                    |     0.005 |
|                       use_tdp.ramb36                                                                |     0.005 |
|                   pcie_brams_tx                                                                     |     0.021 |
|                     brams[0].ram                                                                    |     0.005 |
|                       use_tdp.ramb36                                                                |     0.005 |
|                     brams[1].ram                                                                    |     0.005 |
|                       use_tdp.ramb36                                                                |     0.005 |
|                     brams[2].ram                                                                    |     0.005 |
|                       use_tdp.ramb36                                                                |     0.005 |
|                     brams[3].ram                                                                    |     0.005 |
|                       use_tdp.ramb36                                                                |     0.005 |
|               pcie_pipe_pipeline_i                                                                  |     0.006 |
|                 pipe_2_lane.pipe_lane_1_i                                                           |     0.002 |
|                 pipe_4_lane.pipe_lane_2_i                                                           |     0.001 |
|                 pipe_4_lane.pipe_lane_3_i                                                           |     0.001 |
|                 pipe_lane_0_i                                                                       |     0.002 |
|                 pipe_misc_i                                                                         |    <0.001 |
|             phy_lnk_up_cdc                                                                          |    <0.001 |
|             pl_received_hot_rst_cdc                                                                 |    <0.001 |
|       pipe_clock_i                                                                                  |     0.111 |
|   xpm_cdc_array_single_inst                                                                         |     0.003 |
|   xpm_cdc_array_single_inst2                                                                        |    <0.001 |
|   xpm_cdc_array_single_inst3                                                                        |     0.001 |
|   xpm_cdc_single_inst                                                                               |    <0.001 |
|   xpm_cdc_single_inst2                                                                              |    <0.001 |
|   xpm_cdc_single_inst3                                                                              |    <0.001 |
+-----------------------------------------------------------------------------------------------------+-----------+


