// histogram.v

// Generated using ACDS version 21.4 67

`timescale 1 ps / 1 ps
module histogram (
		input  wire        clock,  //  clock.clk
		input  wire        resetn, //  reset.reset_n
		input  wire        start,  //   call.valid
		output wire        busy,   //       .stall
		output wire        done,   // return.valid
		input  wire        stall,  //       .stall
		input  wire [63:0] hist_r, // hist_r.data
		input  wire [31:0] n       //      n.data
	);

	histogram_internal histogram_internal_inst (
		.clock  (clock),  //   input,   width = 1,  clock.clk
		.resetn (resetn), //   input,   width = 1,  reset.reset_n
		.start  (start),  //   input,   width = 1,   call.valid
		.busy   (busy),   //  output,   width = 1,       .stall
		.done   (done),   //  output,   width = 1, return.valid
		.stall  (stall),  //   input,   width = 1,       .stall
		.hist_r (hist_r), //   input,  width = 64, hist_r.data
		.n      (n)       //   input,  width = 32,      n.data
	);

endmodule
