// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module apply (
        m_axi_inputs_AWVALID,
        m_axi_inputs_AWREADY,
        m_axi_inputs_AWADDR,
        m_axi_inputs_AWID,
        m_axi_inputs_AWLEN,
        m_axi_inputs_AWSIZE,
        m_axi_inputs_AWBURST,
        m_axi_inputs_AWLOCK,
        m_axi_inputs_AWCACHE,
        m_axi_inputs_AWPROT,
        m_axi_inputs_AWQOS,
        m_axi_inputs_AWREGION,
        m_axi_inputs_AWUSER,
        m_axi_inputs_WVALID,
        m_axi_inputs_WREADY,
        m_axi_inputs_WDATA,
        m_axi_inputs_WSTRB,
        m_axi_inputs_WLAST,
        m_axi_inputs_WID,
        m_axi_inputs_WUSER,
        m_axi_inputs_ARVALID,
        m_axi_inputs_ARREADY,
        m_axi_inputs_ARADDR,
        m_axi_inputs_ARID,
        m_axi_inputs_ARLEN,
        m_axi_inputs_ARSIZE,
        m_axi_inputs_ARBURST,
        m_axi_inputs_ARLOCK,
        m_axi_inputs_ARCACHE,
        m_axi_inputs_ARPROT,
        m_axi_inputs_ARQOS,
        m_axi_inputs_ARREGION,
        m_axi_inputs_ARUSER,
        m_axi_inputs_RVALID,
        m_axi_inputs_RREADY,
        m_axi_inputs_RDATA,
        m_axi_inputs_RLAST,
        m_axi_inputs_RID,
        m_axi_inputs_RUSER,
        m_axi_inputs_RRESP,
        m_axi_inputs_BVALID,
        m_axi_inputs_BREADY,
        m_axi_inputs_BRESP,
        m_axi_inputs_BID,
        m_axi_inputs_BUSER,
        inputs_offset,
        inputs_offset1,
        m_axi_outputs_AWVALID,
        m_axi_outputs_AWREADY,
        m_axi_outputs_AWADDR,
        m_axi_outputs_AWID,
        m_axi_outputs_AWLEN,
        m_axi_outputs_AWSIZE,
        m_axi_outputs_AWBURST,
        m_axi_outputs_AWLOCK,
        m_axi_outputs_AWCACHE,
        m_axi_outputs_AWPROT,
        m_axi_outputs_AWQOS,
        m_axi_outputs_AWREGION,
        m_axi_outputs_AWUSER,
        m_axi_outputs_WVALID,
        m_axi_outputs_WREADY,
        m_axi_outputs_WDATA,
        m_axi_outputs_WSTRB,
        m_axi_outputs_WLAST,
        m_axi_outputs_WID,
        m_axi_outputs_WUSER,
        m_axi_outputs_ARVALID,
        m_axi_outputs_ARREADY,
        m_axi_outputs_ARADDR,
        m_axi_outputs_ARID,
        m_axi_outputs_ARLEN,
        m_axi_outputs_ARSIZE,
        m_axi_outputs_ARBURST,
        m_axi_outputs_ARLOCK,
        m_axi_outputs_ARCACHE,
        m_axi_outputs_ARPROT,
        m_axi_outputs_ARQOS,
        m_axi_outputs_ARREGION,
        m_axi_outputs_ARUSER,
        m_axi_outputs_RVALID,
        m_axi_outputs_RREADY,
        m_axi_outputs_RDATA,
        m_axi_outputs_RLAST,
        m_axi_outputs_RID,
        m_axi_outputs_RUSER,
        m_axi_outputs_RRESP,
        m_axi_outputs_BVALID,
        m_axi_outputs_BREADY,
        m_axi_outputs_BRESP,
        m_axi_outputs_BID,
        m_axi_outputs_BUSER,
        outputs_offset,
        outputs_offset2,
        cntl_V_din,
        cntl_V_full_n,
        cntl_V_write,
        ap_clk,
        ap_rst,
        inputs_offset_ap_vld,
        inputs_offset1_ap_vld,
        outputs_offset2_ap_vld,
        outputs_offset_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_inputs_AWVALID;
input   m_axi_inputs_AWREADY;
output  [31:0] m_axi_inputs_AWADDR;
output  [0:0] m_axi_inputs_AWID;
output  [31:0] m_axi_inputs_AWLEN;
output  [2:0] m_axi_inputs_AWSIZE;
output  [1:0] m_axi_inputs_AWBURST;
output  [1:0] m_axi_inputs_AWLOCK;
output  [3:0] m_axi_inputs_AWCACHE;
output  [2:0] m_axi_inputs_AWPROT;
output  [3:0] m_axi_inputs_AWQOS;
output  [3:0] m_axi_inputs_AWREGION;
output  [0:0] m_axi_inputs_AWUSER;
output   m_axi_inputs_WVALID;
input   m_axi_inputs_WREADY;
output  [15:0] m_axi_inputs_WDATA;
output  [1:0] m_axi_inputs_WSTRB;
output   m_axi_inputs_WLAST;
output  [0:0] m_axi_inputs_WID;
output  [0:0] m_axi_inputs_WUSER;
output   m_axi_inputs_ARVALID;
input   m_axi_inputs_ARREADY;
output  [31:0] m_axi_inputs_ARADDR;
output  [0:0] m_axi_inputs_ARID;
output  [31:0] m_axi_inputs_ARLEN;
output  [2:0] m_axi_inputs_ARSIZE;
output  [1:0] m_axi_inputs_ARBURST;
output  [1:0] m_axi_inputs_ARLOCK;
output  [3:0] m_axi_inputs_ARCACHE;
output  [2:0] m_axi_inputs_ARPROT;
output  [3:0] m_axi_inputs_ARQOS;
output  [3:0] m_axi_inputs_ARREGION;
output  [0:0] m_axi_inputs_ARUSER;
input   m_axi_inputs_RVALID;
output   m_axi_inputs_RREADY;
input  [15:0] m_axi_inputs_RDATA;
input   m_axi_inputs_RLAST;
input  [0:0] m_axi_inputs_RID;
input  [0:0] m_axi_inputs_RUSER;
input  [1:0] m_axi_inputs_RRESP;
input   m_axi_inputs_BVALID;
output   m_axi_inputs_BREADY;
input  [1:0] m_axi_inputs_BRESP;
input  [0:0] m_axi_inputs_BID;
input  [0:0] m_axi_inputs_BUSER;
input  [30:0] inputs_offset;
input  [17:0] inputs_offset1;
output   m_axi_outputs_AWVALID;
input   m_axi_outputs_AWREADY;
output  [31:0] m_axi_outputs_AWADDR;
output  [0:0] m_axi_outputs_AWID;
output  [31:0] m_axi_outputs_AWLEN;
output  [2:0] m_axi_outputs_AWSIZE;
output  [1:0] m_axi_outputs_AWBURST;
output  [1:0] m_axi_outputs_AWLOCK;
output  [3:0] m_axi_outputs_AWCACHE;
output  [2:0] m_axi_outputs_AWPROT;
output  [3:0] m_axi_outputs_AWQOS;
output  [3:0] m_axi_outputs_AWREGION;
output  [0:0] m_axi_outputs_AWUSER;
output   m_axi_outputs_WVALID;
input   m_axi_outputs_WREADY;
output  [15:0] m_axi_outputs_WDATA;
output  [1:0] m_axi_outputs_WSTRB;
output   m_axi_outputs_WLAST;
output  [0:0] m_axi_outputs_WID;
output  [0:0] m_axi_outputs_WUSER;
output   m_axi_outputs_ARVALID;
input   m_axi_outputs_ARREADY;
output  [31:0] m_axi_outputs_ARADDR;
output  [0:0] m_axi_outputs_ARID;
output  [31:0] m_axi_outputs_ARLEN;
output  [2:0] m_axi_outputs_ARSIZE;
output  [1:0] m_axi_outputs_ARBURST;
output  [1:0] m_axi_outputs_ARLOCK;
output  [3:0] m_axi_outputs_ARCACHE;
output  [2:0] m_axi_outputs_ARPROT;
output  [3:0] m_axi_outputs_ARQOS;
output  [3:0] m_axi_outputs_ARREGION;
output  [0:0] m_axi_outputs_ARUSER;
input   m_axi_outputs_RVALID;
output   m_axi_outputs_RREADY;
input  [15:0] m_axi_outputs_RDATA;
input   m_axi_outputs_RLAST;
input  [0:0] m_axi_outputs_RID;
input  [0:0] m_axi_outputs_RUSER;
input  [1:0] m_axi_outputs_RRESP;
input   m_axi_outputs_BVALID;
output   m_axi_outputs_BREADY;
input  [1:0] m_axi_outputs_BRESP;
input  [0:0] m_axi_outputs_BID;
input  [0:0] m_axi_outputs_BUSER;
input  [30:0] outputs_offset;
input  [9:0] outputs_offset2;
output   cntl_V_din;
input   cntl_V_full_n;
output   cntl_V_write;
input   ap_clk;
input   ap_rst;
input   inputs_offset_ap_vld;
input   inputs_offset1_ap_vld;
input   outputs_offset2_ap_vld;
input   outputs_offset_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    load_data353167_U0_ap_start;
wire    load_data353167_U0_start_full_n;
wire    load_data353167_U0_ap_done;
wire    load_data353167_U0_ap_continue;
wire    load_data353167_U0_ap_idle;
wire    load_data353167_U0_ap_ready;
wire    load_data353167_U0_start_out;
wire    load_data353167_U0_start_write;
wire    load_data353167_U0_m_axi_inputs_AWVALID;
wire   [31:0] load_data353167_U0_m_axi_inputs_AWADDR;
wire   [0:0] load_data353167_U0_m_axi_inputs_AWID;
wire   [31:0] load_data353167_U0_m_axi_inputs_AWLEN;
wire   [2:0] load_data353167_U0_m_axi_inputs_AWSIZE;
wire   [1:0] load_data353167_U0_m_axi_inputs_AWBURST;
wire   [1:0] load_data353167_U0_m_axi_inputs_AWLOCK;
wire   [3:0] load_data353167_U0_m_axi_inputs_AWCACHE;
wire   [2:0] load_data353167_U0_m_axi_inputs_AWPROT;
wire   [3:0] load_data353167_U0_m_axi_inputs_AWQOS;
wire   [3:0] load_data353167_U0_m_axi_inputs_AWREGION;
wire   [0:0] load_data353167_U0_m_axi_inputs_AWUSER;
wire    load_data353167_U0_m_axi_inputs_WVALID;
wire   [15:0] load_data353167_U0_m_axi_inputs_WDATA;
wire   [1:0] load_data353167_U0_m_axi_inputs_WSTRB;
wire    load_data353167_U0_m_axi_inputs_WLAST;
wire   [0:0] load_data353167_U0_m_axi_inputs_WID;
wire   [0:0] load_data353167_U0_m_axi_inputs_WUSER;
wire    load_data353167_U0_m_axi_inputs_ARVALID;
wire   [31:0] load_data353167_U0_m_axi_inputs_ARADDR;
wire   [0:0] load_data353167_U0_m_axi_inputs_ARID;
wire   [31:0] load_data353167_U0_m_axi_inputs_ARLEN;
wire   [2:0] load_data353167_U0_m_axi_inputs_ARSIZE;
wire   [1:0] load_data353167_U0_m_axi_inputs_ARBURST;
wire   [1:0] load_data353167_U0_m_axi_inputs_ARLOCK;
wire   [3:0] load_data353167_U0_m_axi_inputs_ARCACHE;
wire   [2:0] load_data353167_U0_m_axi_inputs_ARPROT;
wire   [3:0] load_data353167_U0_m_axi_inputs_ARQOS;
wire   [3:0] load_data353167_U0_m_axi_inputs_ARREGION;
wire   [0:0] load_data353167_U0_m_axi_inputs_ARUSER;
wire    load_data353167_U0_m_axi_inputs_RREADY;
wire    load_data353167_U0_m_axi_inputs_BREADY;
wire   [15:0] load_data353167_U0_input_buffer_V_din;
wire    load_data353167_U0_input_buffer_V_write;
wire    load_data353167_U0_data_buffer_V_din;
wire    load_data353167_U0_data_buffer_V_write;
wire   [31:0] load_data353167_U0_data_n_V_din;
wire    load_data353167_U0_data_n_V_write;
wire   [31:0] load_data353167_U0_data_r_V_din;
wire    load_data353167_U0_data_r_V_write;
wire   [31:0] load_data353167_U0_data_c_V_din;
wire    load_data353167_U0_data_c_V_write;
wire   [9:0] load_data353167_U0_outputs_offset_c_din;
wire    load_data353167_U0_outputs_offset_c_write;
wire   [30:0] load_data353167_U0_outputs_offset_out_din;
wire    load_data353167_U0_outputs_offset_out_write;
wire    compute_pro_U0_ap_start;
wire    compute_pro_U0_ap_done;
wire    compute_pro_U0_ap_continue;
wire    compute_pro_U0_ap_idle;
wire    compute_pro_U0_ap_ready;
wire    compute_pro_U0_input_buffer_V_read;
wire   [15:0] compute_pro_U0_output_buffer_V_din;
wire    compute_pro_U0_output_buffer_V_write;
wire    compute_pro_U0_data_buffer_V_dout;
wire    compute_pro_U0_data_buffer_V_read;
wire    compute_pro_U0_result_buffer_V_din;
wire    compute_pro_U0_result_buffer_V_write;
wire    compute_pro_U0_data_n_V_read;
wire    compute_pro_U0_data_r_V_read;
wire    compute_pro_U0_data_c_V_read;
wire   [31:0] compute_pro_U0_result_n_V_din;
wire    compute_pro_U0_result_n_V_write;
wire   [31:0] compute_pro_U0_result_r_V_din;
wire    compute_pro_U0_result_r_V_write;
wire   [31:0] compute_pro_U0_result_c_V_din;
wire    compute_pro_U0_result_c_V_write;
wire    output_result_U0_ap_start;
wire    output_result_U0_ap_done;
wire    output_result_U0_ap_continue;
wire    output_result_U0_ap_idle;
wire    output_result_U0_ap_ready;
wire    output_result_U0_m_axi_outputs_AWVALID;
wire   [31:0] output_result_U0_m_axi_outputs_AWADDR;
wire   [0:0] output_result_U0_m_axi_outputs_AWID;
wire   [31:0] output_result_U0_m_axi_outputs_AWLEN;
wire   [2:0] output_result_U0_m_axi_outputs_AWSIZE;
wire   [1:0] output_result_U0_m_axi_outputs_AWBURST;
wire   [1:0] output_result_U0_m_axi_outputs_AWLOCK;
wire   [3:0] output_result_U0_m_axi_outputs_AWCACHE;
wire   [2:0] output_result_U0_m_axi_outputs_AWPROT;
wire   [3:0] output_result_U0_m_axi_outputs_AWQOS;
wire   [3:0] output_result_U0_m_axi_outputs_AWREGION;
wire   [0:0] output_result_U0_m_axi_outputs_AWUSER;
wire    output_result_U0_m_axi_outputs_WVALID;
wire   [15:0] output_result_U0_m_axi_outputs_WDATA;
wire   [1:0] output_result_U0_m_axi_outputs_WSTRB;
wire    output_result_U0_m_axi_outputs_WLAST;
wire   [0:0] output_result_U0_m_axi_outputs_WID;
wire   [0:0] output_result_U0_m_axi_outputs_WUSER;
wire    output_result_U0_m_axi_outputs_ARVALID;
wire   [31:0] output_result_U0_m_axi_outputs_ARADDR;
wire   [0:0] output_result_U0_m_axi_outputs_ARID;
wire   [31:0] output_result_U0_m_axi_outputs_ARLEN;
wire   [2:0] output_result_U0_m_axi_outputs_ARSIZE;
wire   [1:0] output_result_U0_m_axi_outputs_ARBURST;
wire   [1:0] output_result_U0_m_axi_outputs_ARLOCK;
wire   [3:0] output_result_U0_m_axi_outputs_ARCACHE;
wire   [2:0] output_result_U0_m_axi_outputs_ARPROT;
wire   [3:0] output_result_U0_m_axi_outputs_ARQOS;
wire   [3:0] output_result_U0_m_axi_outputs_ARREGION;
wire   [0:0] output_result_U0_m_axi_outputs_ARUSER;
wire    output_result_U0_m_axi_outputs_RREADY;
wire    output_result_U0_m_axi_outputs_BREADY;
wire    output_result_U0_outputs_offset_read;
wire    output_result_U0_outputs_offset_c_read;
wire    output_result_U0_output_buffer_V_read;
wire    output_result_U0_result_buffer_V_dout;
wire    output_result_U0_result_buffer_V_read;
wire    output_result_U0_result_n_V_read;
wire    output_result_U0_result_r_V_read;
wire    output_result_U0_result_c_V_read;
wire    output_result_U0_cntl_V_din;
wire    output_result_U0_cntl_V_write;
wire    ap_sync_continue;
wire    input_buffer_V_full_n;
wire   [15:0] input_buffer_V_dout;
wire    input_buffer_V_empty_n;
wire   [0:0] data_buffer_V_din;
wire    data_buffer_V_full_n;
wire   [0:0] data_buffer_V_dout;
wire    data_buffer_V_empty_n;
wire    data_n_V_full_n;
wire   [31:0] data_n_V_dout;
wire    data_n_V_empty_n;
wire    data_r_V_full_n;
wire   [31:0] data_r_V_dout;
wire    data_r_V_empty_n;
wire    data_c_V_full_n;
wire   [31:0] data_c_V_dout;
wire    data_c_V_empty_n;
wire    outputs_offset_c_full_n;
wire   [9:0] outputs_offset_c_dout;
wire    outputs_offset_c_empty_n;
wire    outputs_offset_c3_full_n;
wire   [30:0] outputs_offset_c3_dout;
wire    outputs_offset_c3_empty_n;
wire    output_buffer_V_full_n;
wire   [15:0] output_buffer_V_dout;
wire    output_buffer_V_empty_n;
wire   [0:0] result_buffer_V_din;
wire    result_buffer_V_full_n;
wire   [0:0] result_buffer_V_dout;
wire    result_buffer_V_empty_n;
wire    result_n_V_full_n;
wire   [31:0] result_n_V_dout;
wire    result_n_V_empty_n;
wire    result_r_V_full_n;
wire   [31:0] result_r_V_dout;
wire    result_r_V_empty_n;
wire    result_c_V_full_n;
wire   [31:0] result_c_V_dout;
wire    result_c_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_compute_pro_U0_din;
wire    start_for_compute_pro_U0_full_n;
wire   [0:0] start_for_compute_pro_U0_dout;
wire    start_for_compute_pro_U0_empty_n;
wire   [0:0] start_for_output_result_U0_din;
wire    start_for_output_result_U0_full_n;
wire   [0:0] start_for_output_result_U0_dout;
wire    start_for_output_result_U0_empty_n;
wire    compute_pro_U0_start_full_n;
wire    compute_pro_U0_start_write;
wire    output_result_U0_start_full_n;
wire    output_result_U0_start_write;

load_data353167 load_data353167_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(load_data353167_U0_ap_start),
    .start_full_n(load_data353167_U0_start_full_n),
    .ap_done(load_data353167_U0_ap_done),
    .ap_continue(load_data353167_U0_ap_continue),
    .ap_idle(load_data353167_U0_ap_idle),
    .ap_ready(load_data353167_U0_ap_ready),
    .start_out(load_data353167_U0_start_out),
    .start_write(load_data353167_U0_start_write),
    .m_axi_inputs_AWVALID(load_data353167_U0_m_axi_inputs_AWVALID),
    .m_axi_inputs_AWREADY(1'b0),
    .m_axi_inputs_AWADDR(load_data353167_U0_m_axi_inputs_AWADDR),
    .m_axi_inputs_AWID(load_data353167_U0_m_axi_inputs_AWID),
    .m_axi_inputs_AWLEN(load_data353167_U0_m_axi_inputs_AWLEN),
    .m_axi_inputs_AWSIZE(load_data353167_U0_m_axi_inputs_AWSIZE),
    .m_axi_inputs_AWBURST(load_data353167_U0_m_axi_inputs_AWBURST),
    .m_axi_inputs_AWLOCK(load_data353167_U0_m_axi_inputs_AWLOCK),
    .m_axi_inputs_AWCACHE(load_data353167_U0_m_axi_inputs_AWCACHE),
    .m_axi_inputs_AWPROT(load_data353167_U0_m_axi_inputs_AWPROT),
    .m_axi_inputs_AWQOS(load_data353167_U0_m_axi_inputs_AWQOS),
    .m_axi_inputs_AWREGION(load_data353167_U0_m_axi_inputs_AWREGION),
    .m_axi_inputs_AWUSER(load_data353167_U0_m_axi_inputs_AWUSER),
    .m_axi_inputs_WVALID(load_data353167_U0_m_axi_inputs_WVALID),
    .m_axi_inputs_WREADY(1'b0),
    .m_axi_inputs_WDATA(load_data353167_U0_m_axi_inputs_WDATA),
    .m_axi_inputs_WSTRB(load_data353167_U0_m_axi_inputs_WSTRB),
    .m_axi_inputs_WLAST(load_data353167_U0_m_axi_inputs_WLAST),
    .m_axi_inputs_WID(load_data353167_U0_m_axi_inputs_WID),
    .m_axi_inputs_WUSER(load_data353167_U0_m_axi_inputs_WUSER),
    .m_axi_inputs_ARVALID(load_data353167_U0_m_axi_inputs_ARVALID),
    .m_axi_inputs_ARREADY(m_axi_inputs_ARREADY),
    .m_axi_inputs_ARADDR(load_data353167_U0_m_axi_inputs_ARADDR),
    .m_axi_inputs_ARID(load_data353167_U0_m_axi_inputs_ARID),
    .m_axi_inputs_ARLEN(load_data353167_U0_m_axi_inputs_ARLEN),
    .m_axi_inputs_ARSIZE(load_data353167_U0_m_axi_inputs_ARSIZE),
    .m_axi_inputs_ARBURST(load_data353167_U0_m_axi_inputs_ARBURST),
    .m_axi_inputs_ARLOCK(load_data353167_U0_m_axi_inputs_ARLOCK),
    .m_axi_inputs_ARCACHE(load_data353167_U0_m_axi_inputs_ARCACHE),
    .m_axi_inputs_ARPROT(load_data353167_U0_m_axi_inputs_ARPROT),
    .m_axi_inputs_ARQOS(load_data353167_U0_m_axi_inputs_ARQOS),
    .m_axi_inputs_ARREGION(load_data353167_U0_m_axi_inputs_ARREGION),
    .m_axi_inputs_ARUSER(load_data353167_U0_m_axi_inputs_ARUSER),
    .m_axi_inputs_RVALID(m_axi_inputs_RVALID),
    .m_axi_inputs_RREADY(load_data353167_U0_m_axi_inputs_RREADY),
    .m_axi_inputs_RDATA(m_axi_inputs_RDATA),
    .m_axi_inputs_RLAST(m_axi_inputs_RLAST),
    .m_axi_inputs_RID(m_axi_inputs_RID),
    .m_axi_inputs_RUSER(m_axi_inputs_RUSER),
    .m_axi_inputs_RRESP(m_axi_inputs_RRESP),
    .m_axi_inputs_BVALID(1'b0),
    .m_axi_inputs_BREADY(load_data353167_U0_m_axi_inputs_BREADY),
    .m_axi_inputs_BRESP(2'd0),
    .m_axi_inputs_BID(1'd0),
    .m_axi_inputs_BUSER(1'd0),
    .inputs_offset(inputs_offset),
    .inputs_offset1(inputs_offset1),
    .input_buffer_V_din(load_data353167_U0_input_buffer_V_din),
    .input_buffer_V_full_n(input_buffer_V_full_n),
    .input_buffer_V_write(load_data353167_U0_input_buffer_V_write),
    .data_buffer_V_din(load_data353167_U0_data_buffer_V_din),
    .data_buffer_V_full_n(data_buffer_V_full_n),
    .data_buffer_V_write(load_data353167_U0_data_buffer_V_write),
    .data_n_V_din(load_data353167_U0_data_n_V_din),
    .data_n_V_full_n(data_n_V_full_n),
    .data_n_V_write(load_data353167_U0_data_n_V_write),
    .data_r_V_din(load_data353167_U0_data_r_V_din),
    .data_r_V_full_n(data_r_V_full_n),
    .data_r_V_write(load_data353167_U0_data_r_V_write),
    .data_c_V_din(load_data353167_U0_data_c_V_din),
    .data_c_V_full_n(data_c_V_full_n),
    .data_c_V_write(load_data353167_U0_data_c_V_write),
    .outputs_offset2(outputs_offset2),
    .outputs_offset_c_din(load_data353167_U0_outputs_offset_c_din),
    .outputs_offset_c_full_n(outputs_offset_c_full_n),
    .outputs_offset_c_write(load_data353167_U0_outputs_offset_c_write),
    .outputs_offset(outputs_offset),
    .outputs_offset_out_din(load_data353167_U0_outputs_offset_out_din),
    .outputs_offset_out_full_n(outputs_offset_c3_full_n),
    .outputs_offset_out_write(load_data353167_U0_outputs_offset_out_write)
);

compute_pro compute_pro_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(compute_pro_U0_ap_start),
    .ap_done(compute_pro_U0_ap_done),
    .ap_continue(compute_pro_U0_ap_continue),
    .ap_idle(compute_pro_U0_ap_idle),
    .ap_ready(compute_pro_U0_ap_ready),
    .input_buffer_V_dout(input_buffer_V_dout),
    .input_buffer_V_empty_n(input_buffer_V_empty_n),
    .input_buffer_V_read(compute_pro_U0_input_buffer_V_read),
    .output_buffer_V_din(compute_pro_U0_output_buffer_V_din),
    .output_buffer_V_full_n(output_buffer_V_full_n),
    .output_buffer_V_write(compute_pro_U0_output_buffer_V_write),
    .data_buffer_V_dout(compute_pro_U0_data_buffer_V_dout),
    .data_buffer_V_empty_n(data_buffer_V_empty_n),
    .data_buffer_V_read(compute_pro_U0_data_buffer_V_read),
    .result_buffer_V_din(compute_pro_U0_result_buffer_V_din),
    .result_buffer_V_full_n(result_buffer_V_full_n),
    .result_buffer_V_write(compute_pro_U0_result_buffer_V_write),
    .data_n_V_dout(data_n_V_dout),
    .data_n_V_empty_n(data_n_V_empty_n),
    .data_n_V_read(compute_pro_U0_data_n_V_read),
    .data_r_V_dout(data_r_V_dout),
    .data_r_V_empty_n(data_r_V_empty_n),
    .data_r_V_read(compute_pro_U0_data_r_V_read),
    .data_c_V_dout(data_c_V_dout),
    .data_c_V_empty_n(data_c_V_empty_n),
    .data_c_V_read(compute_pro_U0_data_c_V_read),
    .result_n_V_din(compute_pro_U0_result_n_V_din),
    .result_n_V_full_n(result_n_V_full_n),
    .result_n_V_write(compute_pro_U0_result_n_V_write),
    .result_r_V_din(compute_pro_U0_result_r_V_din),
    .result_r_V_full_n(result_r_V_full_n),
    .result_r_V_write(compute_pro_U0_result_r_V_write),
    .result_c_V_din(compute_pro_U0_result_c_V_din),
    .result_c_V_full_n(result_c_V_full_n),
    .result_c_V_write(compute_pro_U0_result_c_V_write)
);

output_result output_result_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(output_result_U0_ap_start),
    .ap_done(output_result_U0_ap_done),
    .ap_continue(output_result_U0_ap_continue),
    .ap_idle(output_result_U0_ap_idle),
    .ap_ready(output_result_U0_ap_ready),
    .m_axi_outputs_AWVALID(output_result_U0_m_axi_outputs_AWVALID),
    .m_axi_outputs_AWREADY(m_axi_outputs_AWREADY),
    .m_axi_outputs_AWADDR(output_result_U0_m_axi_outputs_AWADDR),
    .m_axi_outputs_AWID(output_result_U0_m_axi_outputs_AWID),
    .m_axi_outputs_AWLEN(output_result_U0_m_axi_outputs_AWLEN),
    .m_axi_outputs_AWSIZE(output_result_U0_m_axi_outputs_AWSIZE),
    .m_axi_outputs_AWBURST(output_result_U0_m_axi_outputs_AWBURST),
    .m_axi_outputs_AWLOCK(output_result_U0_m_axi_outputs_AWLOCK),
    .m_axi_outputs_AWCACHE(output_result_U0_m_axi_outputs_AWCACHE),
    .m_axi_outputs_AWPROT(output_result_U0_m_axi_outputs_AWPROT),
    .m_axi_outputs_AWQOS(output_result_U0_m_axi_outputs_AWQOS),
    .m_axi_outputs_AWREGION(output_result_U0_m_axi_outputs_AWREGION),
    .m_axi_outputs_AWUSER(output_result_U0_m_axi_outputs_AWUSER),
    .m_axi_outputs_WVALID(output_result_U0_m_axi_outputs_WVALID),
    .m_axi_outputs_WREADY(m_axi_outputs_WREADY),
    .m_axi_outputs_WDATA(output_result_U0_m_axi_outputs_WDATA),
    .m_axi_outputs_WSTRB(output_result_U0_m_axi_outputs_WSTRB),
    .m_axi_outputs_WLAST(output_result_U0_m_axi_outputs_WLAST),
    .m_axi_outputs_WID(output_result_U0_m_axi_outputs_WID),
    .m_axi_outputs_WUSER(output_result_U0_m_axi_outputs_WUSER),
    .m_axi_outputs_ARVALID(output_result_U0_m_axi_outputs_ARVALID),
    .m_axi_outputs_ARREADY(1'b0),
    .m_axi_outputs_ARADDR(output_result_U0_m_axi_outputs_ARADDR),
    .m_axi_outputs_ARID(output_result_U0_m_axi_outputs_ARID),
    .m_axi_outputs_ARLEN(output_result_U0_m_axi_outputs_ARLEN),
    .m_axi_outputs_ARSIZE(output_result_U0_m_axi_outputs_ARSIZE),
    .m_axi_outputs_ARBURST(output_result_U0_m_axi_outputs_ARBURST),
    .m_axi_outputs_ARLOCK(output_result_U0_m_axi_outputs_ARLOCK),
    .m_axi_outputs_ARCACHE(output_result_U0_m_axi_outputs_ARCACHE),
    .m_axi_outputs_ARPROT(output_result_U0_m_axi_outputs_ARPROT),
    .m_axi_outputs_ARQOS(output_result_U0_m_axi_outputs_ARQOS),
    .m_axi_outputs_ARREGION(output_result_U0_m_axi_outputs_ARREGION),
    .m_axi_outputs_ARUSER(output_result_U0_m_axi_outputs_ARUSER),
    .m_axi_outputs_RVALID(1'b0),
    .m_axi_outputs_RREADY(output_result_U0_m_axi_outputs_RREADY),
    .m_axi_outputs_RDATA(16'd0),
    .m_axi_outputs_RLAST(1'b0),
    .m_axi_outputs_RID(1'd0),
    .m_axi_outputs_RUSER(1'd0),
    .m_axi_outputs_RRESP(2'd0),
    .m_axi_outputs_BVALID(m_axi_outputs_BVALID),
    .m_axi_outputs_BREADY(output_result_U0_m_axi_outputs_BREADY),
    .m_axi_outputs_BRESP(m_axi_outputs_BRESP),
    .m_axi_outputs_BID(m_axi_outputs_BID),
    .m_axi_outputs_BUSER(m_axi_outputs_BUSER),
    .outputs_offset_dout(outputs_offset_c3_dout),
    .outputs_offset_empty_n(outputs_offset_c3_empty_n),
    .outputs_offset_read(output_result_U0_outputs_offset_read),
    .outputs_offset_c_dout(outputs_offset_c_dout),
    .outputs_offset_c_empty_n(outputs_offset_c_empty_n),
    .outputs_offset_c_read(output_result_U0_outputs_offset_c_read),
    .output_buffer_V_dout(output_buffer_V_dout),
    .output_buffer_V_empty_n(output_buffer_V_empty_n),
    .output_buffer_V_read(output_result_U0_output_buffer_V_read),
    .result_buffer_V_dout(output_result_U0_result_buffer_V_dout),
    .result_buffer_V_empty_n(result_buffer_V_empty_n),
    .result_buffer_V_read(output_result_U0_result_buffer_V_read),
    .result_n_V_dout(result_n_V_dout),
    .result_n_V_empty_n(result_n_V_empty_n),
    .result_n_V_read(output_result_U0_result_n_V_read),
    .result_r_V_dout(result_r_V_dout),
    .result_r_V_empty_n(result_r_V_empty_n),
    .result_r_V_read(output_result_U0_result_r_V_read),
    .result_c_V_dout(result_c_V_dout),
    .result_c_V_empty_n(result_c_V_empty_n),
    .result_c_V_read(output_result_U0_result_c_V_read),
    .cntl_V_din(output_result_U0_cntl_V_din),
    .cntl_V_full_n(cntl_V_full_n),
    .cntl_V_write(output_result_U0_cntl_V_write)
);

fifo_w16_d1024_B input_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_data353167_U0_input_buffer_V_din),
    .if_full_n(input_buffer_V_full_n),
    .if_write(load_data353167_U0_input_buffer_V_write),
    .if_dout(input_buffer_V_dout),
    .if_empty_n(input_buffer_V_empty_n),
    .if_read(compute_pro_U0_input_buffer_V_read)
);

fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x data_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(data_buffer_V_din),
    .if_full_n(data_buffer_V_full_n),
    .if_write(load_data353167_U0_data_buffer_V_write),
    .if_dout(data_buffer_V_dout),
    .if_empty_n(data_buffer_V_empty_n),
    .if_read(compute_pro_U0_data_buffer_V_read)
);

fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x data_n_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_data353167_U0_data_n_V_din),
    .if_full_n(data_n_V_full_n),
    .if_write(load_data353167_U0_data_n_V_write),
    .if_dout(data_n_V_dout),
    .if_empty_n(data_n_V_empty_n),
    .if_read(compute_pro_U0_data_n_V_read)
);

fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x data_r_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_data353167_U0_data_r_V_din),
    .if_full_n(data_r_V_full_n),
    .if_write(load_data353167_U0_data_r_V_write),
    .if_dout(data_r_V_dout),
    .if_empty_n(data_r_V_empty_n),
    .if_read(compute_pro_U0_data_r_V_read)
);

fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x data_c_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_data353167_U0_data_c_V_din),
    .if_full_n(data_c_V_full_n),
    .if_write(load_data353167_U0_data_c_V_write),
    .if_dout(data_c_V_dout),
    .if_empty_n(data_c_V_empty_n),
    .if_read(compute_pro_U0_data_c_V_read)
);

fifo_w10_d3_A outputs_offset_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_data353167_U0_outputs_offset_c_din),
    .if_full_n(outputs_offset_c_full_n),
    .if_write(load_data353167_U0_outputs_offset_c_write),
    .if_dout(outputs_offset_c_dout),
    .if_empty_n(outputs_offset_c_empty_n),
    .if_read(output_result_U0_outputs_offset_c_read)
);

fifo_w31_d3_A_x_x_x_x_x_x_x_x_x_x_x_x outputs_offset_c3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(load_data353167_U0_outputs_offset_out_din),
    .if_full_n(outputs_offset_c3_full_n),
    .if_write(load_data353167_U0_outputs_offset_out_write),
    .if_dout(outputs_offset_c3_dout),
    .if_empty_n(outputs_offset_c3_empty_n),
    .if_read(output_result_U0_outputs_offset_read)
);

fifo_w16_d16_B output_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_pro_U0_output_buffer_V_din),
    .if_full_n(output_buffer_V_full_n),
    .if_write(compute_pro_U0_output_buffer_V_write),
    .if_dout(output_buffer_V_dout),
    .if_empty_n(output_buffer_V_empty_n),
    .if_read(output_result_U0_output_buffer_V_read)
);

fifo_w1_d2_A_x_x_x_x_x_x_x_x_x_x_x_x result_buffer_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(result_buffer_V_din),
    .if_full_n(result_buffer_V_full_n),
    .if_write(compute_pro_U0_result_buffer_V_write),
    .if_dout(result_buffer_V_dout),
    .if_empty_n(result_buffer_V_empty_n),
    .if_read(output_result_U0_result_buffer_V_read)
);

fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x result_n_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_pro_U0_result_n_V_din),
    .if_full_n(result_n_V_full_n),
    .if_write(compute_pro_U0_result_n_V_write),
    .if_dout(result_n_V_dout),
    .if_empty_n(result_n_V_empty_n),
    .if_read(output_result_U0_result_n_V_read)
);

fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x result_r_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_pro_U0_result_r_V_din),
    .if_full_n(result_r_V_full_n),
    .if_write(compute_pro_U0_result_r_V_write),
    .if_dout(result_r_V_dout),
    .if_empty_n(result_r_V_empty_n),
    .if_read(output_result_U0_result_r_V_read)
);

fifo_w32_d2_A_x_x_x_x_x_x_x_x_x_x_x_x result_c_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(compute_pro_U0_result_c_V_din),
    .if_full_n(result_c_V_full_n),
    .if_write(compute_pro_U0_result_c_V_write),
    .if_dout(result_c_V_dout),
    .if_empty_n(result_c_V_empty_n),
    .if_read(output_result_U0_result_c_V_read)
);

start_for_computeckv start_for_computeckv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_compute_pro_U0_din),
    .if_full_n(start_for_compute_pro_U0_full_n),
    .if_write(load_data353167_U0_start_write),
    .if_dout(start_for_compute_pro_U0_dout),
    .if_empty_n(start_for_compute_pro_U0_empty_n),
    .if_read(compute_pro_U0_ap_ready)
);

start_for_output_clv start_for_output_clv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_output_result_U0_din),
    .if_full_n(start_for_output_result_U0_full_n),
    .if_write(load_data353167_U0_start_write),
    .if_dout(start_for_output_result_U0_dout),
    .if_empty_n(start_for_output_result_U0_empty_n),
    .if_read(output_result_U0_ap_ready)
);

assign ap_done = output_result_U0_ap_done;

assign ap_idle = (output_result_U0_ap_idle & load_data353167_U0_ap_idle & compute_pro_U0_ap_idle);

assign ap_ready = load_data353167_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = output_result_U0_ap_done;

assign ap_sync_ready = load_data353167_U0_ap_ready;

assign cntl_V_din = output_result_U0_cntl_V_din;

assign cntl_V_write = output_result_U0_cntl_V_write;

assign compute_pro_U0_ap_continue = 1'b1;

assign compute_pro_U0_ap_start = start_for_compute_pro_U0_empty_n;

assign compute_pro_U0_data_buffer_V_dout = data_buffer_V_dout;

assign compute_pro_U0_start_full_n = 1'b1;

assign compute_pro_U0_start_write = 1'b0;

assign data_buffer_V_din = load_data353167_U0_data_buffer_V_din;

assign load_data353167_U0_ap_continue = 1'b1;

assign load_data353167_U0_ap_start = ap_start;

assign load_data353167_U0_start_full_n = (start_for_output_result_U0_full_n & start_for_compute_pro_U0_full_n);

assign m_axi_inputs_ARADDR = load_data353167_U0_m_axi_inputs_ARADDR;

assign m_axi_inputs_ARBURST = load_data353167_U0_m_axi_inputs_ARBURST;

assign m_axi_inputs_ARCACHE = load_data353167_U0_m_axi_inputs_ARCACHE;

assign m_axi_inputs_ARID = load_data353167_U0_m_axi_inputs_ARID;

assign m_axi_inputs_ARLEN = load_data353167_U0_m_axi_inputs_ARLEN;

assign m_axi_inputs_ARLOCK = load_data353167_U0_m_axi_inputs_ARLOCK;

assign m_axi_inputs_ARPROT = load_data353167_U0_m_axi_inputs_ARPROT;

assign m_axi_inputs_ARQOS = load_data353167_U0_m_axi_inputs_ARQOS;

assign m_axi_inputs_ARREGION = load_data353167_U0_m_axi_inputs_ARREGION;

assign m_axi_inputs_ARSIZE = load_data353167_U0_m_axi_inputs_ARSIZE;

assign m_axi_inputs_ARUSER = load_data353167_U0_m_axi_inputs_ARUSER;

assign m_axi_inputs_ARVALID = load_data353167_U0_m_axi_inputs_ARVALID;

assign m_axi_inputs_AWADDR = 32'd0;

assign m_axi_inputs_AWBURST = 2'd0;

assign m_axi_inputs_AWCACHE = 4'd0;

assign m_axi_inputs_AWID = 1'd0;

assign m_axi_inputs_AWLEN = 32'd0;

assign m_axi_inputs_AWLOCK = 2'd0;

assign m_axi_inputs_AWPROT = 3'd0;

assign m_axi_inputs_AWQOS = 4'd0;

assign m_axi_inputs_AWREGION = 4'd0;

assign m_axi_inputs_AWSIZE = 3'd0;

assign m_axi_inputs_AWUSER = 1'd0;

assign m_axi_inputs_AWVALID = 1'b0;

assign m_axi_inputs_BREADY = 1'b0;

assign m_axi_inputs_RREADY = load_data353167_U0_m_axi_inputs_RREADY;

assign m_axi_inputs_WDATA = 16'd0;

assign m_axi_inputs_WID = 1'd0;

assign m_axi_inputs_WLAST = 1'b0;

assign m_axi_inputs_WSTRB = 2'd0;

assign m_axi_inputs_WUSER = 1'd0;

assign m_axi_inputs_WVALID = 1'b0;

assign m_axi_outputs_ARADDR = 32'd0;

assign m_axi_outputs_ARBURST = 2'd0;

assign m_axi_outputs_ARCACHE = 4'd0;

assign m_axi_outputs_ARID = 1'd0;

assign m_axi_outputs_ARLEN = 32'd0;

assign m_axi_outputs_ARLOCK = 2'd0;

assign m_axi_outputs_ARPROT = 3'd0;

assign m_axi_outputs_ARQOS = 4'd0;

assign m_axi_outputs_ARREGION = 4'd0;

assign m_axi_outputs_ARSIZE = 3'd0;

assign m_axi_outputs_ARUSER = 1'd0;

assign m_axi_outputs_ARVALID = 1'b0;

assign m_axi_outputs_AWADDR = output_result_U0_m_axi_outputs_AWADDR;

assign m_axi_outputs_AWBURST = output_result_U0_m_axi_outputs_AWBURST;

assign m_axi_outputs_AWCACHE = output_result_U0_m_axi_outputs_AWCACHE;

assign m_axi_outputs_AWID = output_result_U0_m_axi_outputs_AWID;

assign m_axi_outputs_AWLEN = output_result_U0_m_axi_outputs_AWLEN;

assign m_axi_outputs_AWLOCK = output_result_U0_m_axi_outputs_AWLOCK;

assign m_axi_outputs_AWPROT = output_result_U0_m_axi_outputs_AWPROT;

assign m_axi_outputs_AWQOS = output_result_U0_m_axi_outputs_AWQOS;

assign m_axi_outputs_AWREGION = output_result_U0_m_axi_outputs_AWREGION;

assign m_axi_outputs_AWSIZE = output_result_U0_m_axi_outputs_AWSIZE;

assign m_axi_outputs_AWUSER = output_result_U0_m_axi_outputs_AWUSER;

assign m_axi_outputs_AWVALID = output_result_U0_m_axi_outputs_AWVALID;

assign m_axi_outputs_BREADY = output_result_U0_m_axi_outputs_BREADY;

assign m_axi_outputs_RREADY = 1'b0;

assign m_axi_outputs_WDATA = output_result_U0_m_axi_outputs_WDATA;

assign m_axi_outputs_WID = output_result_U0_m_axi_outputs_WID;

assign m_axi_outputs_WLAST = output_result_U0_m_axi_outputs_WLAST;

assign m_axi_outputs_WSTRB = output_result_U0_m_axi_outputs_WSTRB;

assign m_axi_outputs_WUSER = output_result_U0_m_axi_outputs_WUSER;

assign m_axi_outputs_WVALID = output_result_U0_m_axi_outputs_WVALID;

assign output_result_U0_ap_continue = ap_continue;

assign output_result_U0_ap_start = start_for_output_result_U0_empty_n;

assign output_result_U0_result_buffer_V_dout = result_buffer_V_dout;

assign output_result_U0_start_full_n = 1'b1;

assign output_result_U0_start_write = 1'b0;

assign result_buffer_V_din = compute_pro_U0_result_buffer_V_din;

assign start_for_compute_pro_U0_din = 1'b1;

assign start_for_output_result_U0_din = 1'b1;

endmodule //apply
