// generated by newgenasym  Wed Oct 22 14:55:33 2003


module \24lc512  (a, scl, sda, wp);
    output [2:0] a;
    input scl;
    input sda;
    output wp;


    initial
        begin
        end

endmodule
