Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jan 13 16:46:03 2021
| Host         : mayma-X556UV running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.235        0.000                      0                25341        0.019        0.000                      0                25341        3.000        0.000                       0                 12840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_fpga_0                     {0.000 5.000}      10.000          100.000         
system_i/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_system_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0          1.235        0.000                      0                24948        0.019        0.000                      0                24948        3.750        0.000                       0                 12836  
  clkfbout_system_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out1_system_clk_wiz_0  clk_out1_system_clk_wiz_0        4.963        0.000                      0                  393        0.536        0.000                      0                  393  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz/inst/clk_in1
  To Clock:  system_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][30][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.580ns (6.772%)  route 7.984ns (93.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns = ( 13.142 - 10.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.825     3.676    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X53Y117        FDSE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDSE (Prop_fdse_C_Q)         0.456     4.132 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/Q
                         net (fo=1640, routed)        7.984    12.116    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in
    SLICE_X49Y126        LUT5 (Prop_lut5_I3_O)        0.124    12.240 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][30][6]_i_1/O
                         net (fo=1, routed)           0.000    12.240    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][30][6]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][30][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.639    13.142    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X49Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][30][6]/C
                         clock pessimism              0.380    13.522    
                         clock uncertainty           -0.077    13.444    
    SLICE_X49Y126        FDRE (Setup_fdre_C_D)        0.031    13.475    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][30][6]
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][48][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 0.580ns (6.962%)  route 7.750ns (93.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns = ( 13.142 - 10.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.825     3.676    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X53Y117        FDSE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDSE (Prop_fdse_C_Q)         0.456     4.132 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/Q
                         net (fo=1640, routed)        7.750    11.882    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in
    SLICE_X48Y126        LUT5 (Prop_lut5_I3_O)        0.124    12.006 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState[V][48][1]_i_1/O
                         net (fo=1, routed)           0.000    12.006    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState[V][48][1]_i_1_n_0
    SLICE_X48Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][48][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.639    13.142    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X48Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][48][1]/C
                         clock pessimism              0.380    13.522    
                         clock uncertainty           -0.077    13.444    
    SLICE_X48Y126        FDRE (Setup_fdre_C_D)        0.032    13.476    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][48][1]
  -------------------------------------------------------------------
                         required time                         13.476    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][32][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.327ns  (logic 0.580ns (6.965%)  route 7.747ns (93.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns = ( 13.142 - 10.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.825     3.676    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X53Y117        FDSE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDSE (Prop_fdse_C_Q)         0.456     4.132 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/Q
                         net (fo=1640, routed)        7.747    11.879    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in
    SLICE_X49Y126        LUT5 (Prop_lut5_I3_O)        0.124    12.003 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][32][6]_i_1/O
                         net (fo=1, routed)           0.000    12.003    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][32][6]_i_1_n_0
    SLICE_X49Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][32][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.639    13.142    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X49Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][32][6]/C
                         clock pessimism              0.380    13.522    
                         clock uncertainty           -0.077    13.444    
    SLICE_X49Y126        FDRE (Setup_fdre_C_D)        0.031    13.475    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][32][6]
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][35][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 0.580ns (6.967%)  route 7.745ns (93.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 13.144 - 10.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.825     3.676    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X53Y117        FDSE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDSE (Prop_fdse_C_Q)         0.456     4.132 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/Q
                         net (fo=1640, routed)        7.745    11.877    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in
    SLICE_X46Y127        LUT5 (Prop_lut5_I3_O)        0.124    12.001 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][35][1]_i_1/O
                         net (fo=1, routed)           0.000    12.001    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][35][1]_i_1_n_0
    SLICE_X46Y127        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][35][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.641    13.144    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X46Y127        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][35][1]/C
                         clock pessimism              0.380    13.524    
                         clock uncertainty           -0.077    13.446    
    SLICE_X46Y127        FDRE (Setup_fdre_C_D)        0.079    13.525    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][35][1]
  -------------------------------------------------------------------
                         required time                         13.525    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][41][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 0.580ns (7.077%)  route 7.615ns (92.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 13.146 - 10.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.825     3.676    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X53Y117        FDSE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDSE (Prop_fdse_C_Q)         0.456     4.132 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/Q
                         net (fo=1640, routed)        7.615    11.747    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in
    SLICE_X45Y128        LUT5 (Prop_lut5_I3_O)        0.124    11.871 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][41][6]_i_1/O
                         net (fo=1, routed)           0.000    11.871    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][41][6]_i_1_n_0
    SLICE_X45Y128        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][41][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.643    13.146    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X45Y128        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][41][6]/C
                         clock pessimism              0.380    13.526    
                         clock uncertainty           -0.077    13.448    
    SLICE_X45Y128        FDRE (Setup_fdre_C_D)        0.032    13.480    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][41][6]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                         -11.871    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 0.580ns (7.106%)  route 7.582ns (92.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 13.143 - 10.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.825     3.676    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X53Y117        FDSE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDSE (Prop_fdse_C_Q)         0.456     4.132 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/Q
                         net (fo=1640, routed)        7.582    11.714    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in
    SLICE_X47Y126        LUT5 (Prop_lut5_I3_O)        0.124    11.838 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState[V][11][6]_i_1/O
                         net (fo=1, routed)           0.000    11.838    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState[V][11][6]_i_1_n_0
    SLICE_X47Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.640    13.143    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X47Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][11][6]/C
                         clock pessimism              0.380    13.523    
                         clock uncertainty           -0.077    13.445    
    SLICE_X47Y126        FDRE (Setup_fdre_C_D)        0.029    13.474    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][11][6]
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][24][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.580ns (7.107%)  route 7.580ns (92.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 13.143 - 10.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.825     3.676    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X53Y117        FDSE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDSE (Prop_fdse_C_Q)         0.456     4.132 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/Q
                         net (fo=1640, routed)        7.580    11.712    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in
    SLICE_X47Y126        LUT5 (Prop_lut5_I3_O)        0.124    11.836 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState[V][24][1]_i_1/O
                         net (fo=1, routed)           0.000    11.836    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState[V][24][1]_i_1_n_0
    SLICE_X47Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][24][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.640    13.143    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X47Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][24][1]/C
                         clock pessimism              0.380    13.523    
                         clock uncertainty           -0.077    13.445    
    SLICE_X47Y126        FDRE (Setup_fdre_C_D)        0.031    13.476    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][24][1]
  -------------------------------------------------------------------
                         required time                         13.476    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][11][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.181ns  (logic 0.580ns (7.089%)  route 7.601ns (92.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 13.143 - 10.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.825     3.676    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X53Y117        FDSE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDSE (Prop_fdse_C_Q)         0.456     4.132 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/Q
                         net (fo=1640, routed)        7.601    11.733    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in
    SLICE_X46Y126        LUT5 (Prop_lut5_I3_O)        0.124    11.857 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][11][6]_i_1/O
                         net (fo=1, routed)           0.000    11.857    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][11][6]_i_1_n_0
    SLICE_X46Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][11][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.640    13.143    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X46Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][11][6]/C
                         clock pessimism              0.380    13.523    
                         clock uncertainty           -0.077    13.445    
    SLICE_X46Y126        FDRE (Setup_fdre_C_D)        0.077    13.522    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][11][6]
  -------------------------------------------------------------------
                         required time                         13.522    
                         arrival time                         -11.857    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][35][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.580ns (7.092%)  route 7.598ns (92.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 13.143 - 10.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.825     3.676    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X53Y117        FDSE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDSE (Prop_fdse_C_Q)         0.456     4.132 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/Q
                         net (fo=1640, routed)        7.598    11.730    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in
    SLICE_X46Y126        LUT5 (Prop_lut5_I3_O)        0.124    11.854 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][35][2]_i_1/O
                         net (fo=1, routed)           0.000    11.854    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][35][2]_i_1_n_0
    SLICE_X46Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][35][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.640    13.143    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X46Y126        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][35][2]/C
                         clock pessimism              0.380    13.523    
                         clock uncertainty           -0.077    13.445    
    SLICE_X46Y126        FDRE (Setup_fdre_C_D)        0.081    13.526    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][35][2]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                         -11.854    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.580ns (7.161%)  route 7.519ns (92.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 13.146 - 10.000 ) 
    Source Clock Delay      (SCD):    3.676ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.825     3.676    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X53Y117        FDSE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDSE (Prop_fdse_C_Q)         0.456     4.132 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/stateShift_reg[4]/Q
                         net (fo=1640, routed)        7.519    11.651    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/p_2_in
    SLICE_X48Y129        LUT5 (Prop_lut5_I3_O)        0.124    11.775 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][4][5]_i_1/O
                         net (fo=1, routed)           0.000    11.775    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState[U][4][5]_i_1_n_0
    SLICE_X48Y129        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.643    13.146    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X48Y129        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][4][5]/C
                         clock pessimism              0.380    13.526    
                         clock uncertainty           -0.077    13.448    
    SLICE_X48Y129        FDRE (Setup_fdre_C_D)        0.032    13.480    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/wuState_reg[U][4][5]
  -------------------------------------------------------------------
                         required time                         13.480    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  1.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.655%)  route 0.150ns (50.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.561     1.572    system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X32Y50         FDRE                                         r  system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.148     1.720 r  system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[9]/Q
                         net (fo=1, routed)           0.150     1.870    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[9]
    SLICE_X32Y49         FDRE                                         r  system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.829     1.817    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X32Y49         FDRE                                         r  system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]/C
                         clock pessimism              0.023     1.840    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.011     1.851    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.498%)  route 0.151ns (50.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.561     1.572    system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X32Y50         FDRE                                         r  system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.148     1.720 r  system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[42]/Q
                         net (fo=1, routed)           0.151     1.871    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[29]
    SLICE_X32Y49         FDRE                                         r  system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.829     1.817    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X32Y49         FDRE                                         r  system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/C
                         clock pessimism              0.023     1.840    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.010     1.850    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.548     1.559    system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y72         FDCE                                         r  system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.134     1.834    system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X38Y72         RAMD32                                       r  system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.813     1.801    system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X38Y72         RAMD32                                       r  system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.229     1.572    
    SLICE_X38Y72         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.812    system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.548     1.559    system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y72         FDCE                                         r  system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.134     1.834    system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X38Y72         RAMD32                                       r  system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.813     1.801    system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X38Y72         RAMD32                                       r  system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.229     1.572    
    SLICE_X38Y72         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.812    system_i/RS_0/axi_protocol_converter_1/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/el_i_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/errorLocator_reg[8,6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.264%)  route 0.218ns (60.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.558     1.569    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X48Y98         FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/el_i_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/el_i_reg[8][6]/Q
                         net (fo=2, routed)           0.218     1.928    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/el_i_reg_n_0_[8][6]
    SLICE_X52Y97         FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/errorLocator_reg[8,6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.823     1.811    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X52Y97         FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/errorLocator_reg[8,6]/C
                         clock pessimism              0.018     1.829    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.075     1.904    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/errorLocator_reg[8,6]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/errorVal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/error_1_reg[5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.232%)  route 0.216ns (62.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/clk
    SLICE_X48Y87         FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/errorVal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.128     1.693 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/errorVal_reg[5]/Q
                         net (fo=1, routed)           0.216     1.909    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/Q[5]
    SLICE_X50Y84         SRL16E                                       r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/error_1_reg[5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.816     1.804    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/clk
    SLICE_X50Y84         SRL16E                                       r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/error_1_reg[5]_srl2/CLK
                         clock pessimism              0.018     1.822    
    SLICE_X50Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.883    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/error_1_reg[5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/el_i_reg[23][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/errorLocator_reg[23,0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.356%)  route 0.217ns (60.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.555     1.566    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X51Y98         FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/el_i_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/el_i_reg[23][0]/Q
                         net (fo=2, routed)           0.217     1.924    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/el_i_reg_n_0_[23][0]
    SLICE_X49Y95         FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/errorLocator_reg[23,0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.826     1.814    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X49Y95         FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/errorLocator_reg[23,0]/C
                         clock pessimism              0.018     1.832    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.066     1.898    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/errorLocator_reg[23,0]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.043%)  route 0.240ns (62.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.576     1.587    system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X27Y52         FDRE                                         r  system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  system_i/RS_0/encoder_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[56]/Q
                         net (fo=1, routed)           0.240     1.968    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[43]
    SLICE_X27Y47         FDRE                                         r  system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.858     1.846    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X27Y47         FDRE                                         r  system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
                         clock pessimism              0.023     1.869    
    SLICE_X27Y47         FDRE (Hold_fdre_C_D)         0.072     1.941    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/nextState_reg[V][20][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][23][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.973%)  route 0.202ns (52.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.623     1.634    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X51Y124        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/nextState_reg[V][20][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y124        FDRE (Prop_fdre_C_Q)         0.141     1.775 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/nextState_reg[V][20][1]/Q
                         net (fo=3, routed)           0.202     1.977    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/nextState_reg[V][20][7]_0[1]
    SLICE_X49Y122        LUT5 (Prop_lut5_I2_O)        0.045     2.022 r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState[V][23][1]_i_1/O
                         net (fo=1, routed)           0.000     2.022    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState[V][23][1]_i_1_n_0
    SLICE_X49Y122        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][23][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.899     1.887    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/clk
    SLICE_X49Y122        FDRE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][23][1]/C
                         clock pessimism              0.015     1.902    
    SLICE_X49Y122        FDRE (Hold_fdre_C_D)         0.092     1.994    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/mea_i/currentState_reg[V][23][1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.597%)  route 0.221ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.581     1.592    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X54Y47         FDRE                                         r  system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164     1.756 r  system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][3]/Q
                         net (fo=1, routed)           0.221     1.977    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.890     1.878    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y9          RAMB36E1                                     r  system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.229     1.649    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     1.945    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y32    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/inRam_i/data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y24    system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/outputFifo/fifoData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/reorderRam_i/data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/outputFifo/fifoData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y31    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/fifo_i/fifoData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16    system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/fifoData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y32    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/inRam_i/data_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24    system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/outputFifo/fifoData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y28    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/correct_i/reorderRam_i/data_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y16    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/outputFifo/fifoData_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y75    system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_7_6_8/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y75    system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_7_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y75    system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_7_6_8/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y75    system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_7_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y75    system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_7_6_8/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y38    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_1_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y38    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_1_6_8/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y38    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_1_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y38    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_1_6_8/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y38    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_1_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y51    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y51    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y51    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y51    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y51    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y51    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y51    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y51    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y50    system_i/RS_0/encoder_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y37    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/countFifo/fifoData_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0
  To Clock:  clkfbout_system_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   system_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  system_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.921%)  route 3.909ns (87.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.710     3.561    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.656     5.673    system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/resetn
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.797 f  system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/inAddress[7]_i_1__0/O
                         net (fo=192, routed)         2.253     8.050    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/SR[0]
    SLICE_X26Y30         FDCE                                         f  system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.558    13.061    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/clk
    SLICE_X26Y30         FDCE                                         r  system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[0]/C
                         clock pessimism              0.348    13.409    
                         clock uncertainty           -0.077    13.332    
    SLICE_X26Y30         FDCE (Recov_fdce_C_CLR)     -0.319    13.013    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.921%)  route 3.909ns (87.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.710     3.561    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.656     5.673    system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/resetn
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.797 f  system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/inAddress[7]_i_1__0/O
                         net (fo=192, routed)         2.253     8.050    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/SR[0]
    SLICE_X26Y30         FDCE                                         f  system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.558    13.061    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/clk
    SLICE_X26Y30         FDCE                                         r  system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[1]/C
                         clock pessimism              0.348    13.409    
                         clock uncertainty           -0.077    13.332    
    SLICE_X26Y30         FDCE (Recov_fdce_C_CLR)     -0.319    13.013    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.921%)  route 3.909ns (87.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.710     3.561    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.656     5.673    system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/resetn
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.797 f  system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/inAddress[7]_i_1__0/O
                         net (fo=192, routed)         2.253     8.050    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/SR[0]
    SLICE_X26Y30         FDCE                                         f  system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.558    13.061    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/clk
    SLICE_X26Y30         FDCE                                         r  system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[2]/C
                         clock pessimism              0.348    13.409    
                         clock uncertainty           -0.077    13.332    
    SLICE_X26Y30         FDCE (Recov_fdce_C_CLR)     -0.319    13.013    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.921%)  route 3.909ns (87.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 13.061 - 10.000 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.710     3.561    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.656     5.673    system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/resetn
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.124     5.797 f  system_i/RS_0/rsEncoderWrapper_0/U0/feeder_i/fifo_i/inAddress[7]_i_1__0/O
                         net (fo=192, routed)         2.253     8.050    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/SR[0]
    SLICE_X26Y30         FDCE                                         f  system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.558    13.061    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/clk
    SLICE_X26Y30         FDCE                                         r  system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[3]/C
                         clock pessimism              0.348    13.409    
                         clock uncertainty           -0.077    13.332    
    SLICE_X26Y30         FDCE (Recov_fdce_C_CLR)     -0.319    13.013    system_i/RS_0/rsEncoderWrapper_0/U0/outputStage_i/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.013    
                         arrival time                          -8.050    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.922%)  route 3.909ns (87.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.710     3.561    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.080     5.097    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/resetn
    SLICE_X61Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.221 f  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/i___0/O
                         net (fo=572, routed)         2.828     8.049    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/SR[0]
    SLICE_X60Y74         FDCE                                         f  system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.526    13.028    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/clk
    SLICE_X60Y74         FDCE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[1]/C
                         clock pessimism              0.498    13.526    
                         clock uncertainty           -0.077    13.448    
    SLICE_X60Y74         FDCE (Recov_fdce_C_CLR)     -0.405    13.043    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[1]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.922%)  route 3.909ns (87.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.710     3.561    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.080     5.097    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/resetn
    SLICE_X61Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.221 f  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/i___0/O
                         net (fo=572, routed)         2.828     8.049    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/SR[0]
    SLICE_X60Y74         FDCE                                         f  system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.526    13.028    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/clk
    SLICE_X60Y74         FDCE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[2]/C
                         clock pessimism              0.498    13.526    
                         clock uncertainty           -0.077    13.448    
    SLICE_X60Y74         FDCE (Recov_fdce_C_CLR)     -0.405    13.043    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[2]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.922%)  route 3.909ns (87.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.710     3.561    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.080     5.097    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/resetn
    SLICE_X61Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.221 f  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/i___0/O
                         net (fo=572, routed)         2.828     8.049    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/SR[0]
    SLICE_X60Y74         FDCE                                         f  system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.526    13.028    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/clk
    SLICE_X60Y74         FDCE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[5]/C
                         clock pessimism              0.498    13.526    
                         clock uncertainty           -0.077    13.448    
    SLICE_X60Y74         FDCE (Recov_fdce_C_CLR)     -0.405    13.043    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[5]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.922%)  route 3.909ns (87.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.710     3.561    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.080     5.097    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/resetn
    SLICE_X61Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.221 f  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/i___0/O
                         net (fo=572, routed)         2.828     8.049    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/SR[0]
    SLICE_X60Y74         FDCE                                         f  system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.526    13.028    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/clk
    SLICE_X60Y74         FDCE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[6]/C
                         clock pessimism              0.498    13.526    
                         clock uncertainty           -0.077    13.448    
    SLICE_X60Y74         FDCE (Recov_fdce_C_CLR)     -0.405    13.043    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[6]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.580ns (12.922%)  route 3.909ns (87.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.710     3.561    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.080     5.097    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/resetn
    SLICE_X61Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.221 f  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/i___0/O
                         net (fo=572, routed)         2.828     8.049    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/SR[0]
    SLICE_X60Y74         FDCE                                         f  system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.526    13.028    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/clk
    SLICE_X60Y74         FDCE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[7]/C
                         clock pessimism              0.498    13.526    
                         clock uncertainty           -0.077    13.448    
    SLICE_X60Y74         FDCE (Recov_fdce_C_CLR)     -0.405    13.043    system_i/RS_0/rsDecoderWrapper_0/U0/feeder_i/inCount_reg[7]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/count_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_clk_wiz_0 rise@10.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.580ns (13.048%)  route 3.865ns (86.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.679     3.679    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.812    -0.133 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.883     1.750    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.851 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.710     3.561    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X60Y65         FDRE                                         r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.456     4.017 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=19, routed)          1.080     5.097    system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/resetn
    SLICE_X61Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.221 f  system_i/RS_0/rsDecoderWrapper_0/U0/decoder_i/errors_i/i___0/O
                         net (fo=572, routed)         2.785     8.006    system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/SR[0]
    SLICE_X57Y72         FDCE                                         f  system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           3.134    13.134    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.442     9.691 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.720    11.411    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.502 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       1.526    13.028    system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/clk
    SLICE_X57Y72         FDCE                                         r  system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/count_reg[16]/C
                         clock pessimism              0.463    13.491    
                         clock uncertainty           -0.077    13.413    
    SLICE_X57Y72         FDCE (Recov_fdce_C_CLR)     -0.405    13.008    system_i/RS_0/rsDecoderWrapper_0/U0/outputStage_i/count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  5.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.885%)  route 0.292ns (61.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y65         FDRE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.706 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.771    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.227     2.043    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y65         FDPE                                         f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.820     1.808    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X46Y65         FDPE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.230     1.578    
    SLICE_X46Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     1.507    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.822%)  route 0.293ns (61.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y65         FDRE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.706 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.771    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.228     2.044    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y65         FDCE                                         f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.820     1.808    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y65         FDCE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.211     1.597    
    SLICE_X43Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.505    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.822%)  route 0.293ns (61.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y65         FDRE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.706 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.771    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.228     2.044    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y65         FDCE                                         f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.820     1.808    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y65         FDCE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.211     1.597    
    SLICE_X43Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.505    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.822%)  route 0.293ns (61.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y65         FDRE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.706 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.771    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.228     2.044    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y65         FDCE                                         f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.820     1.808    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y65         FDCE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.211     1.597    
    SLICE_X43Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.505    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.409%)  route 0.274ns (59.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y65         FDRE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.706 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.771    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.209     2.025    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X44Y66         FDCE                                         f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.819     1.807    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y66         FDCE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.229     1.578    
    SLICE_X44Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.486    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.234%)  route 0.276ns (59.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y65         FDRE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.706 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.771    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.027    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X44Y64         FDCE                                         f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.821     1.809    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y64         FDCE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.229     1.580    
    SLICE_X44Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.234%)  route 0.276ns (59.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y65         FDRE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.706 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.771    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.027    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X44Y64         FDCE                                         f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.821     1.809    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y64         FDCE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.229     1.580    
    SLICE_X44Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.234%)  route 0.276ns (59.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y65         FDRE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.706 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.771    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.027    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X44Y64         FDCE                                         f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.821     1.809    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y64         FDCE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.229     1.580    
    SLICE_X44Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.234%)  route 0.276ns (59.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y65         FDRE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.706 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.771    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.027    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X44Y64         FDCE                                         f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.821     1.809    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y64         FDCE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.229     1.580    
    SLICE_X44Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.234%)  route 0.276ns (59.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.169     0.441 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.985    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.011 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.554     1.565    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X47Y65         FDRE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.706 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.771    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X46Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.816 f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     2.027    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X44Y64         FDCE                                         f  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.855     1.855    system_i/clk_wiz/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.488     0.367 r  system_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.959    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.988 r  system_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=12840, routed)       0.821     1.809    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y64         FDCE                                         r  system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.229     1.580    
    SLICE_X44Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.488    system_i/RS_0/axi_protocol_converter_2/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.539    





