design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/femtorv32_petitbateau,FemtoRV32,RUN_2025.09.19_14.55.55,flow completed,1h11m26s0ms,0h34m42s0ms,13149.977911085793,31.123246196100006,1314.9977911085793,-1,21.962400000000002,3131.46,37438,0,0,0,0,0,0,0,39,39,0,0,7621747,454136,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,10061988004.0,0.0,31.85,31.38,18.82,18.1,-1,27873,32515,188,4299,0,0,0,31028,502,142,543,1777,3239,3074,1501,8648,2821,2838,44,119364,49851,52094,89297,40927,351533,7646770.656000001,0.396,0.777,0.000237,0.503,0.949,2.73e-05,0.647,1.14,3.31e-05,15.55,100.0,10.0,100,1,10,153.18,153.6,0.3,1,10,0.2,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
