// Seed: 2428836402
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input uwire id_8
    , id_11,
    output tri0 id_9
);
  always @(posedge 'b0) #1;
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1
    , id_4,
    output wand id_2
);
  wire  id_5;
  logic \id_6 ;
  ;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
