{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 13:16:03 2019 " "Info: Processing started: Thu May 02 13:16:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalTermProject -c finalTermProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalTermProject -c finalTermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a main.v(54) " "Info (10281): Verilog HDL Declaration information at main.v(54): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b main.v(54) " "Info (10281): Verilog HDL Declaration information at main.v(54): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c main.v(54) " "Info (10281): Verilog HDL Declaration information at main.v(54): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 8 8 " "Info: Found 8 design units, including 8 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalTermProject " "Info: Found entity 1: finalTermProject" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 input_pulse " "Info: Found entity 2: input_pulse" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 input_encoder " "Info: Found entity 3: input_encoder" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 conventionalLogic " "Info: Found entity 4: conventionalLogic" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 d_flip_flop " "Info: Found entity 5: d_flip_flop" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 clock_24 " "Info: Found entity 6: clock_24" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 dffs " "Info: Found entity 7: dffs" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 print " "Info: Found entity 8: print" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 102 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(14): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(17): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(19): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(20): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(22) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(22): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(95) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(95): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 95 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(96) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(96): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 96 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(97) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(97): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(23): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(25) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(25): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalTermProject " "Info: Elaborating entity \"finalTermProject\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_pulse input_pulse:comb_3 " "Info: Elaborating entity \"input_pulse\" for hierarchy \"input_pulse:comb_3\"" {  } { { "main.v" "comb_3" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop d_flip_flop:comb_4 " "Info: Elaborating entity \"d_flip_flop\" for hierarchy \"d_flip_flop:comb_4\"" {  } { { "main.v" "comb_4" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_encoder input_encoder:comb_5 " "Info: Elaborating entity \"input_encoder\" for hierarchy \"input_encoder:comb_5\"" {  } { { "main.v" "comb_5" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_24 clock_24:comb_6 " "Info: Elaborating entity \"clock_24\" for hierarchy \"clock_24:comb_6\"" {  } { { "main.v" "comb_6" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conventionalLogic conventionalLogic:comb_7 " "Info: Elaborating entity \"conventionalLogic\" for hierarchy \"conventionalLogic:comb_7\"" {  } { { "main.v" "comb_7" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffs dffs:comb_8 " "Info: Elaborating entity \"dffs\" for hierarchy \"dffs:comb_8\"" {  } { { "main.v" "comb_8" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "print print:comb_9 " "Info: Elaborating entity \"print\" for hierarchy \"print:comb_9\"" {  } { { "main.v" "comb_9" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clock_24:comb_6\|cnt\[21\] " "Info: Register \"clock_24:comb_6\|cnt\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clock_24:comb_6\|cnt\[22\] " "Info: Register \"clock_24:comb_6\|cnt\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clock_24:comb_6\|cnt\[23\] " "Info: Register \"clock_24:comb_6\|cnt\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "clock_24:comb_6\|cnt\[24\] " "Info: Register \"clock_24:comb_6\|cnt\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/finalTermProject.map.smsg " "Info: Generated suppressed messages file C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/finalTermProject.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Info: Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Info: Implemented 43 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 13:16:06 2019 " "Info: Processing ended: Thu May 02 13:16:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
