Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Jun 11 10:12:24 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                234         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            16          
TIMING-18  Warning           Missing input or output delay                              15          
TIMING-20  Warning           Non-clocked latch                                          183         
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2991)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (853)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2991)
---------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[12]_rep/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[1]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[26]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[27]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[29]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[2]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[31]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[3]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[4]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[5]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_if_id/inst_ff/qout_r_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (853)
--------------------------------------------------
 There are 853 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.196        0.000                      0                50775        0.058        0.000                      0                50775        8.750        0.000                       0                  8803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.196        0.000                      0                50775        0.058        0.000                      0                50775        8.750        0.000                       0                  8803  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_power/power_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 6.802ns (37.439%)  route 11.366ns (62.561%))
  Logic Levels:           15  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 24.864 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.773     7.428    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X31Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_524/O
                         net (fo=1, routed)           0.290     7.842    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  u_tinyriscv/u_avg/acc1_i_300/O
                         net (fo=5, routed)           0.541     8.507    u_tinyriscv/u_power/rib_mem_req_avg
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.124     8.631 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_27/O
                         net (fo=10, routed)          0.616     9.247    u_tinyriscv/u_avg/spi_ctrl_reg[31]_1
    SLICE_X31Y101        LUT4 (Prop_lut4_I1_O)        0.124     9.371 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.050    10.421    u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.850    12.395    u_uart_debug/_ram_reg_0_255_31_31
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.124    12.519 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         1.742    14.260    u_ram/_ram_reg_2048_2303_7_7/A0
    SLICE_X8Y49          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.384 r  u_ram/_ram_reg_2048_2303_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.384    u_ram/_ram_reg_2048_2303_7_7/OD
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.241    14.625 r  u_ram/_ram_reg_2048_2303_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.625    u_ram/_ram_reg_2048_2303_7_7/O0
    SLICE_X8Y49          MUXF8 (Prop_muxf8_I0_O)      0.098    14.723 r  u_ram/_ram_reg_2048_2303_7_7/F8/O
                         net (fo=1, routed)           1.055    15.779    u_ram/_ram_reg_2048_2303_7_7_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.319    16.098 r  u_ram/acc1_i_480/O
                         net (fo=3, routed)           0.000    16.098    u_ram/acc1_i_480_n_2
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.238    16.336 r  u_ram/acc1_i_265/O
                         net (fo=1, routed)           1.015    17.351    u_ram/acc1_i_265_n_2
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.298    17.649 r  u_ram/acc1_i_116/O
                         net (fo=2, routed)           0.859    18.508    u_tinyriscv/u_avg/power0__0_7
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  u_tinyriscv/u_avg/acc1_i_27/O
                         net (fo=12, routed)          0.750    19.382    u_tinyriscv/u_power/m0_data_o[7]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[0])
                                                      4.036    23.418 r  u_tinyriscv/u_power/power0__0/PCOUT[0]
                         net (fo=1, routed)           0.002    23.420    u_tinyriscv/u_power/power0__0_n_155
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.523    24.864    u_tinyriscv/u_power/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/CLK
                         clock pessimism              0.187    25.051    
                         clock uncertainty           -0.035    25.016    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    23.616    u_tinyriscv/u_power/power_reg
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_power/power_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 6.802ns (37.439%)  route 11.366ns (62.561%))
  Logic Levels:           15  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 24.864 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.773     7.428    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X31Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_524/O
                         net (fo=1, routed)           0.290     7.842    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  u_tinyriscv/u_avg/acc1_i_300/O
                         net (fo=5, routed)           0.541     8.507    u_tinyriscv/u_power/rib_mem_req_avg
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.124     8.631 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_27/O
                         net (fo=10, routed)          0.616     9.247    u_tinyriscv/u_avg/spi_ctrl_reg[31]_1
    SLICE_X31Y101        LUT4 (Prop_lut4_I1_O)        0.124     9.371 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.050    10.421    u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.850    12.395    u_uart_debug/_ram_reg_0_255_31_31
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.124    12.519 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         1.742    14.260    u_ram/_ram_reg_2048_2303_7_7/A0
    SLICE_X8Y49          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.384 r  u_ram/_ram_reg_2048_2303_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.384    u_ram/_ram_reg_2048_2303_7_7/OD
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.241    14.625 r  u_ram/_ram_reg_2048_2303_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.625    u_ram/_ram_reg_2048_2303_7_7/O0
    SLICE_X8Y49          MUXF8 (Prop_muxf8_I0_O)      0.098    14.723 r  u_ram/_ram_reg_2048_2303_7_7/F8/O
                         net (fo=1, routed)           1.055    15.779    u_ram/_ram_reg_2048_2303_7_7_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.319    16.098 r  u_ram/acc1_i_480/O
                         net (fo=3, routed)           0.000    16.098    u_ram/acc1_i_480_n_2
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.238    16.336 r  u_ram/acc1_i_265/O
                         net (fo=1, routed)           1.015    17.351    u_ram/acc1_i_265_n_2
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.298    17.649 r  u_ram/acc1_i_116/O
                         net (fo=2, routed)           0.859    18.508    u_tinyriscv/u_avg/power0__0_7
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  u_tinyriscv/u_avg/acc1_i_27/O
                         net (fo=12, routed)          0.750    19.382    u_tinyriscv/u_power/m0_data_o[7]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[10])
                                                      4.036    23.418 r  u_tinyriscv/u_power/power0__0/PCOUT[10]
                         net (fo=1, routed)           0.002    23.420    u_tinyriscv/u_power/power0__0_n_145
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.523    24.864    u_tinyriscv/u_power/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/CLK
                         clock pessimism              0.187    25.051    
                         clock uncertainty           -0.035    25.016    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    23.616    u_tinyriscv/u_power/power_reg
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_power/power_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 6.802ns (37.439%)  route 11.366ns (62.561%))
  Logic Levels:           15  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 24.864 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.773     7.428    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X31Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_524/O
                         net (fo=1, routed)           0.290     7.842    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  u_tinyriscv/u_avg/acc1_i_300/O
                         net (fo=5, routed)           0.541     8.507    u_tinyriscv/u_power/rib_mem_req_avg
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.124     8.631 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_27/O
                         net (fo=10, routed)          0.616     9.247    u_tinyriscv/u_avg/spi_ctrl_reg[31]_1
    SLICE_X31Y101        LUT4 (Prop_lut4_I1_O)        0.124     9.371 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.050    10.421    u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.850    12.395    u_uart_debug/_ram_reg_0_255_31_31
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.124    12.519 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         1.742    14.260    u_ram/_ram_reg_2048_2303_7_7/A0
    SLICE_X8Y49          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.384 r  u_ram/_ram_reg_2048_2303_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.384    u_ram/_ram_reg_2048_2303_7_7/OD
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.241    14.625 r  u_ram/_ram_reg_2048_2303_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.625    u_ram/_ram_reg_2048_2303_7_7/O0
    SLICE_X8Y49          MUXF8 (Prop_muxf8_I0_O)      0.098    14.723 r  u_ram/_ram_reg_2048_2303_7_7/F8/O
                         net (fo=1, routed)           1.055    15.779    u_ram/_ram_reg_2048_2303_7_7_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.319    16.098 r  u_ram/acc1_i_480/O
                         net (fo=3, routed)           0.000    16.098    u_ram/acc1_i_480_n_2
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.238    16.336 r  u_ram/acc1_i_265/O
                         net (fo=1, routed)           1.015    17.351    u_ram/acc1_i_265_n_2
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.298    17.649 r  u_ram/acc1_i_116/O
                         net (fo=2, routed)           0.859    18.508    u_tinyriscv/u_avg/power0__0_7
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  u_tinyriscv/u_avg/acc1_i_27/O
                         net (fo=12, routed)          0.750    19.382    u_tinyriscv/u_power/m0_data_o[7]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[11])
                                                      4.036    23.418 r  u_tinyriscv/u_power/power0__0/PCOUT[11]
                         net (fo=1, routed)           0.002    23.420    u_tinyriscv/u_power/power0__0_n_144
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.523    24.864    u_tinyriscv/u_power/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/CLK
                         clock pessimism              0.187    25.051    
                         clock uncertainty           -0.035    25.016    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    23.616    u_tinyriscv/u_power/power_reg
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_power/power_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 6.802ns (37.439%)  route 11.366ns (62.561%))
  Logic Levels:           15  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 24.864 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.773     7.428    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X31Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_524/O
                         net (fo=1, routed)           0.290     7.842    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  u_tinyriscv/u_avg/acc1_i_300/O
                         net (fo=5, routed)           0.541     8.507    u_tinyriscv/u_power/rib_mem_req_avg
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.124     8.631 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_27/O
                         net (fo=10, routed)          0.616     9.247    u_tinyriscv/u_avg/spi_ctrl_reg[31]_1
    SLICE_X31Y101        LUT4 (Prop_lut4_I1_O)        0.124     9.371 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.050    10.421    u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.850    12.395    u_uart_debug/_ram_reg_0_255_31_31
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.124    12.519 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         1.742    14.260    u_ram/_ram_reg_2048_2303_7_7/A0
    SLICE_X8Y49          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.384 r  u_ram/_ram_reg_2048_2303_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.384    u_ram/_ram_reg_2048_2303_7_7/OD
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.241    14.625 r  u_ram/_ram_reg_2048_2303_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.625    u_ram/_ram_reg_2048_2303_7_7/O0
    SLICE_X8Y49          MUXF8 (Prop_muxf8_I0_O)      0.098    14.723 r  u_ram/_ram_reg_2048_2303_7_7/F8/O
                         net (fo=1, routed)           1.055    15.779    u_ram/_ram_reg_2048_2303_7_7_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.319    16.098 r  u_ram/acc1_i_480/O
                         net (fo=3, routed)           0.000    16.098    u_ram/acc1_i_480_n_2
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.238    16.336 r  u_ram/acc1_i_265/O
                         net (fo=1, routed)           1.015    17.351    u_ram/acc1_i_265_n_2
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.298    17.649 r  u_ram/acc1_i_116/O
                         net (fo=2, routed)           0.859    18.508    u_tinyriscv/u_avg/power0__0_7
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  u_tinyriscv/u_avg/acc1_i_27/O
                         net (fo=12, routed)          0.750    19.382    u_tinyriscv/u_power/m0_data_o[7]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[12])
                                                      4.036    23.418 r  u_tinyriscv/u_power/power0__0/PCOUT[12]
                         net (fo=1, routed)           0.002    23.420    u_tinyriscv/u_power/power0__0_n_143
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.523    24.864    u_tinyriscv/u_power/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/CLK
                         clock pessimism              0.187    25.051    
                         clock uncertainty           -0.035    25.016    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    23.616    u_tinyriscv/u_power/power_reg
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_power/power_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 6.802ns (37.439%)  route 11.366ns (62.561%))
  Logic Levels:           15  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 24.864 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.773     7.428    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X31Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_524/O
                         net (fo=1, routed)           0.290     7.842    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  u_tinyriscv/u_avg/acc1_i_300/O
                         net (fo=5, routed)           0.541     8.507    u_tinyriscv/u_power/rib_mem_req_avg
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.124     8.631 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_27/O
                         net (fo=10, routed)          0.616     9.247    u_tinyriscv/u_avg/spi_ctrl_reg[31]_1
    SLICE_X31Y101        LUT4 (Prop_lut4_I1_O)        0.124     9.371 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.050    10.421    u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.850    12.395    u_uart_debug/_ram_reg_0_255_31_31
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.124    12.519 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         1.742    14.260    u_ram/_ram_reg_2048_2303_7_7/A0
    SLICE_X8Y49          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.384 r  u_ram/_ram_reg_2048_2303_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.384    u_ram/_ram_reg_2048_2303_7_7/OD
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.241    14.625 r  u_ram/_ram_reg_2048_2303_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.625    u_ram/_ram_reg_2048_2303_7_7/O0
    SLICE_X8Y49          MUXF8 (Prop_muxf8_I0_O)      0.098    14.723 r  u_ram/_ram_reg_2048_2303_7_7/F8/O
                         net (fo=1, routed)           1.055    15.779    u_ram/_ram_reg_2048_2303_7_7_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.319    16.098 r  u_ram/acc1_i_480/O
                         net (fo=3, routed)           0.000    16.098    u_ram/acc1_i_480_n_2
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.238    16.336 r  u_ram/acc1_i_265/O
                         net (fo=1, routed)           1.015    17.351    u_ram/acc1_i_265_n_2
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.298    17.649 r  u_ram/acc1_i_116/O
                         net (fo=2, routed)           0.859    18.508    u_tinyriscv/u_avg/power0__0_7
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  u_tinyriscv/u_avg/acc1_i_27/O
                         net (fo=12, routed)          0.750    19.382    u_tinyriscv/u_power/m0_data_o[7]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[13])
                                                      4.036    23.418 r  u_tinyriscv/u_power/power0__0/PCOUT[13]
                         net (fo=1, routed)           0.002    23.420    u_tinyriscv/u_power/power0__0_n_142
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.523    24.864    u_tinyriscv/u_power/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/CLK
                         clock pessimism              0.187    25.051    
                         clock uncertainty           -0.035    25.016    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    23.616    u_tinyriscv/u_power/power_reg
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_power/power_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 6.802ns (37.439%)  route 11.366ns (62.561%))
  Logic Levels:           15  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 24.864 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.773     7.428    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X31Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_524/O
                         net (fo=1, routed)           0.290     7.842    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  u_tinyriscv/u_avg/acc1_i_300/O
                         net (fo=5, routed)           0.541     8.507    u_tinyriscv/u_power/rib_mem_req_avg
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.124     8.631 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_27/O
                         net (fo=10, routed)          0.616     9.247    u_tinyriscv/u_avg/spi_ctrl_reg[31]_1
    SLICE_X31Y101        LUT4 (Prop_lut4_I1_O)        0.124     9.371 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.050    10.421    u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.850    12.395    u_uart_debug/_ram_reg_0_255_31_31
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.124    12.519 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         1.742    14.260    u_ram/_ram_reg_2048_2303_7_7/A0
    SLICE_X8Y49          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.384 r  u_ram/_ram_reg_2048_2303_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.384    u_ram/_ram_reg_2048_2303_7_7/OD
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.241    14.625 r  u_ram/_ram_reg_2048_2303_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.625    u_ram/_ram_reg_2048_2303_7_7/O0
    SLICE_X8Y49          MUXF8 (Prop_muxf8_I0_O)      0.098    14.723 r  u_ram/_ram_reg_2048_2303_7_7/F8/O
                         net (fo=1, routed)           1.055    15.779    u_ram/_ram_reg_2048_2303_7_7_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.319    16.098 r  u_ram/acc1_i_480/O
                         net (fo=3, routed)           0.000    16.098    u_ram/acc1_i_480_n_2
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.238    16.336 r  u_ram/acc1_i_265/O
                         net (fo=1, routed)           1.015    17.351    u_ram/acc1_i_265_n_2
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.298    17.649 r  u_ram/acc1_i_116/O
                         net (fo=2, routed)           0.859    18.508    u_tinyriscv/u_avg/power0__0_7
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  u_tinyriscv/u_avg/acc1_i_27/O
                         net (fo=12, routed)          0.750    19.382    u_tinyriscv/u_power/m0_data_o[7]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[14])
                                                      4.036    23.418 r  u_tinyriscv/u_power/power0__0/PCOUT[14]
                         net (fo=1, routed)           0.002    23.420    u_tinyriscv/u_power/power0__0_n_141
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.523    24.864    u_tinyriscv/u_power/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/CLK
                         clock pessimism              0.187    25.051    
                         clock uncertainty           -0.035    25.016    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    23.616    u_tinyriscv/u_power/power_reg
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_power/power_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 6.802ns (37.439%)  route 11.366ns (62.561%))
  Logic Levels:           15  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 24.864 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.773     7.428    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X31Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_524/O
                         net (fo=1, routed)           0.290     7.842    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  u_tinyriscv/u_avg/acc1_i_300/O
                         net (fo=5, routed)           0.541     8.507    u_tinyriscv/u_power/rib_mem_req_avg
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.124     8.631 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_27/O
                         net (fo=10, routed)          0.616     9.247    u_tinyriscv/u_avg/spi_ctrl_reg[31]_1
    SLICE_X31Y101        LUT4 (Prop_lut4_I1_O)        0.124     9.371 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.050    10.421    u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.850    12.395    u_uart_debug/_ram_reg_0_255_31_31
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.124    12.519 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         1.742    14.260    u_ram/_ram_reg_2048_2303_7_7/A0
    SLICE_X8Y49          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.384 r  u_ram/_ram_reg_2048_2303_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.384    u_ram/_ram_reg_2048_2303_7_7/OD
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.241    14.625 r  u_ram/_ram_reg_2048_2303_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.625    u_ram/_ram_reg_2048_2303_7_7/O0
    SLICE_X8Y49          MUXF8 (Prop_muxf8_I0_O)      0.098    14.723 r  u_ram/_ram_reg_2048_2303_7_7/F8/O
                         net (fo=1, routed)           1.055    15.779    u_ram/_ram_reg_2048_2303_7_7_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.319    16.098 r  u_ram/acc1_i_480/O
                         net (fo=3, routed)           0.000    16.098    u_ram/acc1_i_480_n_2
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.238    16.336 r  u_ram/acc1_i_265/O
                         net (fo=1, routed)           1.015    17.351    u_ram/acc1_i_265_n_2
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.298    17.649 r  u_ram/acc1_i_116/O
                         net (fo=2, routed)           0.859    18.508    u_tinyriscv/u_avg/power0__0_7
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  u_tinyriscv/u_avg/acc1_i_27/O
                         net (fo=12, routed)          0.750    19.382    u_tinyriscv/u_power/m0_data_o[7]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[15])
                                                      4.036    23.418 r  u_tinyriscv/u_power/power0__0/PCOUT[15]
                         net (fo=1, routed)           0.002    23.420    u_tinyriscv/u_power/power0__0_n_140
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.523    24.864    u_tinyriscv/u_power/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/CLK
                         clock pessimism              0.187    25.051    
                         clock uncertainty           -0.035    25.016    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    23.616    u_tinyriscv/u_power/power_reg
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_power/power_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 6.802ns (37.439%)  route 11.366ns (62.561%))
  Logic Levels:           15  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 24.864 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.773     7.428    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X31Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_524/O
                         net (fo=1, routed)           0.290     7.842    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  u_tinyriscv/u_avg/acc1_i_300/O
                         net (fo=5, routed)           0.541     8.507    u_tinyriscv/u_power/rib_mem_req_avg
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.124     8.631 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_27/O
                         net (fo=10, routed)          0.616     9.247    u_tinyriscv/u_avg/spi_ctrl_reg[31]_1
    SLICE_X31Y101        LUT4 (Prop_lut4_I1_O)        0.124     9.371 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.050    10.421    u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.850    12.395    u_uart_debug/_ram_reg_0_255_31_31
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.124    12.519 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         1.742    14.260    u_ram/_ram_reg_2048_2303_7_7/A0
    SLICE_X8Y49          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.384 r  u_ram/_ram_reg_2048_2303_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.384    u_ram/_ram_reg_2048_2303_7_7/OD
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.241    14.625 r  u_ram/_ram_reg_2048_2303_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.625    u_ram/_ram_reg_2048_2303_7_7/O0
    SLICE_X8Y49          MUXF8 (Prop_muxf8_I0_O)      0.098    14.723 r  u_ram/_ram_reg_2048_2303_7_7/F8/O
                         net (fo=1, routed)           1.055    15.779    u_ram/_ram_reg_2048_2303_7_7_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.319    16.098 r  u_ram/acc1_i_480/O
                         net (fo=3, routed)           0.000    16.098    u_ram/acc1_i_480_n_2
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.238    16.336 r  u_ram/acc1_i_265/O
                         net (fo=1, routed)           1.015    17.351    u_ram/acc1_i_265_n_2
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.298    17.649 r  u_ram/acc1_i_116/O
                         net (fo=2, routed)           0.859    18.508    u_tinyriscv/u_avg/power0__0_7
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  u_tinyriscv/u_avg/acc1_i_27/O
                         net (fo=12, routed)          0.750    19.382    u_tinyriscv/u_power/m0_data_o[7]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[16])
                                                      4.036    23.418 r  u_tinyriscv/u_power/power0__0/PCOUT[16]
                         net (fo=1, routed)           0.002    23.420    u_tinyriscv/u_power/power0__0_n_139
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.523    24.864    u_tinyriscv/u_power/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/CLK
                         clock pessimism              0.187    25.051    
                         clock uncertainty           -0.035    25.016    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    23.616    u_tinyriscv/u_power/power_reg
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_power/power_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 6.802ns (37.439%)  route 11.366ns (62.561%))
  Logic Levels:           15  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 24.864 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.773     7.428    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X31Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_524/O
                         net (fo=1, routed)           0.290     7.842    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  u_tinyriscv/u_avg/acc1_i_300/O
                         net (fo=5, routed)           0.541     8.507    u_tinyriscv/u_power/rib_mem_req_avg
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.124     8.631 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_27/O
                         net (fo=10, routed)          0.616     9.247    u_tinyriscv/u_avg/spi_ctrl_reg[31]_1
    SLICE_X31Y101        LUT4 (Prop_lut4_I1_O)        0.124     9.371 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.050    10.421    u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.850    12.395    u_uart_debug/_ram_reg_0_255_31_31
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.124    12.519 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         1.742    14.260    u_ram/_ram_reg_2048_2303_7_7/A0
    SLICE_X8Y49          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.384 r  u_ram/_ram_reg_2048_2303_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.384    u_ram/_ram_reg_2048_2303_7_7/OD
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.241    14.625 r  u_ram/_ram_reg_2048_2303_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.625    u_ram/_ram_reg_2048_2303_7_7/O0
    SLICE_X8Y49          MUXF8 (Prop_muxf8_I0_O)      0.098    14.723 r  u_ram/_ram_reg_2048_2303_7_7/F8/O
                         net (fo=1, routed)           1.055    15.779    u_ram/_ram_reg_2048_2303_7_7_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.319    16.098 r  u_ram/acc1_i_480/O
                         net (fo=3, routed)           0.000    16.098    u_ram/acc1_i_480_n_2
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.238    16.336 r  u_ram/acc1_i_265/O
                         net (fo=1, routed)           1.015    17.351    u_ram/acc1_i_265_n_2
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.298    17.649 r  u_ram/acc1_i_116/O
                         net (fo=2, routed)           0.859    18.508    u_tinyriscv/u_avg/power0__0_7
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  u_tinyriscv/u_avg/acc1_i_27/O
                         net (fo=12, routed)          0.750    19.382    u_tinyriscv/u_power/m0_data_o[7]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[17])
                                                      4.036    23.418 r  u_tinyriscv/u_power/power0__0/PCOUT[17]
                         net (fo=1, routed)           0.002    23.420    u_tinyriscv/u_power/power0__0_n_138
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.523    24.864    u_tinyriscv/u_power/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/CLK
                         clock pessimism              0.187    25.051    
                         clock uncertainty           -0.035    25.016    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    23.616    u_tinyriscv/u_power/power_reg
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_power/power_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.168ns  (logic 6.802ns (37.439%)  route 11.366ns (62.561%))
  Logic Levels:           15  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 24.864 - 20.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.773     7.428    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X31Y110        LUT6 (Prop_lut6_I4_O)        0.124     7.552 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_524/O
                         net (fo=1, routed)           0.290     7.842    u_tinyriscv/u_avg/ex_mem_req_o
    SLICE_X31Y109        LUT5 (Prop_lut5_I4_O)        0.124     7.966 r  u_tinyriscv/u_avg/acc1_i_300/O
                         net (fo=5, routed)           0.541     8.507    u_tinyriscv/u_power/rib_mem_req_avg
    SLICE_X28Y103        LUT5 (Prop_lut5_I2_O)        0.124     8.631 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_27/O
                         net (fo=10, routed)          0.616     9.247    u_tinyriscv/u_avg/spi_ctrl_reg[31]_1
    SLICE_X31Y101        LUT4 (Prop_lut4_I1_O)        0.124     9.371 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11/O
                         net (fo=45, routed)          1.050    10.421    u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_11_n_2
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    10.545 r  u_tinyriscv/u_avg/_ram_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          1.850    12.395    u_uart_debug/_ram_reg_0_255_31_31
    SLICE_X9Y60          LUT3 (Prop_lut3_I0_O)        0.124    12.519 r  u_uart_debug/_ram_reg_0_255_6_6_i_9/O
                         net (fo=192, routed)         1.742    14.260    u_ram/_ram_reg_2048_2303_7_7/A0
    SLICE_X8Y49          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    14.384 r  u_ram/_ram_reg_2048_2303_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.384    u_ram/_ram_reg_2048_2303_7_7/OD
    SLICE_X8Y49          MUXF7 (Prop_muxf7_I0_O)      0.241    14.625 r  u_ram/_ram_reg_2048_2303_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.625    u_ram/_ram_reg_2048_2303_7_7/O0
    SLICE_X8Y49          MUXF8 (Prop_muxf8_I0_O)      0.098    14.723 r  u_ram/_ram_reg_2048_2303_7_7/F8/O
                         net (fo=1, routed)           1.055    15.779    u_ram/_ram_reg_2048_2303_7_7_n_2
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.319    16.098 r  u_ram/acc1_i_480/O
                         net (fo=3, routed)           0.000    16.098    u_ram/acc1_i_480_n_2
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.238    16.336 r  u_ram/acc1_i_265/O
                         net (fo=1, routed)           1.015    17.351    u_ram/acc1_i_265_n_2
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.298    17.649 r  u_ram/acc1_i_116/O
                         net (fo=2, routed)           0.859    18.508    u_tinyriscv/u_avg/power0__0_7
    SLICE_X13Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  u_tinyriscv/u_avg/acc1_i_27/O
                         net (fo=12, routed)          0.750    19.382    u_tinyriscv/u_power/m0_data_o[7]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[18])
                                                      4.036    23.418 r  u_tinyriscv/u_power/power0__0/PCOUT[18]
                         net (fo=1, routed)           0.002    23.420    u_tinyriscv/u_power/power0__0_n_137
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.523    24.864    u_tinyriscv/u_power/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  u_tinyriscv/u_power/power_reg/CLK
                         clock pessimism              0.187    25.051    
                         clock uncertainty           -0.035    25.016    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    23.616    u_tinyriscv/u_power/power_reg
  -------------------------------------------------------------------
                         required time                         23.616    
                         arrival time                         -23.420    
  -------------------------------------------------------------------
                         slack                                  0.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_0/cycle_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.567     1.450    uart_0/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  uart_0/cycle_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart_0/cycle_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.741    uart_0/cycle_cnt_reg[6]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  uart_0/cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    uart_0/cycle_cnt_reg[4]_i_1_n_2
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.937 r  uart_0/cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.937    uart_0/cycle_cnt_reg[8]_i_1_n_2
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.990 r  uart_0/cycle_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.990    uart_0/cycle_cnt_reg[12]_i_1_n_9
    SLICE_X56Y100        FDRE                                         r  uart_0/cycle_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.920     2.048    uart_0/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  uart_0/cycle_cnt_reg[12]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    uart_0/cycle_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uart_0/cycle_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.567     1.450    uart_0/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  uart_0/cycle_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart_0/cycle_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.741    uart_0/cycle_cnt_reg[6]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  uart_0/cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    uart_0/cycle_cnt_reg[4]_i_1_n_2
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.937 r  uart_0/cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.937    uart_0/cycle_cnt_reg[8]_i_1_n_2
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.003 r  uart_0/cycle_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.003    uart_0/cycle_cnt_reg[12]_i_1_n_7
    SLICE_X56Y100        FDRE                                         r  uart_0/cycle_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.920     2.048    uart_0/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  uart_0/cycle_cnt_reg[14]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    uart_0/cycle_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/inst_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.227ns (52.170%)  route 0.208ns (47.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.634     1.518    u_tinyriscv/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X35Y119        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y119        FDRE (Prop_fdre_C_Q)         0.128     1.646 r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]/Q
                         net (fo=4, routed)           0.208     1.854    u_tinyriscv/u_if_id/inst_addr_ff/if_inst_addr_o[29]
    SLICE_X37Y120        LUT6 (Prop_lut6_I0_O)        0.099     1.953 r  u_tinyriscv/u_if_id/inst_addr_ff/inst_addr[31]_i_1/O
                         net (fo=1, routed)           0.000     1.953    u_tinyriscv/u_clint/D[29]
    SLICE_X37Y120        FDRE                                         r  u_tinyriscv/u_clint/inst_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.905     2.033    u_tinyriscv/u_clint/clk_IBUF_BUFG
    SLICE_X37Y120        FDRE                                         r  u_tinyriscv/u_clint/inst_addr_reg[31]/C
                         clock pessimism             -0.253     1.779    
    SLICE_X37Y120        FDRE (Hold_fdre_C_D)         0.092     1.871    u_tinyriscv/u_clint/inst_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_uart_debug/rx_data_reg[128][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_debug/write_mem_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.649%)  route 0.261ns (58.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.560     1.443    u_uart_debug/clk_IBUF_BUFG
    SLICE_X35Y53         FDRE                                         r  u_uart_debug/rx_data_reg[128][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u_uart_debug/rx_data_reg[128][2]/Q
                         net (fo=5, routed)           0.261     1.845    u_uart_debug/rx_data_reg_n_2_[128][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.890 r  u_uart_debug/write_mem_data[26]_i_1/O
                         net (fo=1, routed)           0.000     1.890    u_uart_debug/write_mem_data[26]_i_1_n_2
    SLICE_X39Y47         FDRE                                         r  u_uart_debug/write_mem_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.833     1.960    u_uart_debug/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  u_uart_debug/write_mem_data_reg[26]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091     1.807    u_uart_debug/write_mem_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_mac/mac_dst_reg_addr_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.092%)  route 0.273ns (65.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.637     1.521    u_tinyriscv/u_id_ex/reg_waddr_ff/clk_IBUF_BUFG
    SLICE_X36Y133        FDRE                                         r  u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  u_tinyriscv/u_id_ex/reg_waddr_ff/qout_r_reg[1]/Q
                         net (fo=5, routed)           0.273     1.934    u_tinyriscv/u_mac/mac_dst_reg_addr_i[1]
    SLICE_X24Y133        FDRE                                         r  u_tinyriscv/u_mac/mac_dst_reg_addr_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.911     2.039    u_tinyriscv/u_mac/clk_IBUF_BUFG
    SLICE_X24Y133        FDRE                                         r  u_tinyriscv/u_mac/mac_dst_reg_addr_o_reg[1]/C
                         clock pessimism             -0.253     1.785    
    SLICE_X24Y133        FDRE (Hold_fdre_C_D)         0.066     1.851    u_tinyriscv/u_mac/mac_dst_reg_addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_pc_reg/pc_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.316%)  route 0.270ns (65.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.641     1.525    u_tinyriscv/u_pc_reg/clk_IBUF_BUFG
    SLICE_X33Y111        FDRE                                         r  u_tinyriscv/u_pc_reg/pc_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y111        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  u_tinyriscv/u_pc_reg/pc_o_reg[25]/Q
                         net (fo=2, routed)           0.270     1.936    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]_0[25]
    SLICE_X37Y116        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.909     2.037    u_tinyriscv/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X37Y116        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[25]/C
                         clock pessimism             -0.253     1.783    
    SLICE_X37Y116        FDRE (Hold_fdre_C_D)         0.066     1.849    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.630     1.514    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDCE (Prop_fdce_C_Q)         0.128     1.642 r  u_jtag_top/u_jtag_dm/data0_reg[12]/Q
                         net (fo=2, routed)           0.238     1.879    u_jtag_top/u_jtag_dm/data0_reg_n_2_[12]
    SLICE_X32Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.901     2.029    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X32Y123        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[12]/C
                         clock pessimism             -0.253     1.775    
    SLICE_X32Y123        FDCE (Hold_fdce_C_D)         0.016     1.791    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_uart_debug/rx_data_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_debug/write_mem_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.478%)  route 0.262ns (58.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.564     1.447    u_uart_debug/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  u_uart_debug/rx_data_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_uart_debug/rx_data_reg[4][6]/Q
                         net (fo=6, routed)           0.262     1.851    u_uart_debug/in150[30]
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  u_uart_debug/write_mem_data[30]_i_1/O
                         net (fo=1, routed)           0.000     1.896    u_uart_debug/write_mem_data[30]_i_1_n_2
    SLICE_X31Y53         FDRE                                         r  u_uart_debug/write_mem_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.829     1.957    u_uart_debug/clk_IBUF_BUFG
    SLICE_X31Y53         FDRE                                         r  u_uart_debug/write_mem_data_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.092     1.805    u_uart_debug/write_mem_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_0/cycle_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.567     1.450    uart_0/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  uart_0/cycle_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uart_0/cycle_cnt_reg[6]/Q
                         net (fo=2, routed)           0.127     1.741    uart_0/cycle_cnt_reg[6]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.897 r  uart_0/cycle_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    uart_0/cycle_cnt_reg[4]_i_1_n_2
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.937 r  uart_0/cycle_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.937    uart_0/cycle_cnt_reg[8]_i_1_n_2
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.026 r  uart_0/cycle_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.026    uart_0/cycle_cnt_reg[12]_i_1_n_8
    SLICE_X56Y100        FDRE                                         r  uart_0/cycle_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.920     2.048    uart_0/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  uart_0/cycle_cnt_reg[13]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    uart_0/cycle_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_pc_reg/pc_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.605%)  route 0.253ns (66.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.642     1.526    u_tinyriscv/u_pc_reg/clk_IBUF_BUFG
    SLICE_X33Y109        FDRE                                         r  u_tinyriscv/u_pc_reg/pc_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.128     1.654 r  u_tinyriscv/u_pc_reg/pc_o_reg[8]/Q
                         net (fo=4, routed)           0.253     1.907    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[31]_0[8]
    SLICE_X39Y108        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.915     2.043    u_tinyriscv/u_if_id/inst_addr_ff/clk_IBUF_BUFG
    SLICE_X39Y108        FDRE                                         r  u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[8]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X39Y108        FDRE (Hold_fdre_C_D)         0.022     1.811    u_tinyriscv/u_if_id/inst_addr_ff/qout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y44    u_tinyriscv/u_avg/product0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y30    u_tinyriscv/u_power/product0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y39    u_tinyriscv/u_power/product_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X0Y41    u_tinyriscv/u_avg/product_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X0Y37    u_tinyriscv/u_power/power0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         20.000      17.846     DSP48_X0Y33    u_tinyriscv/u_power/power_reg/CLK
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X7Y121   over_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X4Y112   succ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X47Y99   gpio_0/gpio_ctrl_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y94   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y94   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y68   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y94   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X46Y94   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           733 Endpoints
Min Delay           733 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.747ns  (logic 4.432ns (14.899%)  route 25.315ns (85.101%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)        6.389     7.841    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.993 f  u_tinyriscv/u_ex/rx_data[65][7]_i_4/O
                         net (fo=5, routed)           1.979     9.972    u_tinyriscv/u_power/spi_data[31]_i_8
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.326    10.298 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_28/O
                         net (fo=8, routed)           0.334    10.632    u_jtag_top/u_jtag_dm/timer_value_reg[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_jtag_top/u_jtag_dm/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.178    11.934    u_tinyriscv/u_avg/_rom_reg_0_255_0_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.058 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          2.209    14.268    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.152    14.420 r  u_uart_debug/_rom_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         1.934    16.353    u_rom/_rom_reg_2816_3071_31_31/A0
    SLICE_X14Y45         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    16.679 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.679    u_rom/_rom_reg_2816_3071_31_31/OD
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.920 r  u_rom/_rom_reg_2816_3071_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.920    u_rom/_rom_reg_2816_3071_31_31/O0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.018 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.186    18.204    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319    18.523 r  u_rom/qout_r[31]_i_12/O
                         net (fo=2, routed)           0.000    18.523    u_rom/qout_r[31]_i_12_n_2
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.735 r  u_rom/acc1_i_305/O
                         net (fo=1, routed)           0.000    18.735    u_rom/acc1_i_305_n_2
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.094    18.829 r  u_rom/acc1_i_154/O
                         net (fo=1, routed)           1.726    20.556    u_tinyriscv/u_avg/data_o0[28]
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.316    20.872 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           0.447    21.319    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.443 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=11, routed)          2.875    24.318    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X22Y127        LUT6 (Prop_lut6_I0_O)        0.124    24.442 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=4, routed)           1.382    25.824    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    25.948 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=15, routed)          2.610    28.558    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X29Y134        LUT6 (Prop_lut6_I2_O)        0.124    28.682 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_1/O
                         net (fo=1, routed)           1.064    29.747    u_tinyriscv/u_ex/regs[1][31]_i_5[28]
    SLICE_X31Y123        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.732ns  (logic 4.432ns (14.906%)  route 25.300ns (85.094%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)        6.389     7.841    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.993 f  u_tinyriscv/u_ex/rx_data[65][7]_i_4/O
                         net (fo=5, routed)           1.979     9.972    u_tinyriscv/u_power/spi_data[31]_i_8
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.326    10.298 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_28/O
                         net (fo=8, routed)           0.334    10.632    u_jtag_top/u_jtag_dm/timer_value_reg[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_jtag_top/u_jtag_dm/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.178    11.934    u_tinyriscv/u_avg/_rom_reg_0_255_0_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.058 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          2.209    14.268    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.152    14.420 r  u_uart_debug/_rom_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         1.934    16.353    u_rom/_rom_reg_2816_3071_31_31/A0
    SLICE_X14Y45         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    16.679 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.679    u_rom/_rom_reg_2816_3071_31_31/OD
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.920 r  u_rom/_rom_reg_2816_3071_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.920    u_rom/_rom_reg_2816_3071_31_31/O0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.018 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.186    18.204    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319    18.523 r  u_rom/qout_r[31]_i_12/O
                         net (fo=2, routed)           0.000    18.523    u_rom/qout_r[31]_i_12_n_2
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.735 r  u_rom/acc1_i_305/O
                         net (fo=1, routed)           0.000    18.735    u_rom/acc1_i_305_n_2
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.094    18.829 r  u_rom/acc1_i_154/O
                         net (fo=1, routed)           1.726    20.556    u_tinyriscv/u_avg/data_o0[28]
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.316    20.872 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           0.447    21.319    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.443 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=11, routed)          2.875    24.318    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X22Y127        LUT6 (Prop_lut6_I0_O)        0.124    24.442 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=4, routed)           1.382    25.824    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    25.948 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=15, routed)          2.520    28.468    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X29Y132        LUT6 (Prop_lut6_I2_O)        0.124    28.592 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_1/O
                         net (fo=1, routed)           1.140    29.732    u_tinyriscv/u_ex/regs[1][31]_i_5[31]
    SLICE_X25Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.377ns  (logic 4.432ns (15.086%)  route 24.945ns (84.914%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)        6.389     7.841    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.993 f  u_tinyriscv/u_ex/rx_data[65][7]_i_4/O
                         net (fo=5, routed)           1.979     9.972    u_tinyriscv/u_power/spi_data[31]_i_8
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.326    10.298 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_28/O
                         net (fo=8, routed)           0.334    10.632    u_jtag_top/u_jtag_dm/timer_value_reg[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_jtag_top/u_jtag_dm/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.178    11.934    u_tinyriscv/u_avg/_rom_reg_0_255_0_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.058 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          2.209    14.268    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.152    14.420 r  u_uart_debug/_rom_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         1.934    16.353    u_rom/_rom_reg_2816_3071_31_31/A0
    SLICE_X14Y45         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    16.679 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.679    u_rom/_rom_reg_2816_3071_31_31/OD
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.920 r  u_rom/_rom_reg_2816_3071_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.920    u_rom/_rom_reg_2816_3071_31_31/O0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.018 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.186    18.204    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319    18.523 r  u_rom/qout_r[31]_i_12/O
                         net (fo=2, routed)           0.000    18.523    u_rom/qout_r[31]_i_12_n_2
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.735 r  u_rom/acc1_i_305/O
                         net (fo=1, routed)           0.000    18.735    u_rom/acc1_i_305_n_2
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.094    18.829 r  u_rom/acc1_i_154/O
                         net (fo=1, routed)           1.726    20.556    u_tinyriscv/u_avg/data_o0[28]
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.316    20.872 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           0.447    21.319    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.443 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=11, routed)          2.875    24.318    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X22Y127        LUT6 (Prop_lut6_I0_O)        0.124    24.442 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=4, routed)           1.382    25.824    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    25.948 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=15, routed)          2.618    28.566    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X28Y129        LUT6 (Prop_lut6_I2_O)        0.124    28.690 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.688    29.377    u_tinyriscv/u_ex/regs[1][31]_i_5[25]
    SLICE_X31Y123        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.163ns  (logic 4.432ns (15.197%)  route 24.731ns (84.803%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)        6.389     7.841    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.993 f  u_tinyriscv/u_ex/rx_data[65][7]_i_4/O
                         net (fo=5, routed)           1.979     9.972    u_tinyriscv/u_power/spi_data[31]_i_8
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.326    10.298 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_28/O
                         net (fo=8, routed)           0.334    10.632    u_jtag_top/u_jtag_dm/timer_value_reg[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_jtag_top/u_jtag_dm/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.178    11.934    u_tinyriscv/u_avg/_rom_reg_0_255_0_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.058 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          2.209    14.268    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.152    14.420 r  u_uart_debug/_rom_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         1.934    16.353    u_rom/_rom_reg_2816_3071_31_31/A0
    SLICE_X14Y45         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    16.679 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.679    u_rom/_rom_reg_2816_3071_31_31/OD
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.920 r  u_rom/_rom_reg_2816_3071_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.920    u_rom/_rom_reg_2816_3071_31_31/O0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.018 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.186    18.204    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319    18.523 r  u_rom/qout_r[31]_i_12/O
                         net (fo=2, routed)           0.000    18.523    u_rom/qout_r[31]_i_12_n_2
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.735 r  u_rom/acc1_i_305/O
                         net (fo=1, routed)           0.000    18.735    u_rom/acc1_i_305_n_2
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.094    18.829 r  u_rom/acc1_i_154/O
                         net (fo=1, routed)           1.726    20.556    u_tinyriscv/u_avg/data_o0[28]
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.316    20.872 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           0.447    21.319    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.443 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=11, routed)          2.875    24.318    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X22Y127        LUT6 (Prop_lut6_I0_O)        0.124    24.442 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=4, routed)           1.382    25.824    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    25.948 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=15, routed)          2.387    28.335    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X28Y134        LUT6 (Prop_lut6_I2_O)        0.124    28.459 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.704    29.163    u_tinyriscv/u_ex/regs[1][31]_i_5[27]
    SLICE_X27Y128        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.064ns  (logic 4.432ns (15.249%)  route 24.632ns (84.751%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)        6.389     7.841    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.993 f  u_tinyriscv/u_ex/rx_data[65][7]_i_4/O
                         net (fo=5, routed)           1.979     9.972    u_tinyriscv/u_power/spi_data[31]_i_8
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.326    10.298 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_28/O
                         net (fo=8, routed)           0.334    10.632    u_jtag_top/u_jtag_dm/timer_value_reg[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_jtag_top/u_jtag_dm/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.178    11.934    u_tinyriscv/u_avg/_rom_reg_0_255_0_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.058 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          2.209    14.268    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.152    14.420 r  u_uart_debug/_rom_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         1.934    16.353    u_rom/_rom_reg_2816_3071_31_31/A0
    SLICE_X14Y45         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    16.679 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.679    u_rom/_rom_reg_2816_3071_31_31/OD
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.920 r  u_rom/_rom_reg_2816_3071_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.920    u_rom/_rom_reg_2816_3071_31_31/O0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.018 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.186    18.204    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319    18.523 r  u_rom/qout_r[31]_i_12/O
                         net (fo=2, routed)           0.000    18.523    u_rom/qout_r[31]_i_12_n_2
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.735 r  u_rom/acc1_i_305/O
                         net (fo=1, routed)           0.000    18.735    u_rom/acc1_i_305_n_2
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.094    18.829 r  u_rom/acc1_i_154/O
                         net (fo=1, routed)           1.726    20.556    u_tinyriscv/u_avg/data_o0[28]
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.316    20.872 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           0.447    21.319    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.443 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=11, routed)          2.875    24.318    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X22Y127        LUT6 (Prop_lut6_I0_O)        0.124    24.442 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=4, routed)           1.382    25.824    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    25.948 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=15, routed)          2.047    27.995    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X29Y133        LUT6 (Prop_lut6_I2_O)        0.124    28.119 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.945    29.064    u_tinyriscv/u_ex/regs[1][31]_i_5[29]
    SLICE_X25Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.944ns  (logic 4.432ns (15.312%)  route 24.512ns (84.688%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)        6.389     7.841    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.993 f  u_tinyriscv/u_ex/rx_data[65][7]_i_4/O
                         net (fo=5, routed)           1.979     9.972    u_tinyriscv/u_power/spi_data[31]_i_8
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.326    10.298 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_28/O
                         net (fo=8, routed)           0.334    10.632    u_jtag_top/u_jtag_dm/timer_value_reg[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_jtag_top/u_jtag_dm/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.178    11.934    u_tinyriscv/u_avg/_rom_reg_0_255_0_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.058 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          2.209    14.268    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.152    14.420 r  u_uart_debug/_rom_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         1.934    16.353    u_rom/_rom_reg_2816_3071_31_31/A0
    SLICE_X14Y45         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    16.679 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.679    u_rom/_rom_reg_2816_3071_31_31/OD
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.920 r  u_rom/_rom_reg_2816_3071_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.920    u_rom/_rom_reg_2816_3071_31_31/O0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.018 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.186    18.204    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319    18.523 r  u_rom/qout_r[31]_i_12/O
                         net (fo=2, routed)           0.000    18.523    u_rom/qout_r[31]_i_12_n_2
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.735 r  u_rom/acc1_i_305/O
                         net (fo=1, routed)           0.000    18.735    u_rom/acc1_i_305_n_2
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.094    18.829 r  u_rom/acc1_i_154/O
                         net (fo=1, routed)           1.726    20.556    u_tinyriscv/u_avg/data_o0[28]
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.316    20.872 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           0.447    21.319    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.443 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=11, routed)          2.875    24.318    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X22Y127        LUT6 (Prop_lut6_I0_O)        0.124    24.442 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=4, routed)           1.382    25.824    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    25.948 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=15, routed)          1.959    27.907    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X26Y134        LUT6 (Prop_lut6_I2_O)        0.124    28.031 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.913    28.944    u_tinyriscv/u_ex/regs[1][31]_i_5[30]
    SLICE_X25Y129        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.464ns  (logic 4.432ns (15.571%)  route 24.032ns (84.429%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)        6.389     7.841    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.993 f  u_tinyriscv/u_ex/rx_data[65][7]_i_4/O
                         net (fo=5, routed)           1.979     9.972    u_tinyriscv/u_power/spi_data[31]_i_8
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.326    10.298 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_28/O
                         net (fo=8, routed)           0.334    10.632    u_jtag_top/u_jtag_dm/timer_value_reg[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_jtag_top/u_jtag_dm/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.178    11.934    u_tinyriscv/u_avg/_rom_reg_0_255_0_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.058 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          2.209    14.268    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.152    14.420 r  u_uart_debug/_rom_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         1.934    16.353    u_rom/_rom_reg_2816_3071_31_31/A0
    SLICE_X14Y45         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    16.679 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.679    u_rom/_rom_reg_2816_3071_31_31/OD
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.920 r  u_rom/_rom_reg_2816_3071_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.920    u_rom/_rom_reg_2816_3071_31_31/O0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.018 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.186    18.204    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319    18.523 r  u_rom/qout_r[31]_i_12/O
                         net (fo=2, routed)           0.000    18.523    u_rom/qout_r[31]_i_12_n_2
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.735 r  u_rom/acc1_i_305/O
                         net (fo=1, routed)           0.000    18.735    u_rom/acc1_i_305_n_2
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.094    18.829 r  u_rom/acc1_i_154/O
                         net (fo=1, routed)           1.726    20.556    u_tinyriscv/u_avg/data_o0[28]
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.316    20.872 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           0.447    21.319    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.443 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=11, routed)          2.875    24.318    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X22Y127        LUT6 (Prop_lut6_I0_O)        0.124    24.442 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=4, routed)           1.382    25.824    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    25.948 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=15, routed)          1.612    27.560    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X22Y131        LUT6 (Prop_lut6_I2_O)        0.124    27.684 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.780    28.464    u_tinyriscv/u_ex/regs[1][31]_i_5[26]
    SLICE_X23Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.371ns  (logic 4.432ns (15.622%)  route 23.939ns (84.378%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)        6.389     7.841    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.993 f  u_tinyriscv/u_ex/rx_data[65][7]_i_4/O
                         net (fo=5, routed)           1.979     9.972    u_tinyriscv/u_power/spi_data[31]_i_8
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.326    10.298 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_28/O
                         net (fo=8, routed)           0.334    10.632    u_jtag_top/u_jtag_dm/timer_value_reg[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_jtag_top/u_jtag_dm/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.178    11.934    u_tinyriscv/u_avg/_rom_reg_0_255_0_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.058 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          2.209    14.268    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.152    14.420 r  u_uart_debug/_rom_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         1.934    16.353    u_rom/_rom_reg_2816_3071_31_31/A0
    SLICE_X14Y45         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    16.679 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.679    u_rom/_rom_reg_2816_3071_31_31/OD
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.920 r  u_rom/_rom_reg_2816_3071_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.920    u_rom/_rom_reg_2816_3071_31_31/O0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.018 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.186    18.204    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319    18.523 r  u_rom/qout_r[31]_i_12/O
                         net (fo=2, routed)           0.000    18.523    u_rom/qout_r[31]_i_12_n_2
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.735 r  u_rom/acc1_i_305/O
                         net (fo=1, routed)           0.000    18.735    u_rom/acc1_i_305_n_2
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.094    18.829 r  u_rom/acc1_i_154/O
                         net (fo=1, routed)           1.726    20.556    u_tinyriscv/u_avg/data_o0[28]
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.316    20.872 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           0.447    21.319    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.443 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=11, routed)          2.875    24.318    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X22Y127        LUT6 (Prop_lut6_I0_O)        0.124    24.442 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=4, routed)           1.382    25.824    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    25.948 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=15, routed)          1.920    27.868    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X27Y126        LUT6 (Prop_lut6_I2_O)        0.124    27.992 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.379    28.371    u_tinyriscv/u_ex/regs[1][31]_i_5[24]
    SLICE_X27Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.327ns  (logic 4.432ns (15.645%)  route 23.895ns (84.355%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)        6.389     7.841    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.993 f  u_tinyriscv/u_ex/rx_data[65][7]_i_4/O
                         net (fo=5, routed)           1.979     9.972    u_tinyriscv/u_power/spi_data[31]_i_8
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.326    10.298 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_28/O
                         net (fo=8, routed)           0.334    10.632    u_jtag_top/u_jtag_dm/timer_value_reg[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_jtag_top/u_jtag_dm/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.178    11.934    u_tinyriscv/u_avg/_rom_reg_0_255_0_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.058 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          2.209    14.268    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.152    14.420 r  u_uart_debug/_rom_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         1.934    16.353    u_rom/_rom_reg_2816_3071_31_31/A0
    SLICE_X14Y45         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    16.679 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.679    u_rom/_rom_reg_2816_3071_31_31/OD
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.920 r  u_rom/_rom_reg_2816_3071_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.920    u_rom/_rom_reg_2816_3071_31_31/O0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.018 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.186    18.204    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319    18.523 r  u_rom/qout_r[31]_i_12/O
                         net (fo=2, routed)           0.000    18.523    u_rom/qout_r[31]_i_12_n_2
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.735 r  u_rom/acc1_i_305/O
                         net (fo=1, routed)           0.000    18.735    u_rom/acc1_i_305_n_2
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.094    18.829 r  u_rom/acc1_i_154/O
                         net (fo=1, routed)           1.726    20.556    u_tinyriscv/u_avg/data_o0[28]
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.316    20.872 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           0.447    21.319    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.443 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=11, routed)          2.875    24.318    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X22Y127        LUT6 (Prop_lut6_I0_O)        0.124    24.442 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=4, routed)           1.382    25.824    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    25.948 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=15, routed)          1.008    26.956    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X16Y128        LUT6 (Prop_lut6_I2_O)        0.124    27.080 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_1/O
                         net (fo=1, routed)           1.247    28.327    u_tinyriscv/u_ex/regs[1][31]_i_5[22]
    SLICE_X22Y112        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.119ns  (logic 4.432ns (15.761%)  route 23.687ns (84.239%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)        6.389     7.841    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X33Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.993 f  u_tinyriscv/u_ex/rx_data[65][7]_i_4/O
                         net (fo=5, routed)           1.979     9.972    u_tinyriscv/u_power/spi_data[31]_i_8
    SLICE_X31Y102        LUT6 (Prop_lut6_I4_O)        0.326    10.298 r  u_tinyriscv/u_power/_rom_reg_0_255_0_0_i_28/O
                         net (fo=8, routed)           0.334    10.632    u_jtag_top/u_jtag_dm/timer_value_reg[31]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.756 r  u_jtag_top/u_jtag_dm/_rom_reg_0_255_0_0_i_12/O
                         net (fo=44, routed)          1.178    11.934    u_tinyriscv/u_avg/_rom_reg_0_255_0_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.058 r  u_tinyriscv/u_avg/_rom_reg_0_255_0_0_i_26/O
                         net (fo=11, routed)          2.209    14.268    u_uart_debug/_rom_reg_2048_2303_31_31
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.152    14.420 r  u_uart_debug/_rom_reg_0_255_30_30_i_9/O
                         net (fo=128, routed)         1.934    16.353    u_rom/_rom_reg_2816_3071_31_31/A0
    SLICE_X14Y45         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.326    16.679 r  u_rom/_rom_reg_2816_3071_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    16.679    u_rom/_rom_reg_2816_3071_31_31/OD
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.241    16.920 r  u_rom/_rom_reg_2816_3071_31_31/F7.B/O
                         net (fo=1, routed)           0.000    16.920    u_rom/_rom_reg_2816_3071_31_31/O0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I0_O)      0.098    17.018 r  u_rom/_rom_reg_2816_3071_31_31/F8/O
                         net (fo=1, routed)           1.186    18.204    u_rom/_rom_reg_2816_3071_31_31_n_2
    SLICE_X13Y55         LUT6 (Prop_lut6_I0_O)        0.319    18.523 r  u_rom/qout_r[31]_i_12/O
                         net (fo=2, routed)           0.000    18.523    u_rom/qout_r[31]_i_12_n_2
    SLICE_X13Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    18.735 r  u_rom/acc1_i_305/O
                         net (fo=1, routed)           0.000    18.735    u_rom/acc1_i_305_n_2
    SLICE_X13Y55         MUXF8 (Prop_muxf8_I1_O)      0.094    18.829 r  u_rom/acc1_i_154/O
                         net (fo=1, routed)           1.726    20.556    u_tinyriscv/u_avg/data_o0[28]
    SLICE_X15Y88         LUT6 (Prop_lut6_I5_O)        0.316    20.872 r  u_tinyriscv/u_avg/acc1_i_37/O
                         net (fo=2, routed)           0.447    21.319    u_tinyriscv/u_avg/acc1_i_37_n_2
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.124    21.443 r  u_tinyriscv/u_avg/acc1_i_3/O
                         net (fo=11, routed)          2.875    24.318    u_tinyriscv/u_id_ex/reg1_rdata_ff/m0_data_o[2]
    SLICE_X22Y127        LUT6 (Prop_lut6_I0_O)        0.124    24.442 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_16/O
                         net (fo=4, routed)           1.382    25.824    u_tinyriscv/u_id_ex/reg1_rdata_ff/qout_r_reg[1]_1
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124    25.948 f  u_tinyriscv/u_id_ex/reg1_rdata_ff/reg_wdata_reg[31]_i_4/O
                         net (fo=15, routed)          1.301    27.249    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]
    SLICE_X15Y131        LUT6 (Prop_lut6_I2_O)        0.124    27.373 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.746    28.119    u_tinyriscv/u_ex/regs[1][31]_i_5[16]
    SLICE_X23Y123        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[17]/C
    SLICE_X55Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[17]/Q
                         net (fo=1, routed)           0.052     0.193    u_jtag_top/u_jtag_driver/recv_data[17]
    SLICE_X54Y119        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/C
    SLICE_X55Y119        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/Q
                         net (fo=1, routed)           0.116     0.244    u_jtag_top/u_jtag_driver/recv_data[18]
    SLICE_X54Y119        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.946%)  route 0.118ns (48.054%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/C
    SLICE_X55Y116        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/Q
                         net (fo=1, routed)           0.118     0.246    u_jtag_top/u_jtag_driver/recv_data[34]
    SLICE_X56Y116        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/C
    SLICE_X55Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    u_jtag_top/u_jtag_driver/recv_data[3]
    SLICE_X55Y118        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.923%)  route 0.111ns (44.077%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
    SLICE_X55Y116        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/Q
                         net (fo=1, routed)           0.111     0.252    u_jtag_top/u_jtag_driver/recv_data[35]
    SLICE_X56Y116        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.853%)  route 0.116ns (45.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[30]/C
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[30]/Q
                         net (fo=2, routed)           0.116     0.257    u_jtag_top/u_jtag_driver/shift_reg_reg_n_2_[30]
    SLICE_X55Y121        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/C
    SLICE_X55Y119        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/Q
                         net (fo=1, routed)           0.116     0.257    u_jtag_top/u_jtag_driver/recv_data[10]
    SLICE_X54Y119        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/ir_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.681%)  route 0.130ns (50.319%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/C
    SLICE_X57Y122        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/Q
                         net (fo=7, routed)           0.130     0.258    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg_n_2_[9]
    SLICE_X57Y123        FDSE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/ir_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.681%)  route 0.130ns (50.319%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/C
    SLICE_X57Y122        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/Q
                         net (fo=7, routed)           0.130     0.258    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg_n_2_[9]
    SLICE_X57Y123        FDRE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/ir_reg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.681%)  route 0.130ns (50.319%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y122        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/C
    SLICE_X57Y122        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/Q
                         net (fo=7, routed)           0.130     0.258    u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg_n_2_[9]
    SLICE_X57Y123        FDRE                                         r  u_jtag_top/u_jtag_driver/ir_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.478ns  (logic 10.581ns (31.606%)  route 22.897ns (68.394%))
  Logic Levels:           26  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.755     7.410    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X29Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.534 r  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2/O
                         net (fo=9, routed)           4.493    12.027    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2_n_2
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.152    12.179 r  u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3/O
                         net (fo=34, routed)          3.969    16.148    u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3_n_2
    SLICE_X29Y123        LUT3 (Prop_lut3_I2_O)        0.326    16.474 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=32, routed)          2.955    19.430    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_2
    SLICE_X23Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_24/O
                         net (fo=2, routed)           1.582    21.135    u_tinyriscv/u_ex/mul_op2[7]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    24.986 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.988    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.506 r  u_tinyriscv/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.840    28.346    u_tinyriscv/u_ex/p_1_in[21]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.124    28.470 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46/O
                         net (fo=1, routed)           0.000    28.470    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46_n_2
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.020 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    29.020    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29_n_2
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.134 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.134    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_21_n_2
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.248    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_54_n_2
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.362    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_24_n_2
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.476 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.476    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27_n_2
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.599    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_23_n_2
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.713 r  u_tinyriscv/u_ex/reg_wdata_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.713    u_tinyriscv/u_ex/reg_wdata_reg[14]_i_36_n_2
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.827 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.827    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_25_n_2
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.161 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_27/O[1]
                         net (fo=2, routed)           1.026    31.187    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_27_n_8
    SLICE_X11Y127        LUT1 (Prop_lut1_I0_O)        0.303    31.490 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_42/O
                         net (fo=1, routed)           0.000    31.490    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_42_n_2
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.040 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.040    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28_n_2
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.154    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_20_n_2
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.488 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_52/O[1]
                         net (fo=1, routed)           0.834    33.322    u_tinyriscv/u_ex/p_16_in[29]
    SLICE_X12Y129        LUT6 (Prop_lut6_I2_O)        0.303    33.625 f  u_tinyriscv/u_ex/reg_wdata_reg[29]_i_18/O
                         net (fo=1, routed)           0.957    34.582    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_6_1
    SLICE_X15Y132        LUT5 (Prop_lut5_I3_O)        0.124    34.706 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_11/O
                         net (fo=1, routed)           1.175    35.881    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_11_n_2
    SLICE_X28Y133        LUT6 (Prop_lut6_I5_O)        0.124    36.005 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_6/O
                         net (fo=1, routed)           0.655    36.660    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_6_n_2
    SLICE_X29Y133        LUT6 (Prop_lut6_I4_O)        0.124    36.784 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_2/O
                         net (fo=1, routed)           0.877    37.661    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_2_n_2
    SLICE_X29Y133        LUT6 (Prop_lut6_I0_O)        0.124    37.785 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.945    38.729    u_tinyriscv/u_ex/regs[1][31]_i_5[29]
    SLICE_X25Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.189ns  (logic 9.554ns (28.787%)  route 23.635ns (71.213%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.755     7.410    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X29Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.534 r  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2/O
                         net (fo=9, routed)           4.493    12.027    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2_n_2
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.152    12.179 r  u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3/O
                         net (fo=34, routed)          3.969    16.148    u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3_n_2
    SLICE_X29Y123        LUT3 (Prop_lut3_I2_O)        0.326    16.474 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=32, routed)          2.955    19.430    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_2
    SLICE_X23Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_24/O
                         net (fo=2, routed)           1.582    21.135    u_tinyriscv/u_ex/mul_op2[7]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    24.986 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.988    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.506 r  u_tinyriscv/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.840    28.346    u_tinyriscv/u_ex/p_1_in[21]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.124    28.470 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46/O
                         net (fo=1, routed)           0.000    28.470    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46_n_2
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.050 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29/O[2]
                         net (fo=2, routed)           1.141    30.191    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29_n_7
    SLICE_X11Y119        LUT1 (Prop_lut1_I0_O)        0.302    30.493 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_50/O
                         net (fo=1, routed)           0.000    30.493    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_50_n_2
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.891 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_43_n_2
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.005    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_38_n_2
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.119    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_33_n_2
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.233    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_25_n_2
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.567 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_32/O[1]
                         net (fo=1, routed)           0.662    32.229    u_tinyriscv/u_ex/p_16_in[5]
    SLICE_X10Y124        LUT6 (Prop_lut6_I2_O)        0.303    32.532 f  u_tinyriscv/u_ex/reg_wdata_reg[5]_i_22/O
                         net (fo=1, routed)           1.323    33.855    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_7_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I0_O)        0.124    33.979 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_17/O
                         net (fo=1, routed)           1.023    35.002    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_17_n_2
    SLICE_X9Y127         LUT5 (Prop_lut5_I1_O)        0.124    35.126 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_7/O
                         net (fo=1, routed)           0.903    36.029    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_7_n_2
    SLICE_X12Y127        LUT6 (Prop_lut6_I0_O)        0.124    36.153 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.989    37.141    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_2_n_2
    SLICE_X10Y126        LUT6 (Prop_lut6_I0_O)        0.124    37.265 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[5]_i_1/O
                         net (fo=1, routed)           1.175    38.440    u_tinyriscv/u_ex/regs[1][31]_i_5[5]
    SLICE_X13Y121        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.582ns  (logic 10.162ns (31.189%)  route 22.420ns (68.811%))
  Logic Levels:           24  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.755     7.410    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X29Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.534 r  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2/O
                         net (fo=9, routed)           4.493    12.027    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2_n_2
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.152    12.179 r  u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3/O
                         net (fo=34, routed)          3.969    16.148    u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3_n_2
    SLICE_X29Y123        LUT3 (Prop_lut3_I2_O)        0.326    16.474 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=32, routed)          2.955    19.430    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_2
    SLICE_X23Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_24/O
                         net (fo=2, routed)           1.582    21.135    u_tinyriscv/u_ex/mul_op2[7]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    24.986 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.988    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.506 r  u_tinyriscv/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.840    28.346    u_tinyriscv/u_ex/p_1_in[21]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.124    28.470 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46/O
                         net (fo=1, routed)           0.000    28.470    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46_n_2
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.020 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    29.020    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29_n_2
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.134 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.134    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_21_n_2
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.248    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_54_n_2
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.362    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_24_n_2
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.476 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.476    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27_n_2
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.599    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_23_n_2
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.713 r  u_tinyriscv/u_ex/reg_wdata_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.713    u_tinyriscv/u_ex/reg_wdata_reg[14]_i_36_n_2
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.827 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.827    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_25_n_2
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.161 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_27/O[1]
                         net (fo=2, routed)           1.026    31.187    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_27_n_8
    SLICE_X11Y127        LUT1 (Prop_lut1_I0_O)        0.303    31.490 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_42/O
                         net (fo=1, routed)           0.000    31.490    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_42_n_2
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.070 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28/O[2]
                         net (fo=1, routed)           0.662    32.731    u_tinyriscv/u_ex/p_16_in[22]
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.302    33.033 f  u_tinyriscv/u_ex/reg_wdata_reg[22]_i_21/O
                         net (fo=1, routed)           0.793    33.826    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_5_0
    SLICE_X16Y131        LUT6 (Prop_lut6_I0_O)        0.124    33.950 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_15/O
                         net (fo=1, routed)           0.794    34.744    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_15_n_2
    SLICE_X9Y128         LUT6 (Prop_lut6_I5_O)        0.124    34.868 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_5/O
                         net (fo=1, routed)           0.682    35.550    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_5_n_2
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.124    35.674 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_2/O
                         net (fo=1, routed)           0.787    36.462    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_2_n_2
    SLICE_X16Y128        LUT6 (Prop_lut6_I0_O)        0.124    36.586 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_1/O
                         net (fo=1, routed)           1.247    37.833    u_tinyriscv/u_ex/regs[1][31]_i_5[22]
    SLICE_X22Y112        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.466ns  (logic 10.010ns (30.833%)  route 22.456ns (69.167%))
  Logic Levels:           24  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.755     7.410    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X29Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.534 r  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2/O
                         net (fo=9, routed)           4.493    12.027    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2_n_2
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.152    12.179 r  u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3/O
                         net (fo=34, routed)          3.969    16.148    u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3_n_2
    SLICE_X29Y123        LUT3 (Prop_lut3_I2_O)        0.326    16.474 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=32, routed)          2.955    19.430    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_2
    SLICE_X23Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_24/O
                         net (fo=2, routed)           1.582    21.135    u_tinyriscv/u_ex/mul_op2[7]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    24.986 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.988    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.506 r  u_tinyriscv/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.840    28.346    u_tinyriscv/u_ex/p_1_in[21]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.124    28.470 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46/O
                         net (fo=1, routed)           0.000    28.470    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46_n_2
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.050 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29/O[2]
                         net (fo=2, routed)           1.141    30.191    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29_n_7
    SLICE_X11Y119        LUT1 (Prop_lut1_I0_O)        0.302    30.493 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_50/O
                         net (fo=1, routed)           0.000    30.493    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_50_n_2
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.891 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_43_n_2
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.005    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_38_n_2
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.119    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_33_n_2
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.233    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_25_n_2
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.347    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_32_n_2
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    31.470    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_24_n_2
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  u_tinyriscv/u_ex/reg_wdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.584    u_tinyriscv/u_ex/reg_wdata_reg[14]_i_37_n_2
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.698    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26_n_2
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.032 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28/O[1]
                         net (fo=1, routed)           0.846    32.878    u_tinyriscv/u_ex/p_16_in[21]
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.303    33.181 f  u_tinyriscv/u_ex/reg_wdata_reg[21]_i_16/O
                         net (fo=1, routed)           1.322    34.503    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_8_1
    SLICE_X16Y129        LUT6 (Prop_lut6_I0_O)        0.124    34.627 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_12/O
                         net (fo=1, routed)           0.805    35.432    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_12_n_2
    SLICE_X10Y130        LUT5 (Prop_lut5_I1_O)        0.124    35.556 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_8/O
                         net (fo=1, routed)           0.282    35.838    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_8_n_2
    SLICE_X10Y130        LUT6 (Prop_lut6_I0_O)        0.124    35.962 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_5/O
                         net (fo=1, routed)           0.656    36.618    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_5_n_2
    SLICE_X11Y130        LUT6 (Prop_lut6_I5_O)        0.124    36.742 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.975    37.717    u_tinyriscv/u_ex/regs[1][31]_i_5[21]
    SLICE_X11Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.451ns  (logic 10.449ns (32.200%)  route 22.002ns (67.800%))
  Logic Levels:           25  (CARRY4=11 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.755     7.410    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X29Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.534 r  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2/O
                         net (fo=9, routed)           4.493    12.027    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2_n_2
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.152    12.179 r  u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3/O
                         net (fo=34, routed)          3.969    16.148    u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3_n_2
    SLICE_X29Y123        LUT3 (Prop_lut3_I2_O)        0.326    16.474 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=32, routed)          2.955    19.430    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_2
    SLICE_X23Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_24/O
                         net (fo=2, routed)           1.582    21.135    u_tinyriscv/u_ex/mul_op2[7]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    24.986 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.988    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.506 r  u_tinyriscv/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.840    28.346    u_tinyriscv/u_ex/p_1_in[21]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.124    28.470 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46/O
                         net (fo=1, routed)           0.000    28.470    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46_n_2
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.020 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    29.020    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29_n_2
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.134 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.134    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_21_n_2
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.248    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_54_n_2
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.362    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_24_n_2
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.476 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.476    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27_n_2
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.599    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_23_n_2
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.713 r  u_tinyriscv/u_ex/reg_wdata_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.713    u_tinyriscv/u_ex/reg_wdata_reg[14]_i_36_n_2
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.827 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.827    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_25_n_2
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.161 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_27/O[1]
                         net (fo=2, routed)           1.026    31.187    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_27_n_8
    SLICE_X11Y127        LUT1 (Prop_lut1_I0_O)        0.303    31.490 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_42/O
                         net (fo=1, routed)           0.000    31.490    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_42_n_2
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.040 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.040    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28_n_2
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.353 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_20/O[3]
                         net (fo=1, routed)           0.881    33.234    u_tinyriscv/u_ex/p_16_in[27]
    SLICE_X10Y128        LUT6 (Prop_lut6_I2_O)        0.306    33.540 f  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_19/O
                         net (fo=1, routed)           0.750    34.290    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_6_2
    SLICE_X10Y131        LUT6 (Prop_lut6_I4_O)        0.124    34.414 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_12/O
                         net (fo=1, routed)           1.492    35.907    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_12_n_2
    SLICE_X28Y133        LUT6 (Prop_lut6_I5_O)        0.124    36.031 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_6/O
                         net (fo=1, routed)           0.561    36.592    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_6_n_2
    SLICE_X28Y134        LUT6 (Prop_lut6_I4_O)        0.124    36.716 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_2/O
                         net (fo=1, routed)           0.159    36.874    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_2_n_2
    SLICE_X28Y134        LUT6 (Prop_lut6_I0_O)        0.124    36.998 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.704    37.702    u_tinyriscv/u_ex/regs[1][31]_i_5[27]
    SLICE_X27Y128        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.231ns  (logic 9.438ns (29.283%)  route 22.793ns (70.717%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.755     7.410    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X29Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.534 r  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2/O
                         net (fo=9, routed)           4.493    12.027    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2_n_2
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.152    12.179 r  u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3/O
                         net (fo=34, routed)          3.969    16.148    u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3_n_2
    SLICE_X29Y123        LUT3 (Prop_lut3_I2_O)        0.326    16.474 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=32, routed)          2.955    19.430    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_2
    SLICE_X23Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_24/O
                         net (fo=2, routed)           1.582    21.135    u_tinyriscv/u_ex/mul_op2[7]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    24.986 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.988    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.506 r  u_tinyriscv/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.840    28.346    u_tinyriscv/u_ex/p_1_in[21]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.124    28.470 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46/O
                         net (fo=1, routed)           0.000    28.470    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46_n_2
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.050 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29/O[2]
                         net (fo=2, routed)           1.141    30.191    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29_n_7
    SLICE_X11Y119        LUT1 (Prop_lut1_I0_O)        0.302    30.493 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_50/O
                         net (fo=1, routed)           0.000    30.493    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_50_n_2
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.891 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_43_n_2
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.005    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_38_n_2
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.119    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_33_n_2
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.233    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_25_n_2
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.455 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_32/O[0]
                         net (fo=1, routed)           0.626    32.081    u_tinyriscv/u_ex/p_16_in[4]
    SLICE_X10Y125        LUT6 (Prop_lut6_I2_O)        0.299    32.380 f  u_tinyriscv/u_ex/reg_wdata_reg[4]_i_21/O
                         net (fo=1, routed)           0.778    33.158    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_7_0
    SLICE_X16Y127        LUT6 (Prop_lut6_I0_O)        0.124    33.282 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_15/O
                         net (fo=1, routed)           0.861    34.143    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_15_n_2
    SLICE_X16Y128        LUT5 (Prop_lut5_I1_O)        0.124    34.267 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_7/O
                         net (fo=1, routed)           1.213    35.480    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_7_n_2
    SLICE_X26Y125        LUT6 (Prop_lut6_I0_O)        0.124    35.604 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_2/O
                         net (fo=1, routed)           0.890    36.494    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_2_n_2
    SLICE_X26Y125        LUT6 (Prop_lut6_I0_O)        0.124    36.618 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.864    37.482    u_tinyriscv/u_ex/regs[1][31]_i_5[4]
    SLICE_X25Y125        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.217ns  (logic 9.764ns (30.307%)  route 22.453ns (69.693%))
  Logic Levels:           20  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.755     7.410    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X29Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.534 r  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2/O
                         net (fo=9, routed)           4.493    12.027    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2_n_2
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.152    12.179 r  u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3/O
                         net (fo=34, routed)          3.969    16.148    u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3_n_2
    SLICE_X29Y123        LUT3 (Prop_lut3_I2_O)        0.326    16.474 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=32, routed)          2.955    19.430    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_2
    SLICE_X23Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_24/O
                         net (fo=2, routed)           1.582    21.135    u_tinyriscv/u_ex/mul_op2[7]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    24.986 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.988    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.506 r  u_tinyriscv/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.840    28.346    u_tinyriscv/u_ex/p_1_in[21]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.124    28.470 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46/O
                         net (fo=1, routed)           0.000    28.470    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46_n_2
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.050 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29/O[2]
                         net (fo=2, routed)           1.141    30.191    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29_n_7
    SLICE_X11Y119        LUT1 (Prop_lut1_I0_O)        0.302    30.493 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_50/O
                         net (fo=1, routed)           0.000    30.493    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_50_n_2
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.891 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_43_n_2
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.005    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_38_n_2
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.119    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_33_n_2
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.233    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_25_n_2
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.546 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_32/O[3]
                         net (fo=1, routed)           0.985    32.532    u_tinyriscv/u_ex/p_16_in[7]
    SLICE_X10Y126        LUT6 (Prop_lut6_I2_O)        0.306    32.838 f  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_24/O
                         net (fo=1, routed)           0.508    33.346    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_6_0
    SLICE_X18Y127        LUT6 (Prop_lut6_I0_O)        0.124    33.470 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_15/O
                         net (fo=1, routed)           0.718    34.188    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_15_n_2
    SLICE_X15Y128        LUT6 (Prop_lut6_I1_O)        0.124    34.312 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_6/O
                         net (fo=1, routed)           0.903    35.215    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_6_n_2
    SLICE_X15Y129        LUT5 (Prop_lut5_I0_O)        0.150    35.365 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_2/O
                         net (fo=1, routed)           0.578    35.944    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_2_n_2
    SLICE_X15Y127        LUT6 (Prop_lut6_I0_O)        0.326    36.270 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[7]_i_1/O
                         net (fo=1, routed)           1.198    37.468    u_tinyriscv/u_ex/regs[1][31]_i_5[7]
    SLICE_X23Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.096ns  (logic 10.485ns (32.668%)  route 21.611ns (67.332%))
  Logic Levels:           26  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.755     7.410    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X29Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.534 r  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2/O
                         net (fo=9, routed)           4.493    12.027    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2_n_2
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.152    12.179 r  u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3/O
                         net (fo=34, routed)          3.969    16.148    u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3_n_2
    SLICE_X29Y123        LUT3 (Prop_lut3_I2_O)        0.326    16.474 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=32, routed)          2.955    19.430    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_2
    SLICE_X23Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_24/O
                         net (fo=2, routed)           1.582    21.135    u_tinyriscv/u_ex/mul_op2[7]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    24.986 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.988    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.506 r  u_tinyriscv/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.840    28.346    u_tinyriscv/u_ex/p_1_in[21]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.124    28.470 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46/O
                         net (fo=1, routed)           0.000    28.470    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46_n_2
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.020 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    29.020    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29_n_2
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.134 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.134    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_21_n_2
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.248    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_54_n_2
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.362    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_24_n_2
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.476 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.476    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27_n_2
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.599    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_23_n_2
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.713 r  u_tinyriscv/u_ex/reg_wdata_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.713    u_tinyriscv/u_ex/reg_wdata_reg[14]_i_36_n_2
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.827 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.827    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_25_n_2
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.161 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_27/O[1]
                         net (fo=2, routed)           1.026    31.187    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_27_n_8
    SLICE_X11Y127        LUT1 (Prop_lut1_I0_O)        0.303    31.490 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_42/O
                         net (fo=1, routed)           0.000    31.490    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_42_n_2
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.040 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.040    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28_n_2
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.154    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_20_n_2
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.393 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_52/O[2]
                         net (fo=1, routed)           0.639    33.031    u_tinyriscv/u_ex/p_16_in[30]
    SLICE_X11Y130        LUT6 (Prop_lut6_I2_O)        0.302    33.333 f  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_18/O
                         net (fo=1, routed)           0.798    34.131    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_6_0
    SLICE_X9Y133         LUT6 (Prop_lut6_I0_O)        0.124    34.255 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_14/O
                         net (fo=1, routed)           0.944    35.199    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_14_n_2
    SLICE_X27Y133        LUT6 (Prop_lut6_I5_O)        0.124    35.323 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_6/O
                         net (fo=1, routed)           0.420    35.742    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_6_n_2
    SLICE_X26Y134        LUT6 (Prop_lut6_I5_O)        0.124    35.866 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_2/O
                         net (fo=1, routed)           0.444    36.310    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_2_n_2
    SLICE_X26Y134        LUT6 (Prop_lut6_I0_O)        0.124    36.434 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.913    37.347    u_tinyriscv/u_ex/regs[1][31]_i_5[30]
    SLICE_X25Y129        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.987ns  (logic 9.894ns (30.931%)  route 22.093ns (69.069%))
  Logic Levels:           24  (CARRY4=10 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.755     7.410    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X29Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.534 r  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2/O
                         net (fo=9, routed)           4.493    12.027    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2_n_2
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.152    12.179 r  u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3/O
                         net (fo=34, routed)          3.969    16.148    u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3_n_2
    SLICE_X29Y123        LUT3 (Prop_lut3_I2_O)        0.326    16.474 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=32, routed)          2.955    19.430    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_2
    SLICE_X23Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_24/O
                         net (fo=2, routed)           1.582    21.135    u_tinyriscv/u_ex/mul_op2[7]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    24.986 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.988    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.506 r  u_tinyriscv/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.840    28.346    u_tinyriscv/u_ex/p_1_in[21]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.124    28.470 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46/O
                         net (fo=1, routed)           0.000    28.470    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46_n_2
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    29.050 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29/O[2]
                         net (fo=2, routed)           1.141    30.191    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29_n_7
    SLICE_X11Y119        LUT1 (Prop_lut1_I0_O)        0.302    30.493 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_50/O
                         net (fo=1, routed)           0.000    30.493    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_50_n_2
    SLICE_X11Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    30.891 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.891    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_43_n_2
    SLICE_X11Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.005 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.005    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_38_n_2
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.119 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.119    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_33_n_2
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.233 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.233    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_25_n_2
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.347 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.347    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_32_n_2
    SLICE_X11Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.461 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.009    31.470    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_24_n_2
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.584 r  u_tinyriscv/u_ex/reg_wdata_reg[14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.584    u_tinyriscv/u_ex/reg_wdata_reg[14]_i_37_n_2
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.698 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.698    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_26_n_2
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.920 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28/O[0]
                         net (fo=1, routed)           0.714    32.634    u_tinyriscv/u_ex/p_16_in[20]
    SLICE_X10Y127        LUT6 (Prop_lut6_I2_O)        0.299    32.933 f  u_tinyriscv/u_ex/reg_wdata_reg[20]_i_32/O
                         net (fo=1, routed)           1.008    33.941    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_7_1
    SLICE_X16Y129        LUT6 (Prop_lut6_I4_O)        0.124    34.065 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_17/O
                         net (fo=1, routed)           0.847    34.911    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_17_n_2
    SLICE_X9Y129         LUT6 (Prop_lut6_I5_O)        0.124    35.035 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_7/O
                         net (fo=1, routed)           0.528    35.564    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_7_n_2
    SLICE_X10Y129        LUT6 (Prop_lut6_I4_O)        0.124    35.688 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_2/O
                         net (fo=1, routed)           0.282    35.970    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_2_n_2
    SLICE_X10Y129        LUT6 (Prop_lut6_I0_O)        0.124    36.094 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_1/O
                         net (fo=1, routed)           1.145    37.239    u_tinyriscv/u_ex/regs[1][31]_i_5[20]
    SLICE_X28Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.894ns  (logic 10.439ns (32.730%)  route 21.455ns (67.270%))
  Logic Levels:           25  (CARRY4=12 DSP48E1=2 LUT1=1 LUT2=2 LUT3=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.730     5.251    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X29Y115        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y115        FDRE (Prop_fdre_C_Q)         0.456     5.707 f  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q
                         net (fo=2, routed)           0.823     6.531    u_tinyriscv/u_id_ex/inst_ff/ie_inst_o[28]
    SLICE_X29Y116        LUT5 (Prop_lut5_I0_O)        0.124     6.655 f  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4/O
                         net (fo=2, routed)           0.755     7.410    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_4_n_2
    SLICE_X29Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.534 r  u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2/O
                         net (fo=9, routed)           4.493    12.027    u_tinyriscv/u_id_ex/inst_ff/n_0_11888_BUFG_inst_i_2_n_2
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.152    12.179 r  u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3/O
                         net (fo=34, routed)          3.969    16.148    u_tinyriscv/u_id_ex/inst_ff/mac_config_reg_i_3_n_2
    SLICE_X29Y123        LUT3 (Prop_lut3_I2_O)        0.326    16.474 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33/O
                         net (fo=32, routed)          2.955    19.430    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_33_n_2
    SLICE_X23Y113        LUT6 (Prop_lut6_I0_O)        0.124    19.554 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_24/O
                         net (fo=2, routed)           1.582    21.135    u_tinyriscv/u_ex/mul_op2[7]
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      3.851    24.986 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    24.988    u_tinyriscv/u_ex/mul_temp__1_n_108
    DSP48_X0Y51          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    26.506 r  u_tinyriscv/u_ex/mul_temp__2/P[4]
                         net (fo=2, routed)           1.840    28.346    u_tinyriscv/u_ex/p_1_in[21]
    SLICE_X13Y119        LUT2 (Prop_lut2_I0_O)        0.124    28.470 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46/O
                         net (fo=1, routed)           0.000    28.470    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_46_n_2
    SLICE_X13Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.020 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    29.020    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_29_n_2
    SLICE_X13Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.134 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.134    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_21_n_2
    SLICE_X13Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_54/CO[3]
                         net (fo=1, routed)           0.000    29.248    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_54_n_2
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  u_tinyriscv/u_ex/reg_wdata_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    29.362    u_tinyriscv/u_ex/reg_wdata_reg[1]_i_24_n_2
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.476 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.476    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_27_n_2
    SLICE_X13Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.590 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    29.599    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_23_n_2
    SLICE_X13Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.713 r  u_tinyriscv/u_ex/reg_wdata_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    29.713    u_tinyriscv/u_ex/reg_wdata_reg[14]_i_36_n_2
    SLICE_X13Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.827 r  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.827    u_tinyriscv/u_ex/reg_wdata_reg[19]_i_25_n_2
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.161 f  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_27/O[1]
                         net (fo=2, routed)           1.026    31.187    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_27_n_8
    SLICE_X11Y127        LUT1 (Prop_lut1_I0_O)        0.303    31.490 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_42/O
                         net (fo=1, routed)           0.000    31.490    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_42_n_2
    SLICE_X11Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.040 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.040    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_28_n_2
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.154    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_20_n_2
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.467 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_52/O[3]
                         net (fo=1, routed)           0.303    32.770    u_tinyriscv/u_ex/p_16_in[31]
    SLICE_X9Y129         LUT6 (Prop_lut6_I2_O)        0.306    33.076 f  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_33/O
                         net (fo=1, routed)           1.013    34.089    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_1
    SLICE_X16Y130        LUT6 (Prop_lut6_I4_O)        0.124    34.213 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=1, routed)           0.889    35.102    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_2
    SLICE_X28Y132        LUT6 (Prop_lut6_I4_O)        0.124    35.226 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.655    35.881    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_2
    SLICE_X29Y132        LUT6 (Prop_lut6_I0_O)        0.124    36.005 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_1/O
                         net (fo=1, routed)           1.140    37.146    u_tinyriscv/u_ex/regs[1][31]_i_5[31]
    SLICE_X25Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/mac_config_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.545%)  route 0.198ns (58.455%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.636     1.520    u_tinyriscv/u_id_ex/is_mac_conf_ff/clk_IBUF_BUFG
    SLICE_X39Y132        FDRE                                         r  u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  u_tinyriscv/u_id_ex/is_mac_conf_ff/qout_r_reg[0]/Q
                         net (fo=1, routed)           0.198     1.859    u_tinyriscv/u_ex/ie_is_mac_config_o
    SLICE_X35Y132        LDCE                                         r  u_tinyriscv/u_ex/mac_config_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.212ns (59.355%)  route 0.145ns (40.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.640     1.524    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.688 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.145     1.833    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[18]
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.048     1.881 r  u_jtag_top/u_jtag_driver/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     1.881    u_jtag_top/u_jtag_driver/rx/recv_data0_in[20]
    SLICE_X54Y118        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.246ns (63.629%)  route 0.141ns (36.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.642     1.526    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X54Y115        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDCE (Prop_fdce_C_Q)         0.148     1.674 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[31]/Q
                         net (fo=1, routed)           0.141     1.814    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[29]
    SLICE_X55Y116        LUT2 (Prop_lut2_I0_O)        0.098     1.912 r  u_jtag_top/u_jtag_driver/rx/recv_data[31]_i_1/O
                         net (fo=1, routed)           0.000     1.912    u_jtag_top/u_jtag_driver/rx/recv_data0_in[31]
    SLICE_X55Y116        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.247ns (62.346%)  route 0.149ns (37.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.640     1.524    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.148     1.672 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[21]/Q
                         net (fo=1, routed)           0.149     1.821    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[19]
    SLICE_X54Y118        LUT2 (Prop_lut2_I0_O)        0.099     1.920 r  u_jtag_top/u_jtag_driver/rx/recv_data[21]_i_1/O
                         net (fo=1, routed)           0.000     1.920    u_jtag_top/u_jtag_driver/rx/recv_data0_in[21]
    SLICE_X54Y118        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.209ns (52.358%)  route 0.190ns (47.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.640     1.524    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X54Y117        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDCE (Prop_fdce_C_Q)         0.164     1.688 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.190     1.878    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[32]
    SLICE_X55Y116        LUT2 (Prop_lut2_I0_O)        0.045     1.923 r  u_jtag_top/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     1.923    u_jtag_top/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X55Y116        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.164ns (40.538%)  route 0.241ns (59.462%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.643     1.527    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X56Y112        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDCE (Prop_fdce_C_Q)         0.164     1.691 r  u_jtag_top/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.241     1.931    u_jtag_top/u_jtag_driver/rx/dm_resp_i
    SLICE_X56Y115        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.482%)  route 0.232ns (55.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.637     1.521    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X53Y119        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.232     1.894    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[8]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.045     1.939 r  u_jtag_top/u_jtag_driver/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.939    u_jtag_top/u_jtag_driver/rx/recv_data0_in[10]
    SLICE_X55Y119        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/mem_raddr_o_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.376%)  route 0.233ns (55.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.636     1.520    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X40Y131        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y131        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[30]/Q
                         net (fo=12, routed)          0.233     1.894    u_tinyriscv/u_id_ex/inst_ff/ie_op1_o[30]
    SLICE_X39Y129        LUT5 (Prop_lut5_I3_O)        0.045     1.939 r  u_tinyriscv/u_id_ex/inst_ff/mem_raddr_o_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.939    u_tinyriscv/u_ex/acc1_i_301_0[16]
    SLICE_X39Y129        LDCE                                         r  u_tinyriscv/u_ex/mem_raddr_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.184ns (43.587%)  route 0.238ns (56.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.636     1.520    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X53Y120        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.238     1.899    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[24]
    SLICE_X54Y120        LUT2 (Prop_lut2_I0_O)        0.043     1.942 r  u_jtag_top/u_jtag_driver/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     1.942    u_jtag_top/u_jtag_driver/rx/recv_data0_in[26]
    SLICE_X54Y120        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.226ns (53.249%)  route 0.198ns (46.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.636     1.520    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X53Y120        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDCE (Prop_fdce_C_Q)         0.128     1.648 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[27]/Q
                         net (fo=1, routed)           0.198     1.846    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[25]
    SLICE_X55Y119        LUT2 (Prop_lut2_I0_O)        0.098     1.944 r  u_jtag_top/u_jtag_driver/rx/recv_data[27]_i_1/O
                         net (fo=1, routed)           0.000     1.944    u_jtag_top/u_jtag_driver/rx/recv_data0_in[27]
    SLICE_X55Y119        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         50257 Endpoints
Min Delay         50257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_avg/done_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.174ns  (logic 1.576ns (5.055%)  route 29.599ns (94.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)       21.782    23.234    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.124    23.358 r  u_tinyriscv/u_csr_reg/state[2]_i_1/O
                         net (fo=1757, routed)        7.817    31.174    u_tinyriscv/u_avg/SR[0]
    SLICE_X14Y132        FDRE                                         r  u_tinyriscv/u_avg/done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.607     4.948    u_tinyriscv/u_avg/clk_IBUF_BUFG
    SLICE_X14Y132        FDRE                                         r  u_tinyriscv/u_avg/done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_power/done_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.174ns  (logic 1.576ns (5.055%)  route 29.599ns (94.945%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)       21.782    23.234    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.124    23.358 r  u_tinyriscv/u_csr_reg/state[2]_i_1/O
                         net (fo=1757, routed)        7.817    31.174    u_tinyriscv/u_power/SR[0]
    SLICE_X14Y132        FDRE                                         r  u_tinyriscv/u_power/done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.607     4.948    u_tinyriscv/u_power/clk_IBUF_BUFG
    SLICE_X14Y132        FDRE                                         r  u_tinyriscv/u_power/done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_div/op_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.024ns  (logic 1.576ns (5.080%)  route 29.448ns (94.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)       21.782    23.234    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.124    23.358 r  u_tinyriscv/u_csr_reg/state[2]_i_1/O
                         net (fo=1757, routed)        7.666    31.024    u_tinyriscv/u_div/SR[0]
    SLICE_X18Y132        FDRE                                         r  u_tinyriscv/u_div/op_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.606     4.947    u_tinyriscv/u_div/clk_IBUF_BUFG
    SLICE_X18Y132        FDRE                                         r  u_tinyriscv/u_div/op_r_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_div/reg_waddr_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.024ns  (logic 1.576ns (5.080%)  route 29.448ns (94.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)       21.782    23.234    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.124    23.358 r  u_tinyriscv/u_csr_reg/state[2]_i_1/O
                         net (fo=1757, routed)        7.666    31.024    u_tinyriscv/u_div/SR[0]
    SLICE_X18Y132        FDRE                                         r  u_tinyriscv/u_div/reg_waddr_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.606     4.947    u_tinyriscv/u_div/clk_IBUF_BUFG
    SLICE_X18Y132        FDRE                                         r  u_tinyriscv/u_div/reg_waddr_o_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.966ns  (logic 1.576ns (5.089%)  route 29.390ns (94.911%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1219, routed)       21.782    23.234    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.124    23.358 f  u_tinyriscv/u_csr_reg/state[2]_i_1/O
                         net (fo=1757, routed)        7.608    30.966    u_jtag_top/u_jtag_dm/clear
    SLICE_X32Y131        FDCE                                         f  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.599     4.940    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X32Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.962ns  (logic 1.576ns (5.090%)  route 29.386ns (94.910%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1219, routed)       21.782    23.234    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.124    23.358 f  u_tinyriscv/u_csr_reg/state[2]_i_1/O
                         net (fo=1757, routed)        7.604    30.962    u_jtag_top/u_jtag_dm/clear
    SLICE_X33Y131        FDCE                                         f  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.599     4.940    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.962ns  (logic 1.576ns (5.090%)  route 29.386ns (94.910%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1219, routed)       21.782    23.234    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.124    23.358 f  u_tinyriscv/u_csr_reg/state[2]_i_1/O
                         net (fo=1757, routed)        7.604    30.962    u_jtag_top/u_jtag_dm/clear
    SLICE_X33Y131        FDCE                                         f  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.599     4.940    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_div/reg_waddr_o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.894ns  (logic 1.576ns (5.101%)  route 29.318ns (94.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)       21.782    23.234    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.124    23.358 r  u_tinyriscv/u_csr_reg/state[2]_i_1/O
                         net (fo=1757, routed)        7.536    30.894    u_tinyriscv/u_div/SR[0]
    SLICE_X16Y132        FDRE                                         r  u_tinyriscv/u_div/reg_waddr_o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.606     4.947    u_tinyriscv/u_div/clk_IBUF_BUFG
    SLICE_X16Y132        FDRE                                         r  u_tinyriscv/u_div/reg_waddr_o_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_div/reg_waddr_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.894ns  (logic 1.576ns (5.101%)  route 29.318ns (94.899%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1219, routed)       21.782    23.234    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.124    23.358 r  u_tinyriscv/u_csr_reg/state[2]_i_1/O
                         net (fo=1757, routed)        7.536    30.894    u_tinyriscv/u_div/SR[0]
    SLICE_X16Y132        FDRE                                         r  u_tinyriscv/u_div/reg_waddr_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.606     4.947    u_tinyriscv/u_div/clk_IBUF_BUFG
    SLICE_X16Y132        FDRE                                         r  u_tinyriscv/u_div/reg_waddr_o_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.639ns  (logic 1.576ns (5.144%)  route 29.063ns (94.856%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1219, routed)       21.782    23.234    u_tinyriscv/u_csr_reg/rst_IBUF
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.124    23.358 f  u_tinyriscv/u_csr_reg/state[2]_i_1/O
                         net (fo=1757, routed)        7.281    30.639    u_jtag_top/u_jtag_dm/clear
    SLICE_X33Y132        FDCE                                         f  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        1.601     4.942    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[10]/G
    SLICE_X19Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[10]/Q
                         net (fo=1, routed)           0.097     0.255    u_tinyriscv/u_config/mac_count_reg[31]_0[10]
    SLICE_X18Y114        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.914     2.042    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X18Y114        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[10]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.158ns (61.183%)  route 0.100ns (38.817%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[17]/G
    SLICE_X5Y116         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[17]/Q
                         net (fo=1, routed)           0.100     0.258    u_tinyriscv/u_config/mac_count_reg[31]_0[17]
    SLICE_X7Y117         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.940     2.068    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[17]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.158ns (58.125%)  route 0.114ns (41.875%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[4]/G
    SLICE_X4Y114         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[4]/Q
                         net (fo=1, routed)           0.114     0.272    u_tinyriscv/u_config/mac_count_reg[31]_0[4]
    SLICE_X4Y115         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.942     2.070    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[4]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (57.089%)  route 0.119ns (42.911%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[3]/G
    SLICE_X3Y115         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[3]/Q
                         net (fo=1, routed)           0.119     0.277    u_tinyriscv/u_config/mac_count_reg[31]_0[3]
    SLICE_X4Y115         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.942     2.070    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X4Y115         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[3]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.158ns (53.569%)  route 0.137ns (46.431%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[1]/G
    SLICE_X19Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[1]/Q
                         net (fo=1, routed)           0.137     0.295    u_tinyriscv/u_config/mac_count_reg[31]_0[1]
    SLICE_X18Y114        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.914     2.042    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X18Y114        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[1]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.158ns (52.420%)  route 0.143ns (47.580%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y119        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[5]/G
    SLICE_X11Y119        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[5]/Q
                         net (fo=1, routed)           0.143     0.301    u_tinyriscv/u_config/mac_count_reg[31]_0[5]
    SLICE_X11Y117        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.913     2.041    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X11Y117        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[5]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.158ns (52.407%)  route 0.143ns (47.593%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114        LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[24]/G
    SLICE_X19Y114        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[24]/Q
                         net (fo=1, routed)           0.143     0.301    u_tinyriscv/u_config/mac_count_reg[31]_0[24]
    SLICE_X18Y114        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.914     2.042    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X18Y114        FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[24]/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.158ns (50.019%)  route 0.158ns (49.981%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[15]/G
    SLICE_X5Y116         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[15]/Q
                         net (fo=1, routed)           0.158     0.316    u_tinyriscv/u_config/mac_count_reg[31]_0[15]
    SLICE_X7Y117         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.940     2.068    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[15]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.760%)  route 0.181ns (56.240%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y115        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/ack_reg/C
    SLICE_X57Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.181     0.322    u_jtag_top/u_jtag_dm/tx/dtm_ack_o
    SLICE_X56Y112        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.915     2.043    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X56Y112        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_tinyriscv/u_ex/mreg_wdata_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            u_tinyriscv/u_config/mac_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.158ns (48.939%)  route 0.165ns (51.061%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         LDCE                         0.000     0.000 r  u_tinyriscv/u_ex/mreg_wdata_reg[16]/G
    SLICE_X4Y118         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_tinyriscv/u_ex/mreg_wdata_reg[16]/Q
                         net (fo=1, routed)           0.165     0.323    u_tinyriscv/u_config/mac_count_reg[31]_0[16]
    SLICE_X7Y117         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8807, routed)        0.940     2.068    u_tinyriscv/u_config/clk_IBUF_BUFG
    SLICE_X7Y117         FDRE                                         r  u_tinyriscv/u_config/mac_count_reg[16]/C





