{
  "Top": "bnn",
  "RtlTop": "bnn",
  "RtlPrefix": "",
  "RtlSubPrefix": "bnn_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "IN": {
      "index": "0",
      "direction": "inout",
      "srcType": "unsigned int const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "IN_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "IN_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "ys": {
      "index": "1",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ys_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ys_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "bnn"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "64",
    "Latency": "188"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "bnn",
    "Version": "1.0",
    "DisplayName": "Bnn",
    "Revision": "2114389744",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_bnn_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/bnn.cpp"],
    "TestBench": ["..\/..\/bnn_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/bnn_Block_entry_gmem_rd_proc.vhd",
      "impl\/vhdl\/bnn_Block_entry_gmem_wr_proc.vhd",
      "impl\/vhdl\/bnn_bnn_Pipeline_READ_INPUT.vhd",
      "impl\/vhdl\/bnn_bnn_Pipeline_VITIS_LOOP_61_1.vhd",
      "impl\/vhdl\/bnn_bnn_Pipeline_VITIS_LOOP_66_2.vhd",
      "impl\/vhdl\/bnn_bnn_Pipeline_VITIS_LOOP_66_21.vhd",
      "impl\/vhdl\/bnn_bnn_Pipeline_VITIS_LOOP_177_1.vhd",
      "impl\/vhdl\/bnn_bnn_Pipeline_WRITE_OUTPUT.vhd",
      "impl\/vhdl\/bnn_control_s_axi.vhd",
      "impl\/vhdl\/bnn_dense_layer.vhd",
      "impl\/vhdl\/bnn_dense_layer_1.vhd",
      "impl\/vhdl\/bnn_dense_layer_1_golden_w3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_1_p_ZL9golden_w2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_1_p_ZL9golden_w2_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_1_p_ZL9golden_w2_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_1_p_ZL9golden_w2_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_2.vhd",
      "impl\/vhdl\/bnn_dense_layer_2_golden_w1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_3.vhd",
      "impl\/vhdl\/bnn_dense_layer_3_golden_w3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_3_p_ZL9golden_w3_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_3_p_ZL9golden_w3_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_8_s.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_8_s_golden_w3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_9_s.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_9_s_p_ZL9golden_w2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_9_s_p_ZL9golden_w2_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_12_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_13_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_14_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_15_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_16_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_17_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_18_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_19_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_20_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_21_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_22_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_23_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_24_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_4_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_5_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_12_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_13_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_14_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_15_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_16_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_17_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_18_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_19_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_20_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_21_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_22_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_23_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w1_24_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w2_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_dense_layer_p_ZL9golden_w2_1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bnn_entry_proc.vhd",
      "impl\/vhdl\/bnn_fifo_w9_d2_S.vhd",
      "impl\/vhdl\/bnn_fifo_w10_d2_S.vhd",
      "impl\/vhdl\/bnn_fifo_w13_d2_S.vhd",
      "impl\/vhdl\/bnn_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/bnn_fifo_w64_d8_S.vhd",
      "impl\/vhdl\/bnn_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/bnn_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/bnn_gmem_m_axi.vhd",
      "impl\/vhdl\/bnn_layer1_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/bnn_layer2_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/bnn_layer3_output_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/bnn_mac_muladd_8ns_5ns_5ns_12_4_1.vhd",
      "impl\/vhdl\/bnn_sign_and_quantize.vhd",
      "impl\/vhdl\/bnn_sign_and_quantize_2.vhd",
      "impl\/vhdl\/bnn_sign_and_quantize_ap_int_9_s.vhd",
      "impl\/vhdl\/bnn_sign_and_quantize_ap_int_12_s.vhd",
      "impl\/vhdl\/bnn_sparsemux_9_2_13_1_1.vhd",
      "impl\/vhdl\/bnn_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/bnn_sparsemux_21_4_8_1_1.vhd",
      "impl\/vhdl\/bnn_sparsemux_129_6_9_1_1.vhd",
      "impl\/vhdl\/bnn_sparsemux_257_7_11_1_1.vhd",
      "impl\/vhdl\/bnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/bnn_Block_entry_gmem_rd_proc.v",
      "impl\/verilog\/bnn_Block_entry_gmem_wr_proc.v",
      "impl\/verilog\/bnn_bnn_Pipeline_READ_INPUT.v",
      "impl\/verilog\/bnn_bnn_Pipeline_VITIS_LOOP_61_1.v",
      "impl\/verilog\/bnn_bnn_Pipeline_VITIS_LOOP_66_2.v",
      "impl\/verilog\/bnn_bnn_Pipeline_VITIS_LOOP_66_21.v",
      "impl\/verilog\/bnn_bnn_Pipeline_VITIS_LOOP_177_1.v",
      "impl\/verilog\/bnn_bnn_Pipeline_WRITE_OUTPUT.v",
      "impl\/verilog\/bnn_control_s_axi.v",
      "impl\/verilog\/bnn_dense_layer.v",
      "impl\/verilog\/bnn_dense_layer_1.v",
      "impl\/verilog\/bnn_dense_layer_1_golden_w3_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_1_golden_w3_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_1_p_ZL9golden_w2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_1_p_ZL9golden_w2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_1_p_ZL9golden_w2_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_1_p_ZL9golden_w2_1_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_1_p_ZL9golden_w2_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_1_p_ZL9golden_w2_2_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_1_p_ZL9golden_w2_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_1_p_ZL9golden_w2_3_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_2.v",
      "impl\/verilog\/bnn_dense_layer_2_golden_w1_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_2_golden_w1_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_3.v",
      "impl\/verilog\/bnn_dense_layer_3_golden_w3_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_3_golden_w3_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_3_p_ZL9golden_w3_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_3_p_ZL9golden_w3_0_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_3_p_ZL9golden_w3_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_3_p_ZL9golden_w3_1_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_8_s.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_8_s_golden_w3_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_8_s_golden_w3_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_9_s.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_9_s_p_ZL9golden_w2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_9_s_p_ZL9golden_w2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_9_s_p_ZL9golden_w2_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_9_s_p_ZL9golden_w2_1_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_1_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_2_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_3_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_4_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_5_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_6_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_7_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_8_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_9_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_10_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_10_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_11_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_11_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_12_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_12_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_13_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_13_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_14_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_14_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_15_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_15_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_16_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_16_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_17_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_17_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_18_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_18_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_19_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_19_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_20_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_20_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_21_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_21_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_22_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_22_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_23_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_23_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_24_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_ap_int_12_s_p_ZL9golden_w1_24_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_0_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_1_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_2_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_2_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_3_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_3_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_4_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_4_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_5_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_5_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_6_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_7_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_8_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_9_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_10_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_10_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_11_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_11_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_12_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_12_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_13_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_13_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_14_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_14_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_15_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_15_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_16_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_16_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_17_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_17_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_18_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_18_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_19_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_19_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_20_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_20_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_21_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_21_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_22_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_22_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_23_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_23_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_24_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w1_24_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w2_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w2_0_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w2_1_ROM_AUTO_1R.dat",
      "impl\/verilog\/bnn_dense_layer_p_ZL9golden_w2_1_ROM_AUTO_1R.v",
      "impl\/verilog\/bnn_entry_proc.v",
      "impl\/verilog\/bnn_fifo_w9_d2_S.v",
      "impl\/verilog\/bnn_fifo_w10_d2_S.v",
      "impl\/verilog\/bnn_fifo_w13_d2_S.v",
      "impl\/verilog\/bnn_fifo_w32_d2_S.v",
      "impl\/verilog\/bnn_fifo_w64_d8_S.v",
      "impl\/verilog\/bnn_flow_control_loop_pipe.v",
      "impl\/verilog\/bnn_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/bnn_gmem_m_axi.v",
      "impl\/verilog\/bnn_hls_deadlock_detection_unit.v",
      "impl\/verilog\/bnn_hls_deadlock_detector.vh",
      "impl\/verilog\/bnn_hls_deadlock_report_unit.vh",
      "impl\/verilog\/bnn_layer1_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/bnn_layer2_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/bnn_layer3_output_RAM_AUTO_1R1W.v",
      "impl\/verilog\/bnn_mac_muladd_8ns_5ns_5ns_12_4_1.v",
      "impl\/verilog\/bnn_sign_and_quantize.v",
      "impl\/verilog\/bnn_sign_and_quantize_2.v",
      "impl\/verilog\/bnn_sign_and_quantize_ap_int_9_s.v",
      "impl\/verilog\/bnn_sign_and_quantize_ap_int_12_s.v",
      "impl\/verilog\/bnn_sparsemux_9_2_13_1_1.v",
      "impl\/verilog\/bnn_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/bnn_sparsemux_21_4_8_1_1.v",
      "impl\/verilog\/bnn_sparsemux_129_6_9_1_1.v",
      "impl\/verilog\/bnn_sparsemux_257_7_11_1_1.v",
      "impl\/verilog\/bnn.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/bnn_v1_0\/data\/bnn.mdd",
      "impl\/misc\/drivers\/bnn_v1_0\/data\/bnn.tcl",
      "impl\/misc\/drivers\/bnn_v1_0\/data\/bnn.yaml",
      "impl\/misc\/drivers\/bnn_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/bnn_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/bnn_v1_0\/src\/xbnn.c",
      "impl\/misc\/drivers\/bnn_v1_0\/src\/xbnn.h",
      "impl\/misc\/drivers\/bnn_v1_0\/src\/xbnn_hw.h",
      "impl\/misc\/drivers\/bnn_v1_0\/src\/xbnn_linux.c",
      "impl\/misc\/drivers\/bnn_v1_0\/src\/xbnn_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/bnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "IN_r_1",
          "access": "W",
          "description": "Data signal of IN_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "IN_r",
              "access": "W",
              "description": "Bit 31 to 0 of IN_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "IN_r_2",
          "access": "W",
          "description": "Data signal of IN_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "IN_r",
              "access": "W",
              "description": "Bit 63 to 32 of IN_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "ys_1",
          "access": "W",
          "description": "Data signal of ys",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ys",
              "access": "W",
              "description": "Bit 31 to 0 of ys"
            }]
        },
        {
          "offset": "0x20",
          "name": "ys_2",
          "access": "W",
          "description": "Data signal of ys",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ys",
              "access": "W",
              "description": "Bit 63 to 32 of ys"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "IN"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "ys"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "IN"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "IN"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "32",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "ys"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "ys"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "bnn",
      "BindInstances": "ys_c_U p_loc_channel_U p_loc2_channel_U p_loc3_channel_U p_loc4_channel_U p_loc5_channel_U p_loc6_channel_U p_loc7_channel_U p_loc8_channel_U p_loc9_channel_U p_loc10_channel_U p_loc11_channel_U p_loc12_channel_U p_loc13_channel_U p_loc14_channel_U p_loc15_channel_U p_loc16_channel_U p_loc17_channel_U p_loc18_channel_U p_loc19_channel_U p_loc20_channel_U p_loc21_channel_U p_loc22_channel_U p_loc23_channel_U p_loc24_channel_U p_loc25_channel_U layer1_output_U layer1_output_1_U layer1_output_2_U layer1_output_3_U layer1_output_4_U layer1_output_5_U layer1_output_6_U layer1_output_7_U layer1_output_8_U layer1_output_9_U layer1_output_10_U layer1_output_11_U layer1_output_12_U layer1_output_13_U layer1_output_14_U layer1_output_15_U layer1_output_16_U layer1_output_17_U layer1_output_18_U layer1_output_19_U layer1_output_20_U layer1_output_21_U layer1_output_22_U layer1_output_23_U layer1_output_24_U layer1_output_25_U layer1_output_26_U layer1_output_27_U layer1_output_28_U layer1_output_29_U layer1_output_30_U layer1_output_31_U layer1_output_32_U layer1_output_33_U layer1_output_34_U layer1_output_35_U layer1_output_36_U layer1_output_37_U layer1_output_38_U layer1_output_39_U layer1_output_40_U layer1_output_41_U layer1_output_42_U layer1_output_43_U layer1_output_44_U layer1_output_45_U layer1_output_46_U layer1_output_47_U layer1_output_48_U layer1_output_49_U layer1_output_50_U layer1_output_51_U layer1_output_52_U layer1_output_53_U layer1_output_54_U layer1_output_55_U layer1_output_56_U layer1_output_57_U layer1_output_58_U layer1_output_59_U layer1_output_60_U layer1_output_61_U layer1_output_62_U layer1_output_63_U layer1_output_64_U layer1_output_65_U layer1_output_66_U layer1_output_67_U layer1_output_68_U layer1_output_69_U layer1_output_70_U layer1_output_71_U layer1_output_72_U layer1_output_73_U layer1_output_74_U layer1_output_75_U layer1_output_76_U layer1_output_77_U layer1_output_78_U layer1_output_79_U layer1_output_80_U layer1_output_81_U layer1_output_82_U layer1_output_83_U layer1_output_84_U layer1_output_85_U layer1_output_86_U layer1_output_87_U layer1_output_88_U layer1_output_89_U layer1_output_90_U layer1_output_91_U layer1_output_92_U layer1_output_93_U layer1_output_94_U layer1_output_95_U layer1_output_96_U layer1_output_97_U layer1_output_98_U layer1_output_99_U layer1_output_100_U layer1_output_101_U layer1_output_102_U layer1_output_103_U layer1_output_104_U layer1_output_105_U layer1_output_106_U layer1_output_107_U layer1_output_108_U layer1_output_109_U layer1_output_110_U layer1_output_111_U layer1_output_112_U layer1_output_113_U layer1_output_114_U layer1_output_115_U layer1_output_116_U layer1_output_117_U layer1_output_118_U layer1_output_119_U layer1_output_120_U layer1_output_121_U layer1_output_122_U layer1_output_123_U layer1_output_124_U layer1_output_125_U layer1_output_126_U layer1_output_127_U layer1_quantized_U layer1_quantized_1_U layer1_quantized_2_U layer1_quantized_3_U layer2_output_U layer2_output_1_U layer2_output_2_U layer2_output_3_U layer2_output_4_U layer2_output_5_U layer2_output_6_U layer2_output_7_U layer2_output_8_U layer2_output_9_U layer2_output_10_U layer2_output_11_U layer2_output_12_U layer2_output_13_U layer2_output_14_U layer2_output_15_U layer2_output_16_U layer2_output_17_U layer2_output_18_U layer2_output_19_U layer2_output_20_U layer2_output_21_U layer2_output_22_U layer2_output_23_U layer2_output_24_U layer2_output_25_U layer2_output_26_U layer2_output_27_U layer2_output_28_U layer2_output_29_U layer2_output_30_U layer2_output_31_U layer2_output_32_U layer2_output_33_U layer2_output_34_U layer2_output_35_U layer2_output_36_U layer2_output_37_U layer2_output_38_U layer2_output_39_U layer2_output_40_U layer2_output_41_U layer2_output_42_U layer2_output_43_U layer2_output_44_U layer2_output_45_U layer2_output_46_U layer2_output_47_U layer2_output_48_U layer2_output_49_U layer2_output_50_U layer2_output_51_U layer2_output_52_U layer2_output_53_U layer2_output_54_U layer2_output_55_U layer2_output_56_U layer2_output_57_U layer2_output_58_U layer2_output_59_U layer2_output_60_U layer2_output_61_U layer2_output_62_U layer2_output_63_U layer2_quantized_U layer2_quantized_1_U layer3_output_U layer3_output_1_U layer3_output_2_U layer3_output_3_U layer3_output_4_U layer3_output_5_U layer3_output_6_U layer3_output_7_U layer3_output_8_U layer3_output_9_U control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "Block_entry_gmem_rd_proc",
          "InstanceName": "Block_entry_gmem_rd_proc_U0"
        },
        {
          "ModuleName": "dense_layer",
          "InstanceName": "dense_layer_U0",
          "BindInstances": "xor_ln18_fu_1874_p2 xor_ln18_23_fu_1879_p2 xnr_fu_1888_p2 xor_ln46_fu_1894_p2 add_ln8_35_fu_2424_p2 add_ln8_fu_2430_p2 s0_fu_2436_p2 s1_fu_36694_p2 s3_fu_45608_p2 xor_ln18_18_fu_2596_p2 xor_ln18_27_fu_2601_p2 xnr_11_fu_2610_p2 xor_ln46_9_fu_2616_p2 add_ln8_37_fu_3146_p2 add_ln8_38_fu_3152_p2 s0_11_fu_3158_p2 s1_11_fu_36874_p2 s3_11_fu_45676_p2 xor_ln18_20_fu_3318_p2 xor_ln18_31_fu_3323_p2 xnr_12_fu_3332_p2 xor_ln46_10_fu_3338_p2 add_ln8_40_fu_3868_p2 add_ln8_41_fu_3874_p2 s0_12_fu_3880_p2 s1_12_fu_37054_p2 s3_12_fu_45744_p2 xor_ln18_22_fu_4040_p2 xor_ln18_35_fu_4045_p2 xnr_13_fu_4054_p2 xor_ln46_11_fu_4060_p2 add_ln8_43_fu_4590_p2 add_ln8_44_fu_4596_p2 s0_13_fu_4602_p2 s1_13_fu_37234_p2 s3_13_fu_45812_p2 xor_ln18_24_fu_4762_p2 xor_ln18_39_fu_4767_p2 xnr_14_fu_4776_p2 xor_ln46_12_fu_4782_p2 add_ln8_46_fu_5312_p2 add_ln8_47_fu_5318_p2 s0_14_fu_5324_p2 s1_14_fu_37414_p2 s3_14_fu_45880_p2 xor_ln18_26_fu_5484_p2 xor_ln18_43_fu_5489_p2 xnr_15_fu_5498_p2 xor_ln46_13_fu_5504_p2 add_ln8_49_fu_6034_p2 add_ln8_50_fu_6040_p2 s0_15_fu_6046_p2 s1_15_fu_37594_p2 s3_15_fu_45948_p2 xor_ln18_28_fu_6206_p2 xor_ln18_47_fu_6211_p2 xnr_16_fu_6220_p2 xor_ln46_14_fu_6226_p2 add_ln8_52_fu_6756_p2 add_ln8_53_fu_6762_p2 s0_16_fu_6768_p2 s1_16_fu_37774_p2 s3_16_fu_46016_p2 xor_ln18_30_fu_6928_p2 xor_ln18_51_fu_6933_p2 xnr_17_fu_6942_p2 xor_ln46_15_fu_6948_p2 add_ln8_55_fu_7478_p2 add_ln8_56_fu_7484_p2 s0_17_fu_7490_p2 s1_17_fu_37954_p2 s3_17_fu_46084_p2 xor_ln18_32_fu_7650_p2 xor_ln18_55_fu_7655_p2 xnr_18_fu_7664_p2 xor_ln46_16_fu_7670_p2 add_ln8_58_fu_8200_p2 add_ln8_59_fu_8206_p2 s0_18_fu_8212_p2 s1_18_fu_38134_p2 s3_18_fu_46152_p2 xor_ln18_34_fu_8372_p2 xor_ln18_59_fu_8377_p2 xnr_19_fu_8386_p2 xor_ln46_17_fu_8392_p2 add_ln8_61_fu_8922_p2 add_ln8_62_fu_8928_p2 s0_19_fu_8934_p2 s1_19_fu_38314_p2 s3_19_fu_46220_p2 xor_ln18_36_fu_9094_p2 xor_ln18_63_fu_9099_p2 xnr_20_fu_9108_p2 xor_ln46_18_fu_9114_p2 add_ln8_64_fu_9644_p2 add_ln8_65_fu_9650_p2 s0_20_fu_9656_p2 s1_20_fu_38494_p2 s3_20_fu_46288_p2 xor_ln18_38_fu_9816_p2 xor_ln18_65_fu_9821_p2 xnr_21_fu_9830_p2 xor_ln46_19_fu_9836_p2 add_ln8_67_fu_10366_p2 add_ln8_68_fu_10372_p2 s0_21_fu_10378_p2 s1_21_fu_38674_p2 s3_21_fu_46356_p2 xor_ln18_40_fu_10538_p2 xor_ln18_67_fu_10543_p2 xnr_22_fu_10552_p2 xor_ln46_20_fu_10558_p2 add_ln8_70_fu_11088_p2 add_ln8_71_fu_11094_p2 s0_22_fu_11100_p2 s1_22_fu_38854_p2 s3_22_fu_46424_p2 xor_ln18_42_fu_11260_p2 xor_ln18_69_fu_11265_p2 xnr_23_fu_11274_p2 xor_ln46_21_fu_11280_p2 add_ln8_73_fu_11810_p2 add_ln8_74_fu_11816_p2 s0_23_fu_11822_p2 s1_23_fu_39034_p2 s3_23_fu_46492_p2 xor_ln18_44_fu_11982_p2 xor_ln18_71_fu_11987_p2 xnr_24_fu_11996_p2 xor_ln46_22_fu_12002_p2 add_ln8_76_fu_12532_p2 add_ln8_77_fu_12538_p2 s0_24_fu_12544_p2 s1_24_fu_39214_p2 s3_24_fu_46560_p2 xor_ln18_46_fu_12704_p2 xor_ln18_73_fu_12709_p2 xnr_25_fu_12718_p2 xor_ln46_23_fu_12724_p2 add_ln8_79_fu_13254_p2 add_ln8_80_fu_13260_p2 s0_25_fu_13266_p2 s1_25_fu_39394_p2 s3_25_fu_46628_p2 xor_ln18_48_fu_13426_p2 xor_ln18_75_fu_13431_p2 xnr_26_fu_13440_p2 xor_ln46_24_fu_13446_p2 add_ln8_82_fu_13976_p2 add_ln8_83_fu_13982_p2 s0_26_fu_13988_p2 s1_26_fu_39574_p2 s3_26_fu_46696_p2 xor_ln18_50_fu_14148_p2 xor_ln18_77_fu_14153_p2 xnr_27_fu_14162_p2 xor_ln46_25_fu_14168_p2 add_ln8_85_fu_14698_p2 add_ln8_86_fu_14704_p2 s0_27_fu_14710_p2 s1_27_fu_39754_p2 s3_27_fu_46764_p2 xor_ln18_52_fu_14870_p2 xor_ln18_79_fu_14875_p2 xnr_28_fu_14884_p2 xor_ln46_26_fu_14890_p2 add_ln8_88_fu_15420_p2 add_ln8_89_fu_15426_p2 s0_28_fu_15432_p2 s1_28_fu_39934_p2 s3_28_fu_46832_p2 xor_ln18_54_fu_15592_p2 xor_ln18_81_fu_15597_p2 xnr_29_fu_15606_p2 xor_ln46_27_fu_15612_p2 add_ln8_91_fu_16142_p2 add_ln8_92_fu_16148_p2 s0_29_fu_16154_p2 s1_29_fu_40114_p2 s3_29_fu_46900_p2 xor_ln18_56_fu_16314_p2 xor_ln18_83_fu_16319_p2 xnr_30_fu_16328_p2 xor_ln46_28_fu_16334_p2 add_ln8_94_fu_16864_p2 add_ln8_95_fu_16870_p2 s0_30_fu_16876_p2 s1_30_fu_40294_p2 s3_30_fu_46968_p2 xor_ln18_58_fu_17036_p2 xor_ln18_85_fu_17041_p2 xnr_31_fu_17050_p2 xor_ln46_29_fu_17056_p2 add_ln8_97_fu_17586_p2 add_ln8_98_fu_17592_p2 s0_31_fu_17598_p2 s1_31_fu_40474_p2 s3_31_fu_47036_p2 xor_ln18_60_fu_17758_p2 xor_ln18_87_fu_17763_p2 xnr_32_fu_17772_p2 xor_ln46_30_fu_17778_p2 add_ln8_100_fu_18308_p2 add_ln8_101_fu_18314_p2 s0_32_fu_18320_p2 s1_32_fu_40654_p2 s3_32_fu_47104_p2 xor_ln18_62_fu_18480_p2 xor_ln18_89_fu_18485_p2 xnr_33_fu_18494_p2 xor_ln46_31_fu_18500_p2 add_ln8_103_fu_19030_p2 add_ln8_104_fu_19036_p2 s0_33_fu_19042_p2 s1_33_fu_40834_p2 s3_33_fu_47172_p2 xor_ln53_fu_19206_p2 xor_ln53_1_fu_19211_p2 xor_ln8_fu_40922_p2 xor_ln8_2_fu_40964_p2 add_ln8_106_fu_40978_p2 s0_34_fu_40984_p2 s1_34_fu_47278_p2 s3_34_fu_49107_p2 add_ln56_fu_49122_p2 add_ln56_2_fu_49135_p2 add_ln56_3_fu_49145_p2 add_ln56_5_fu_49160_p2 add_ln56_6_fu_49170_p2 add_ln56_8_fu_49570_p2 add_ln56_9_fu_49197_p2 add_ln56_11_fu_49203_p2 add_ln56_12_fu_49213_p2 add_ln56_13_fu_49223_p2 add_ln56_14_fu_49233_p2 add_ln60_10_fu_49658_p2 add_ln60_11_fu_49274_p2 add_ln60_12_fu_49284_p2 add_ln60_14_fu_49290_p2 add_ln60_15_fu_49296_p2 add_ln60_16_fu_49306_p2 add_ln60_17_fu_49582_p2 add_ln60_7_fu_49723_p2 xnr_34_fu_19348_p2 xor_ln8_3_fu_19354_p2 add_ln8_108_fu_19884_p2 add_ln8_109_fu_19890_p2 s0_35_fu_19896_p2 s1_35_fu_41190_p2 s3_35_fu_47366_p2 xnr_35_fu_20060_p2 xor_ln8_4_fu_20066_p2 add_ln8_111_fu_20596_p2 add_ln8_112_fu_20602_p2 s0_36_fu_20608_p2 s1_36_fu_41370_p2 s3_36_fu_47434_p2 xnr_36_fu_20772_p2 xor_ln8_5_fu_20778_p2 add_ln8_114_fu_21308_p2 add_ln8_115_fu_21314_p2 s0_37_fu_21320_p2 s1_37_fu_41550_p2 s3_37_fu_47502_p2 xnr_37_fu_21484_p2 xor_ln8_6_fu_21490_p2 add_ln8_117_fu_22020_p2 add_ln8_118_fu_22026_p2 s0_38_fu_22032_p2 s1_38_fu_41730_p2 s3_38_fu_47570_p2 xnr_38_fu_22196_p2 xor_ln8_7_fu_22202_p2 add_ln8_120_fu_22732_p2 add_ln8_121_fu_22738_p2 s0_39_fu_22744_p2 s1_39_fu_41910_p2 s3_39_fu_47638_p2 xnr_39_fu_22908_p2 xor_ln8_8_fu_22914_p2 add_ln8_123_fu_23444_p2 add_ln8_124_fu_23450_p2 s0_40_fu_23456_p2 s1_40_fu_42090_p2 s3_40_fu_47706_p2 xnr_40_fu_23620_p2 xor_ln8_9_fu_23626_p2 add_ln8_126_fu_24156_p2 add_ln8_127_fu_24162_p2 s0_41_fu_24168_p2 s1_41_fu_42270_p2 s3_41_fu_47774_p2 xnr_41_fu_24332_p2 xor_ln8_10_fu_24338_p2 add_ln8_129_fu_24868_p2 add_ln8_130_fu_24874_p2 s0_42_fu_24880_p2 s1_42_fu_42450_p2 s3_42_fu_47842_p2 xnr_42_fu_25044_p2 xor_ln8_11_fu_25050_p2 add_ln8_132_fu_25580_p2 add_ln8_133_fu_25586_p2 s0_43_fu_25592_p2 s1_43_fu_42630_p2 s3_43_fu_47910_p2 xnr_43_fu_25756_p2 xor_ln8_12_fu_25762_p2 add_ln8_135_fu_26292_p2 add_ln8_136_fu_26298_p2 s0_44_fu_26304_p2 s1_44_fu_42810_p2 s3_44_fu_47978_p2 xnr_44_fu_26468_p2 xor_ln8_13_fu_26474_p2 add_ln8_138_fu_27004_p2 add_ln8_139_fu_27010_p2 s0_45_fu_27016_p2 s1_45_fu_42990_p2 s3_45_fu_48046_p2 xnr_45_fu_27180_p2 xor_ln8_14_fu_27186_p2 add_ln8_141_fu_27716_p2 add_ln8_142_fu_27722_p2 s0_46_fu_27728_p2 s1_46_fu_43170_p2 s3_46_fu_48114_p2 xnr_46_fu_27892_p2 xor_ln8_15_fu_27898_p2 add_ln8_144_fu_28428_p2 add_ln8_145_fu_28434_p2 s0_47_fu_28440_p2 s1_47_fu_43350_p2 s3_47_fu_48182_p2 xnr_47_fu_28604_p2 xor_ln8_16_fu_28610_p2 add_ln8_147_fu_29140_p2 add_ln8_148_fu_29146_p2 s0_48_fu_29152_p2 s1_48_fu_43530_p2 s3_48_fu_48250_p2 xnr_48_fu_29316_p2 xor_ln8_17_fu_29322_p2 add_ln8_150_fu_29852_p2 add_ln8_151_fu_29858_p2 s0_49_fu_29864_p2 s1_49_fu_43710_p2 s3_49_fu_48318_p2 xnr_49_fu_30028_p2 xor_ln8_18_fu_30034_p2 add_ln8_153_fu_30564_p2 add_ln8_154_fu_30570_p2 s0_50_fu_30576_p2 s1_50_fu_43890_p2 s3_50_fu_48386_p2 xnr_50_fu_30740_p2 xor_ln8_19_fu_30746_p2 add_ln8_156_fu_31276_p2 add_ln8_157_fu_31282_p2 s0_51_fu_31288_p2 s1_51_fu_44070_p2 s3_51_fu_48454_p2 xnr_51_fu_31452_p2 xor_ln8_20_fu_31458_p2 add_ln8_159_fu_31988_p2 add_ln8_160_fu_31994_p2 s0_52_fu_32000_p2 s1_52_fu_44250_p2 s3_52_fu_48522_p2 xnr_52_fu_32164_p2 xor_ln8_21_fu_32170_p2 add_ln8_162_fu_32700_p2 add_ln8_163_fu_32706_p2 s0_53_fu_32712_p2 s1_53_fu_44430_p2 s3_53_fu_48590_p2 xnr_53_fu_32876_p2 xor_ln8_22_fu_32882_p2 add_ln8_165_fu_33412_p2 add_ln8_166_fu_33418_p2 s0_54_fu_33424_p2 s1_54_fu_44610_p2 s3_54_fu_48658_p2 xnr_54_fu_33588_p2 xor_ln8_23_fu_33594_p2 add_ln8_168_fu_34124_p2 add_ln8_169_fu_34130_p2 s0_55_fu_34136_p2 s1_55_fu_44790_p2 s3_55_fu_48726_p2 xnr_55_fu_34300_p2 xor_ln8_24_fu_34306_p2 add_ln8_171_fu_34836_p2 add_ln8_172_fu_34842_p2 s0_56_fu_34848_p2 s1_56_fu_44970_p2 s3_56_fu_48794_p2 xnr_56_fu_35012_p2 xor_ln8_25_fu_35018_p2 add_ln8_174_fu_35548_p2 add_ln8_175_fu_35554_p2 s0_57_fu_35560_p2 s1_57_fu_45150_p2 s3_57_fu_48862_p2 xnr_57_fu_35724_p2 xor_ln8_26_fu_35730_p2 add_ln8_177_fu_36260_p2 add_ln8_178_fu_36266_p2 s0_58_fu_36272_p2 s1_58_fu_45330_p2 s3_58_fu_48930_p2 xor_ln53_2_fu_36436_p2 xor_ln53_3_fu_36441_p2 xor_ln8_27_fu_45418_p2 xor_ln8_28_fu_45460_p2 add_ln8_180_fu_45474_p2 s0_59_fu_45480_p2 s1_59_fu_49036_p2 s3_59_fu_49337_p2 add_ln56_16_fu_49352_p2 add_ln56_17_fu_49365_p2 add_ln56_18_fu_49375_p2 add_ln56_20_fu_49390_p2 add_ln56_21_fu_49400_p2 add_ln56_23_fu_49616_p2 add_ln56_24_fu_49427_p2 add_ln56_26_fu_49433_p2 add_ln56_27_fu_49443_p2 add_ln56_28_fu_49453_p2 add_ln56_29_fu_49463_p2 add_ln60_18_fu_49688_p2 add_ln60_19_fu_49504_p2 add_ln60_20_fu_49514_p2 add_ln60_22_fu_49520_p2 add_ln60_23_fu_49526_p2 add_ln60_24_fu_49536_p2 add_ln60_25_fu_49628_p2 add_ln60_9_fu_49758_p2 n_fu_1855_p2 p_ZL9golden_w1_0_U p_ZL9golden_w1_1_U p_ZL9golden_w1_2_U p_ZL9golden_w1_3_U p_ZL9golden_w1_4_U p_ZL9golden_w1_5_U p_ZL9golden_w1_6_U p_ZL9golden_w1_7_U p_ZL9golden_w1_8_U p_ZL9golden_w1_9_U p_ZL9golden_w1_10_U p_ZL9golden_w1_11_U p_ZL9golden_w1_12_U p_ZL9golden_w1_13_U p_ZL9golden_w1_14_U p_ZL9golden_w1_15_U p_ZL9golden_w1_16_U p_ZL9golden_w1_17_U p_ZL9golden_w1_18_U p_ZL9golden_w1_19_U p_ZL9golden_w1_20_U p_ZL9golden_w1_21_U p_ZL9golden_w1_22_U p_ZL9golden_w1_23_U p_ZL9golden_w1_24_U"
        },
        {
          "ModuleName": "sign_and_quantize",
          "InstanceName": "sign_and_quantize_U0",
          "BindInstances": "sparsemux_9_2_13_1_1_U55 icmp_ln79_fu_1176_p2 outw_fu_2129_p3 sparsemux_9_2_13_1_1_U56 icmp_ln79_32_fu_1206_p2 outw_64_fu_2146_p3 sparsemux_9_2_13_1_1_U57 icmp_ln79_33_fu_1236_p2 outw_66_fu_2163_p3 sparsemux_9_2_13_1_1_U58 icmp_ln79_34_fu_1266_p2 outw_68_fu_2180_p3 sparsemux_9_2_13_1_1_U59 icmp_ln79_35_fu_1296_p2 outw_70_fu_2197_p3 sparsemux_9_2_13_1_1_U60 icmp_ln79_36_fu_1326_p2 outw_72_fu_2214_p3 sparsemux_9_2_13_1_1_U61 icmp_ln79_37_fu_1356_p2 outw_74_fu_2231_p3 sparsemux_9_2_13_1_1_U62 icmp_ln79_38_fu_1386_p2 outw_76_fu_2248_p3 sparsemux_9_2_13_1_1_U63 icmp_ln79_39_fu_1416_p2 outw_78_fu_2265_p3 sparsemux_9_2_13_1_1_U64 icmp_ln79_40_fu_1446_p2 outw_80_fu_2282_p3 sparsemux_9_2_13_1_1_U65 icmp_ln79_41_fu_1476_p2 outw_82_fu_2298_p3 sparsemux_9_2_13_1_1_U66 icmp_ln79_42_fu_1506_p2 outw_84_fu_2314_p3 sparsemux_9_2_13_1_1_U67 icmp_ln79_43_fu_1536_p2 outw_86_fu_2331_p3 sparsemux_9_2_13_1_1_U68 icmp_ln79_44_fu_1566_p2 outw_88_fu_2348_p3 sparsemux_9_2_13_1_1_U69 icmp_ln79_45_fu_1596_p2 outw_90_fu_2365_p3 sparsemux_9_2_13_1_1_U70 icmp_ln79_46_fu_1626_p2 outw_92_fu_2382_p3 sparsemux_9_2_13_1_1_U71 icmp_ln79_47_fu_1656_p2 outw_94_fu_2399_p3 sparsemux_9_2_13_1_1_U72 icmp_ln79_48_fu_1686_p2 outw_96_fu_2416_p3 sparsemux_9_2_13_1_1_U73 icmp_ln79_49_fu_1716_p2 outw_98_fu_2433_p3 sparsemux_9_2_13_1_1_U74 icmp_ln79_50_fu_1746_p2 outw_100_fu_2450_p3 sparsemux_9_2_13_1_1_U75 icmp_ln79_51_fu_1776_p2 outw_102_fu_2466_p3 sparsemux_9_2_13_1_1_U76 icmp_ln79_52_fu_1806_p2 outw_104_fu_2482_p3 sparsemux_9_2_13_1_1_U77 icmp_ln79_53_fu_1836_p2 outw_106_fu_2499_p3 sparsemux_9_2_13_1_1_U78 icmp_ln79_54_fu_1866_p2 outw_108_fu_2516_p3 sparsemux_9_2_13_1_1_U79 icmp_ln79_55_fu_1896_p2 outw_110_fu_2533_p3 sparsemux_9_2_13_1_1_U80 icmp_ln79_56_fu_1926_p2 outw_112_fu_2550_p3 sparsemux_9_2_13_1_1_U81 icmp_ln79_57_fu_1956_p2 outw_114_fu_2567_p3 sparsemux_9_2_13_1_1_U82 icmp_ln79_58_fu_1986_p2 outw_116_fu_2584_p3 sparsemux_9_2_13_1_1_U83 icmp_ln79_59_fu_2016_p2 outw_118_fu_2601_p3 sparsemux_9_2_13_1_1_U84 icmp_ln79_60_fu_2046_p2 outw_120_fu_2618_p3 sparsemux_9_2_13_1_1_U85 icmp_ln79_61_fu_2076_p2 outw_122_fu_2634_p3 sparsemux_9_2_13_1_1_U86 icmp_ln79_62_fu_2106_p2 outw_124_fu_2650_p3 w_fu_2112_p2 icmp_ln71_fu_2118_p2"
        },
        {
          "ModuleName": "dense_layer_1",
          "InstanceName": "dense_layer_1_U0",
          "BindInstances": "xor_ln18_fu_679_p2 xor_ln18_8_fu_684_p2 xnr_fu_693_p2 xor_ln46_fu_699_p2 add_ln8_12_fu_1229_p2 add_ln8_fu_1235_p2 s0_fu_1241_p2 s1_fu_6535_p2 s3_fu_7897_p2 xor_ln18_7_fu_1401_p2 xor_ln18_12_fu_1406_p2 xnr_4_fu_1415_p2 xor_ln46_2_fu_1421_p2 add_ln8_14_fu_1951_p2 add_ln8_15_fu_1957_p2 s0_4_fu_1963_p2 s1_4_fu_6715_p2 s3_4_fu_7965_p2 xor_ln18_9_fu_2123_p2 xor_ln18_14_fu_2128_p2 xnr_5_fu_2137_p2 xor_ln46_3_fu_2143_p2 add_ln8_17_fu_2673_p2 add_ln8_18_fu_2679_p2 s0_5_fu_2685_p2 s1_5_fu_6895_p2 s3_5_fu_8033_p2 xor_ln18_11_fu_2845_p2 xor_ln18_16_fu_2850_p2 xnr_6_fu_2859_p2 xor_ln46_4_fu_2865_p2 add_ln8_20_fu_3395_p2 add_ln8_21_fu_3401_p2 s0_6_fu_3407_p2 s1_6_fu_7075_p2 s3_6_fu_8101_p2 add_ln56_fu_8408_p2 add_ln60_7_fu_8421_p2 add_ln60_fu_8431_p2 add_ln60_4_fu_8449_p2 xnr_7_fu_3571_p2 xor_ln46_5_fu_3577_p2 add_ln8_23_fu_4107_p2 add_ln8_24_fu_4113_p2 s0_7_fu_4119_p2 s1_7_fu_7255_p2 s3_7_fu_8169_p2 xnr_8_fu_4283_p2 xor_ln46_6_fu_4289_p2 add_ln8_26_fu_4819_p2 add_ln8_27_fu_4825_p2 s0_8_fu_4831_p2 s1_8_fu_7435_p2 s3_8_fu_8237_p2 xnr_9_fu_4995_p2 xor_ln46_7_fu_5001_p2 add_ln8_29_fu_5531_p2 add_ln8_30_fu_5537_p2 s0_9_fu_5543_p2 s1_9_fu_7615_p2 s3_9_fu_8305_p2 xnr_10_fu_5707_p2 xor_ln46_8_fu_5713_p2 add_ln8_32_fu_6243_p2 add_ln8_33_fu_6249_p2 s0_10_fu_6255_p2 s1_10_fu_7795_p2 s3_10_fu_8373_p2 add_ln56_1_fu_8464_p2 add_ln60_8_fu_8477_p2 add_ln60_5_fu_8487_p2 add_ln60_6_fu_8505_p2 n_fu_660_p2 p_ZL9golden_w2_0_U p_ZL9golden_w2_1_U p_ZL9golden_w2_2_U p_ZL9golden_w2_3_U"
        },
        {
          "ModuleName": "sign_and_quantize_2",
          "InstanceName": "sign_and_quantize_2_U0",
          "BindInstances": "select_ln79_fu_621_p3 icmp_ln79_fu_629_p2 outw_fu_635_p3 select_ln79_2_fu_643_p3 icmp_ln79_1_fu_651_p2 outw_2_fu_667_p3 select_ln79_3_fu_675_p3 icmp_ln79_2_fu_683_p2 outw_4_fu_1110_p3 select_ln79_4_fu_689_p3 icmp_ln79_3_fu_697_p2 outw_6_fu_1126_p3 select_ln79_5_fu_703_p3 icmp_ln79_4_fu_711_p2 outw_8_fu_1143_p3 select_ln79_6_fu_717_p3 icmp_ln79_5_fu_725_p2 outw_10_fu_1160_p3 select_ln79_7_fu_731_p3 icmp_ln79_6_fu_739_p2 outw_12_fu_1177_p3 select_ln79_8_fu_745_p3 icmp_ln79_7_fu_753_p2 outw_14_fu_1194_p3 select_ln79_9_fu_759_p3 icmp_ln79_8_fu_767_p2 outw_16_fu_1211_p3 select_ln79_10_fu_773_p3 icmp_ln79_9_fu_781_p2 outw_18_fu_1228_p3 select_ln79_11_fu_787_p3 icmp_ln79_10_fu_795_p2 outw_20_fu_1245_p3 select_ln79_12_fu_801_p3 icmp_ln79_11_fu_809_p2 outw_22_fu_1262_p3 select_ln79_13_fu_815_p3 icmp_ln79_12_fu_823_p2 outw_24_fu_1278_p3 select_ln79_14_fu_829_p3 icmp_ln79_13_fu_837_p2 outw_26_fu_1294_p3 select_ln79_15_fu_843_p3 icmp_ln79_14_fu_851_p2 outw_28_fu_1311_p3 select_ln79_16_fu_857_p3 icmp_ln79_15_fu_865_p2 outw_30_fu_1328_p3 select_ln79_17_fu_871_p3 icmp_ln79_16_fu_879_p2 outw_32_fu_1345_p3 select_ln79_18_fu_885_p3 icmp_ln79_17_fu_893_p2 outw_34_fu_1362_p3 select_ln79_19_fu_899_p3 icmp_ln79_18_fu_907_p2 outw_36_fu_1379_p3 select_ln79_20_fu_913_p3 icmp_ln79_19_fu_921_p2 outw_38_fu_1396_p3 select_ln79_21_fu_927_p3 icmp_ln79_20_fu_935_p2 outw_40_fu_1413_p3 select_ln79_22_fu_941_p3 icmp_ln79_21_fu_949_p2 outw_42_fu_1430_p3 select_ln79_23_fu_955_p3 icmp_ln79_22_fu_963_p2 outw_44_fu_1446_p3 select_ln79_24_fu_969_p3 icmp_ln79_23_fu_977_p2 outw_46_fu_1462_p3 select_ln79_25_fu_983_p3 icmp_ln79_24_fu_991_p2 outw_48_fu_1479_p3 select_ln79_26_fu_997_p3 icmp_ln79_25_fu_1005_p2 outw_50_fu_1496_p3 select_ln79_27_fu_1011_p3 icmp_ln79_26_fu_1019_p2 outw_52_fu_1513_p3 select_ln79_28_fu_1025_p3 icmp_ln79_27_fu_1033_p2 outw_54_fu_1530_p3 select_ln79_29_fu_1039_p3 icmp_ln79_28_fu_1047_p2 outw_56_fu_1547_p3 select_ln79_30_fu_1053_p3 icmp_ln79_29_fu_1061_p2 outw_58_fu_1564_p3 select_ln79_31_fu_1067_p3 icmp_ln79_30_fu_1075_p2 outw_60_fu_1581_p3 select_ln79_32_fu_1081_p3 icmp_ln79_31_fu_1089_p2 outw_62_fu_1598_p3 w_fu_1095_p2"
        },
        {
          "ModuleName": "dense_layer_3",
          "InstanceName": "dense_layer_3_U0",
          "BindInstances": "xor_ln18_fu_315_p2 xor_ln18_1_fu_320_p2 xnr_fu_329_p2 xor_ln46_fu_335_p2 add_ln8_1_fu_865_p2 add_ln8_fu_871_p2 s0_fu_877_p2 s1_fu_3303_p2 s3_fu_3945_p2 xor_ln18_2_fu_1037_p2 xor_ln18_4_fu_1042_p2 xnr_1_fu_1051_p2 xor_ln46_1_fu_1057_p2 add_ln8_3_fu_1587_p2 add_ln8_4_fu_1593_p2 s0_1_fu_1599_p2 s1_1_fu_3483_p2 s3_1_fu_4013_p2 add_ln60_fu_4181_p2 add_ln60_1_fu_4199_p2 xnr_2_fu_1763_p2 xor_ln8_fu_1769_p2 add_ln8_6_fu_2299_p2 add_ln8_7_fu_2305_p2 s0_2_fu_2311_p2 s1_2_fu_3663_p2 s3_2_fu_4081_p2 xnr_3_fu_2475_p2 xor_ln8_1_fu_2481_p2 add_ln8_9_fu_3011_p2 add_ln8_10_fu_3017_p2 s0_3_fu_3023_p2 s1_3_fu_3843_p2 s3_3_fu_4149_p2 add_ln60_2_fu_4211_p2 add_ln60_3_fu_4229_p2 n_fu_298_p2 icmp_ln34_fu_304_p2 p_ZL9golden_w3_0_U p_ZL9golden_w3_1_U"
        },
        {
          "ModuleName": "Block_entry_gmem_wr_proc",
          "InstanceName": "Block_entry_gmem_wr_proc_U0"
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_entry_gmem_rd_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sign_and_quantize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_layer_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sign_and_quantize_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_layer_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_gmem_wr_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bnn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.549"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_gmem_rd_proc": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "1602",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "405",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_layer": {
        "Latency": {
          "LatencyBest": "72",
          "LatencyAvg": "72",
          "LatencyWorst": "72",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.769"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "64",
            "Latency": "70",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "25",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "8",
          "FF": "7978",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "20265",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "38",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sign_and_quantize": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.140"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1",
            "TripCount": "4",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "1240",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2636",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_layer_1": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.769"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "32",
            "Latency": "35",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "1955",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "4094",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sign_and_quantize_2": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.980"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1",
            "TripCount": "2",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "978",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2191",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_layer_3": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.717"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_34_1",
            "TripCount": "5",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "712",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1716",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_gmem_wr_proc": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "172",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "193",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "bnn": {
        "Latency": {
          "LatencyBest": "188",
          "LatencyAvg": "188",
          "LatencyWorst": "188",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.568"
        },
        "Area": {
          "BRAM_18K": "33",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "11",
          "FF": "38815",
          "AVAIL_FF": "106400",
          "UTIL_FF": "36",
          "LUT": "48560",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "91",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-12-13 15:04:34 -0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2.2"
  }
}
