Altera Corp. 2007. http://www.altera.com.
Atmel Corp. 2007. http://www.atmel.com.
ARM Ltd. 2007. http://www.arm.com.
A. Balboni , W. Fornaciari , D. Sciuto, Partitioning and Exploration Strategies in the TOSCA Co-Design Flow, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.62, March 18-20, 1996
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Eles, P., Peng, Z., Kuchchinski, K., and Doboli, A. 1997. System level hardware/software partitioning based on simulated annealing and tabu search. Kluwer's Des. Autom. Embed. Syst. 2, 1, 5--32.
EEMBC. 2005. The embedded microprocessor benchmark consortium. http://www.eembc.org.
Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993[doi>10.1109/54.245964]
Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.84-100, March 1998[doi>10.1109/92.661251]
Ann Gordon-Ross , Frank Vahid, Frequent loop detection using efficient non-intrusive on-chip hardware, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951728]
Halfhill, T. 2003. MIPS embraces configurable technology. Microprocessor Rep. 7--15.
Jörg Henkel, A low power hardware/software partitioning approach for core-based embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.122-127, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309896]
Jouml;rg Henkel , Yanbing Li, Energy-conscious HW/SW-partitioning of embedded systems: a case study on an MPEG-2 encoder, Proceedings of the 6th international workshop on Hardware/software codesign, p.23-27, March 15-18, 1998, Seattle, Washington, USA
Jörg Henkel , Rolf Ernst, A hardware/software partitioner using a dynamically determined granularity, Proceedings of the 34th annual Design Automation Conference, p.691-696, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266323]
Roman Lysecky , Greg Stitt , Frank Vahid, Warp Processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.3, p.659-681, July 2006[doi>10.1145/1142980.1142986]
Roman Lysecky , Frank Vahid, A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning, Proceedings of the conference on Design, automation and test in Europe, p.10480, February 16-20, 2004
Roman Lysecky , Frank Vahid, On-chip logic minimization, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775918]
Roman Lysecky , Frank Vahid , Sheldon X. -D. Tan, A Study of the Scalability of On-Chip Routing for Just-in-Time FPGA Compilation, Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.57-62, April 18-20, 2005[doi>10.1109/FCCM.2005.12]
Roman Lysecky , Frank Vahid , Sheldon X.-D. Tan, Dynamic FPGA routing for just-in-time FPGA compilation, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996819]
Afzal Malik , Bill Moyer , Dan Cermak, A low power unified cache architecture providing power and performance flexibility (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.241-243, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344610]
Greg Stitt , Roman Lysecky , Frank Vahid, Dynamic hardware/software partitioning: a first approach, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775896]
Greg Stitt , Frank Vahid, Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic, IEEE Design & Test, v.19 n.6, p.36-43, November 2002[doi>10.1109/MDT.2002.1047742]
Greg Stitt , Frank Vahid, Hardware/software partitioning of software binaries, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.164-170, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774596]
Greg Stitt , Frank Vahid , Walid Najjar, A code refinement methodology for performance-improved synthesis from C, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233649]
Tensilica, Inc. 2007. http://www.tensilica.com.
Triscend Corp. 2003. http://www.triscend.com.
Girish Venkataramani , Walid Najjar , Fadi Kurdahi , Nader Bagherzadeh , Wim Bohm, A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502235]
Kees Vissers, Programming models and architectures for FPGA platforms, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, p.1-1, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023834]
Wan, M., Ichikawa, Y., Lidsky, D., and Rabaey, J. 1998. An energy conscious methodology for early design space exploration of heterogeneous DSPs. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC'98). IEEE, Los Alamitos, CA, 111--117.
Xilinx, Inc. 2007. http://www.xilinx.com.
Xilinx, Inc. 2003. Xilinx Press Release &num;03142, http://www.xilinx.com/prs_rls/silicon_spart/03142s3_pricing.htm.
