// Seed: 505723745
module module_0 (
    input  id_0
    , id_8,
    input  id_1,
    input  id_2,
    input  id_3,
    output id_4,
    input  id_5,
    input  id_6,
    output id_7
);
  logic id_9 = 1;
  reg   id_10 = 1;
  always @(negedge 1) if (id_0) id_7 <= id_10;
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6,
    output id_7,
    output logic id_8,
    input id_9,
    output id_10
);
  defparam id_11.id_12 = 1;
endmodule
