library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity TX is 
port(
	CLK: IN std_logic;
	START: IN std_logic;
	BUSY: out std_logic; 
	DATA: IN std_logic_vector(7 downto 0);
	TX_LINE: OUT std_logic
);

end TX;