Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct  7 15:36:25 2021
| Host         : STAS-W10 running 64-bit major release  (build 9200)
| Command      : report_methodology -file UPzynq20_test_design_wrapper_methodology_drc_routed.rpt -pb UPzynq20_test_design_wrapper_methodology_drc_routed.pb -rpx UPzynq20_test_design_wrapper_methodology_drc_routed.rpx
| Design       : UPzynq20_test_design_wrapper
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 101
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 85         |
| TIMING-20 | Warning  | Non-clocked latch             | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on AcknowledgeBus_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on DataBus_0[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on Data_In_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_i[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_1_tri_i[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_5_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_5_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_5_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_5_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_5_tri_i[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_5_tri_i[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_5_tri_i[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_5_tri_i[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_5_tri_i[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on AsyncLine_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on ChGroup0_0[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on ClkBus_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on DivClk_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on EnableBus_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on LEDS_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on LEDS_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on LoadMode relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on OUT_put_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on OUT_put_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on OUT_put_Dif_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on OUT_put_Dif_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[16] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[17] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[18] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[19] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[20] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[21] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[22] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[23] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[24] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[25] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[26] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[27] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[28] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[29] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[30] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[31] cannot be properly analyzed as its control pin UPzynq20_test_design_i/IP_AXI_SerialBus_0/U0/IP_AXI_SerialBus_v1_0_S00_AXI_inst/reg_data_out_reg[31]/G is not reached by a timing clock
Related violations: <none>


