/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [21:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  reg [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_21z[20] & celloutsig_0_31z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & in_data[145]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z[2] & celloutsig_0_2z);
  assign celloutsig_1_10z = ~(in_data[142] & celloutsig_1_8z);
  assign celloutsig_1_13z = ~(celloutsig_1_12z & celloutsig_1_9z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & in_data[2]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_2z);
  assign celloutsig_1_12z = ~(celloutsig_1_6z | celloutsig_1_0z);
  assign celloutsig_0_5z = ~(in_data[3] | celloutsig_0_2z);
  assign celloutsig_0_6z = ~(celloutsig_0_1z | celloutsig_0_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_8z | 1'h0);
  assign celloutsig_1_0z = ~((in_data[98] | in_data[187]) & (in_data[166] | in_data[150]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_5z = ~((in_data[97] | in_data[161]) & (in_data[172] | celloutsig_1_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_2z | celloutsig_1_5z) & (celloutsig_1_3z | in_data[113]));
  assign celloutsig_1_7z = ~((celloutsig_1_2z | celloutsig_1_1z) & (celloutsig_1_5z | celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_5z | celloutsig_1_6z) & (celloutsig_1_6z | celloutsig_1_8z));
  assign celloutsig_0_8z = ~((in_data[29] | 1'h0) & (1'h0 | celloutsig_0_5z));
  assign celloutsig_1_8z = { in_data[179], celloutsig_1_5z, celloutsig_1_5z } !== { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_15z = { in_data[171:159], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z } !== { in_data[116:98], celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } !== { in_data[78:65], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, 1'h0 };
  assign celloutsig_0_10z = { in_data[95:86], celloutsig_0_6z } !== { celloutsig_0_0z[7:0], 2'h0, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_15z[9], 1'h1, celloutsig_0_15z[7:1], 1'h0, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z } !== { celloutsig_0_14z[8:7], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_15z[2], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_13z } !== { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_12z, 1'h0, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[88:74] ~^ in_data[68:54];
  assign celloutsig_1_18z = { in_data[166:164], celloutsig_1_4z, celloutsig_1_12z } ~^ { celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_14z = { celloutsig_0_0z[5:1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_12z } ~^ { celloutsig_0_0z[6:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[70:66], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_21z = 22'h000000;
    else if (celloutsig_1_19z) celloutsig_0_21z = { in_data[95:76], celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_31z = ~((celloutsig_0_3z[7] & celloutsig_0_2z) | (celloutsig_0_1z & celloutsig_0_11z));
  assign celloutsig_1_2z = ~((in_data[170] & in_data[174]) | (celloutsig_1_0z & in_data[136]));
  assign celloutsig_1_19z = ~((celloutsig_1_1z & celloutsig_1_15z) | (celloutsig_1_9z & celloutsig_1_15z));
  assign celloutsig_0_11z = ~((in_data[11] & celloutsig_0_0z[2]) | (celloutsig_0_5z & celloutsig_0_9z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[0] & celloutsig_0_0z[5]) | (in_data[90] & celloutsig_0_0z[9]));
  assign celloutsig_0_12z = ~((in_data[70] & celloutsig_0_4z) | (celloutsig_0_4z & 1'h0));
  assign celloutsig_0_15z[5] = ~ celloutsig_0_5z;
  assign { celloutsig_0_15z[0], celloutsig_0_15z[4], celloutsig_0_15z[2], celloutsig_0_15z[6], celloutsig_0_15z[1], celloutsig_0_15z[7], celloutsig_0_15z[3], celloutsig_0_15z[11:9] } = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, in_data[5:3] } ~^ { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_12z, in_data[61], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_15z[8] = 1'h1;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
