/** ============================================================================
 *  @file   archdefs.h
 *
 *  @path   $(DSPLINK)/gpp/inc/usr/
 *
 *  @desc   Defines platform specific attributes for user applications.
 *
 *  @ver    1.60
 *  ============================================================================
 *  Copyright (c) 2002-2008, Texas Instruments Incorporated
 *  All rights reserved.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *  
 *  *  Redistributions of source code must retain the above copyright
 *     notice, this list of conditions and the following disclaimer.
 *  
 *  *  Redistributions in binary form must reproduce the above copyright
 *     notice, this list of conditions and the following disclaimer in the
 *     documentation and/or other materials provided with the distribution.
 *  
 *  *  Neither the name of Texas Instruments Incorporated nor the names of
 *     its contributors may be used to endorse or promote products derived
 *     from this software without specific prior written permission.
 *  
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 *  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 *  THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 *  PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 *  CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 *  EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 *  PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 *  OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 *  WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 *  OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 *  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *  Contact information for paper mail:
 *  Texas Instruments
 *  Post Office Box 655303
 *  Dallas, Texas 75265
 *  Contact information: 
 *  http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm?
 *  DCMP=TIHomeTracking&HQS=Other+OT+home_d_contact
 *  ============================================================================
 */


#if !defined (ARCHDEFS_H)
#define ARCHDEFS_H


/*  ----------------------------------- DSP/BIOS Link                   */
#include <gpptypes.h>


#if defined (__cplusplus)
extern "C" {
#endif /* defined (__cplusplus) */


/** ============================================================================
 *  @const  SHMEM_INTERFACE
 *
 *  @desc   Interface number for shared memory interface.
 *  ============================================================================
 */
#define SHMEM_INTERFACE    0

/** ============================================================================
 *  @const  PCI_INTERFACE
 *
 *  @desc   Interface number for PCI interface.
 *  ============================================================================
 */
#define PCI_INTERFACE       1

/** ============================================================================
 *  @const  VLYNQ_INTERFACE
 *
 *  @desc   Interface number for VLYNQ interface.
 *  ============================================================================
 */
#define VLYNQ_INTERFACE     2

/** ============================================================================
 *  @const  DSP_MAUSIZE
 *
 *  @desc   Size of the DSP MAU (in bytes).
 *  ============================================================================
 */
#define DSP_MAUSIZE           1

/** ============================================================================
 *  @const  DSPLINK_BUF_ALIGN
 *
 *  @desc   Alignment of message buffers allocated for transfer.
 *  ============================================================================
 */
#define DSPLINK_BUF_ALIGN     128

/** ============================================================================
 *  @const  ADD_PADDING
 *
 *  @desc   Macro to add padding to a structure.
 *  ============================================================================
 */
#define ADD_PADDING(padVar, count)  Uint16 padVar [count] ;

/** ============================================================================
 *  @const  DSPLINK_ALIGN
 *
 *  @desc   Macro to align a number.
 *          x: The number to be aligned
 *          y: The value that the number should be aligned to.
 *  ============================================================================
 */
#define DSPLINK_ALIGN(x, y) (Uint32)((Uint32)((x + y - 1) / y) * y)

#if defined (MSGQ_COMPONENT)
/** ============================================================================
 *  @const  PCPYMQT_CTRLMSG_SIZE
 *
 *  @desc   This constant defines the size (in bytes) of control messages used
 *          within the PCPY MQT.
 *  ============================================================================
 */
#define PCPYMQT_CTRLMSG_SIZE   128

/** ============================================================================
 *  @const  ZCPYMQT_CTRLMSG_SIZE
 *
 *  @desc   This constant defines the size (in bytes) of control messages used
 *          within the ZCPY MQT.
 *  ============================================================================
 */
#define ZCPYMQT_CTRLMSG_SIZE   128

/** ============================================================================
 *  @const  DCPYMQT_CTRLMSG_SIZE
 *
 *  @desc   This constant defines the size (in bytes) of control messages used
 *          within the DZCPY MQT.
 *  ============================================================================
 */
#define DCPYMQT_CTRLMSG_SIZE   128
#endif /* if defined (MSGQ_COMPONENT) */

/** ============================================================================
 *  @macro  REG
 *
 *  @desc   Gives the value of a 32-bit register.
 *  ============================================================================
 */
#define REG(x) *((volatile Uint32 *) (x))

/** ============================================================================
 *  @macro  RTC_REG_VALUE
 *
 *  @desc   Gives the value of a 32-bit register.
 *  ============================================================================
 */
#define RTC_REG_VALUE(x) *((volatile Uint32 *) (x))

/** ============================================================================
 *  @const  CACHE_L2_LINESIZE
 *
 *  @desc   Line size of DSP L2 cache (in bytes).
 *  ============================================================================
 */
#define CACHE_L2_LINESIZE     128

/** ============================================================================
 *  @const  DSPLINK_16BIT_PADDING
 *
 *  @desc   Padding required for alignment of a 16-bit value (for L2 cache)
 *          in 16-bit words.
 *  ============================================================================
 */
#define DSPLINK_16BIT_PADDING  ((CACHE_L2_LINESIZE - sizeof (Uint16)) / 2)

/** ============================================================================
 *  @const  DSPLINK_32BIT_PADDING
 *
 *  @desc   Padding required for alignment of a 32-bit value (for L2 cache)
 *          in 16-bit words.
 *  ============================================================================
 */
#define DSPLINK_32BIT_PADDING  ((CACHE_L2_LINESIZE - sizeof (Uint32)) / 2)

/** ============================================================================
 *  @const  DSPLINK_BOOL_PADDING
 *
 *  @desc   Padding required for alignment of a Boolean value (for L2 cache)
 *          in 16-bit words.
 *  ============================================================================
 */
#define DSPLINK_BOOL_PADDING  ((CACHE_L2_LINESIZE - sizeof (Bool)) / 2)

/** ============================================================================
 *  @const  DSPLINK_PTR_PADDING
 *
 *  @desc   Padding required for alignment of a pointer value (for L2 cache)
 *          in 16-bit words.
 *  ============================================================================
 */
#define DSPLINK_PTR_PADDING  ((CACHE_L2_LINESIZE - sizeof (Void *)) / 2)

/** ============================================================================
 *  @const  LDRV_DRV_PADDING
 *
 *  @desc   Padding required for DSP L2 cache line alignment within LDRV_DRV
 *          control structure.
 *  ============================================================================
 */
#define LDRV_DRV_CTRL_SIZE (   (sizeof (Uint32) * 23)                      \
                            +  (sizeof (Char8) * DSP_MAX_STRLEN)           \
                            +  (sizeof (Uint32) * 4))

#define LDRV_DRV_PADDING   ((     DSPLINK_ALIGN (LDRV_DRV_CTRL_SIZE,       \
                                                 DSPLINK_BUF_ALIGN)        \
                             -    LDRV_DRV_CTRL_SIZE) / 2)

/** ============================================================================
 *  @const  LDRV_IPS_CTRL_PADDING
 *
 *  @desc   Padding length for the IPS shared configuration structure.
 *  ============================================================================
 */
#define LDRV_IPS_CTRL_PADDING    (  (CACHE_L2_LINESIZE                    \
                                  - (   sizeof (Uint32)                   \
                                     +  (sizeof (Uint32) * 6))) / 2)

/*  ============================================================================
 *  @const  IPS_EVENT_ENTRY_PADDING
 *
 *  @desc   Padding length for IPS event entry.
 *  ============================================================================
 */
#define IPS_EVENT_ENTRY_PADDING (  (CACHE_L2_LINESIZE                          \
                                - (((sizeof (Uint32)) * 3))) / 2)

/** ============================================================================
 *  @const  IPS_CTRL_PADDING
 *
 *  @desc   Padding length for the IPS control structure.
 *  ============================================================================
 */
#define IPS_CTRL_PADDING     (  (CACHE_L2_LINESIZE                             \
                              - (sizeof (Void *) * 6)) / 2)

#if defined (POOL_COMPONENT)
/** ============================================================================
 *  @const  LDRV_POOL_CTRL_PADDING
 *
 *  @desc   Padding length for the POOL shared configuration structure.
 *  ============================================================================
 */
#define LDRV_POOL_CTRL_PADDING    (  (CACHE_L2_LINESIZE                    \
                                   - (   sizeof (Uint32)                   \
                                      +  (sizeof (Uint32) * 5))) / 2)
#endif /* if defined (POOL_COMPONENT) */

#if defined (MSGQ_COMPONENT)
/** ============================================================================
 *  @const  LDRV_MQT_CTRL_PADDING
 *
 *  @desc   Padding length for the MQT shared configuration structure.
 *  ============================================================================
 */
#define LDRV_MQT_CTRL_PADDING    (  (CACHE_L2_LINESIZE                    \
                                  - (   sizeof (Uint32)                   \
                                     +  (sizeof (Uint32) * 5))) / 2)
#endif /* if defined (MSGQ_COMPONENT) */

#if defined (CHNL_COMPONENT)
/** ============================================================================
 *  @const  LDRV_DATA_CTRL_PADDING
 *
 *  @desc   Padding length for the Data driver shared configuration structure.
 *  ============================================================================
 */
#define LDRV_DATA_CTRL_PADDING    (  (CACHE_L2_LINESIZE                    \
                                   - (   sizeof (Uint32)                   \
                                      +  (sizeof (Uint32) * 9))) / 2)
#endif /* if defined (CHNL_COMPONENT) */

#if defined (MPCS_COMPONENT)
/** ============================================================================
 *  @const  MPCSOBJ_PROC_PADDING
 *
 *  @desc   Padding required for alignment of MPCS object for a processor (for
 *          L2 cache) in 16-bit words.
 *  ============================================================================
 */
#define MPCSOBJ_PROC_PADDING ((CACHE_L2_LINESIZE - sizeof (MPCS_ProcObj)) / 2)

/** ============================================================================
 *  @const  MPCS_CTRL_PADDING
 *
 *  @desc   Padding length for MPCS control region.
 *  ============================================================================
 */
#define MPCS_CTRL_PADDING ((    CACHE_L2_LINESIZE                          \
                            -   (  (sizeof (Uint32) * 5)                   \
                                 + (sizeof (Void *)))) / 2)

/** ============================================================================
 *  @const  MPCS_ENTRY_PADDING
 *
 *  @desc   Padding length for MPCS_Entry.
 *  ============================================================================
 */
#define MPCS_ENTRY_PADDING ((   CACHE_L2_LINESIZE                     \
                             -  (  (sizeof (Pvoid))                   \
                                 + (DSP_MAX_STRLEN * sizeof (Char8))  \
                                 + (sizeof (Uint16) * 2))) / 2)

/** ============================================================================
 *  @const  MPCS_TURN_PADDING
 *
 *  @desc   Padding length for MPCS turn member.
 *  ============================================================================
 */
#define MPCS_TURN_PADDING ((  CACHE_L2_LINESIZE  - (sizeof (Uint16))) /2)
#endif /* if defined (MPCS_COMPONENT) */

#if defined (RINGIO_COMPONENT)
/** ============================================================================
 *  @const  RINGIO_ENTRY_PADDING
 *
 *  @desc   Padding length for RingIO_Entry.
 *  ============================================================================
 */
#define RINGIO_ENTRY_PADDING ((  CACHE_L2_LINESIZE                           \
                               - (  (RINGIO_NAME_MAX_LEN *sizeof (Char8))    \
                                  + (sizeof (Pvoid) * 2)                     \
                                  + (sizeof (Uint16) * 5))) / 2)

/** ============================================================================
 *  @const  RINGIO_CTRL_PADDING
 *
 *  @desc   Padding length for RINGIO control region.
 *  ============================================================================
 */
#define RINGIO_CTRL_PADDING ((    CACHE_L2_LINESIZE                          \
                              -   (  (sizeof (Uint32) * 5)                   \
                                   + (sizeof (Void *)))) / 2)

/** ============================================================================
 *  @const  RINGIO_CLIENT_PADDING
 *
 *  @desc   Padding length for Client structure.
 *  ============================================================================
 */
#define RINGIO_CLIENT_PADDING ((  CACHE_L2_LINESIZE                            \
                                - (  (sizeof (RingIO_BufPtr) * 2)              \
                                   + (sizeof (Uint32) * 11)                    \
                                   + sizeof (RingIO_NotifyFunc)                \
                                   + sizeof (RingIO_NotifyParam)               \
                                   + sizeof (RingIO_ControlStruct *)           \
                                   + sizeof (Void *)                           \
                                   + sizeof (Uint16))) / 2)

/** ============================================================================
 *  @const  RINGIO_CONTROLSTRUCT_PADDING
 *
 *  @desc   Padding length for control structure.
 *  ============================================================================
 */
#define RINGIO_CONTROLSTRUCT_PADDING ((  CACHE_L2_LINESIZE                     \
                                       - (  (sizeof (Uint32) * 14)             \
                                          + sizeof  (Int32)                    \
                                          + (sizeof (RingIO_BufPtr)* 2)        \
                                          + sizeof (Void *))) /2)
#endif /* if defined (RINGIO_COMPONENT) */

#if defined (MPLIST_COMPONENT)
/** ============================================================================
 *  @const  MPLIST_ENTRY_PADDING
 *
 *  @desc   Padding length for MPLIST_Entry.
 *  ============================================================================
 */
#define MPLIST_ENTRY_PADDING ((  CACHE_L2_LINESIZE                       \
                               - (  (DSP_MAX_STRLEN * sizeof (Char8))    \
                                  + (sizeof (Pvoid))                     \
                                  + (sizeof (Uint16) * 2))) / 2)         \

/** ============================================================================
 *  @const  MPLIST_CTRL_PADDING
 *
 *  @desc   Padding length for MPLIST control region.
 *  ============================================================================
 */
#define MPLIST_CTRL_PADDING ((    CACHE_L2_LINESIZE                          \
                              -   (  (sizeof (Uint32) * 5)                   \
                                   + (sizeof (Void *)))) / 2)

/** ============================================================================
 *  @const  MPLIST_LIST_PADDING
 *
 *  @desc   Padding length for MPLIST_List.
 *  ============================================================================
 */
#define MPLIST_LIST_PADDING ((    CACHE_L2_LINESIZE                          \
                            -   (sizeof (Void *) * 2)) / 2)
#endif /* if defined (MPLIST_COMPONENT) */

#if defined (__cplusplus)
}
#endif /* defined (__cplusplus) */


#endif /* if !defined (ARCHDEFS_H) */
