$date
	Fri May 12 00:05:22 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cpu_test $end
$scope module u_cpu $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 8 # from_memory [7:0] $end
$var reg 8 $ instruction [7:0] $end
$var reg 8 % ip [7:0] $end
$var reg 8 & memory_address [7:0] $end
$var reg 1 ' memory_operation $end
$var reg 8 ( status [7:0] $end
$var reg 8 ) target [7:0] $end
$var reg 8 * to_memory [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
bx )
b0 (
0'
b0 &
b0 %
bx $
bx #
0"
0!
$end
#1
1"
#3
0"
#5
b1 (
1!
#10
b10000 #
0!
#15
b10 (
b10000 $
1!
#20
0!
#25
b11 (
b1 &
1!
#30
b1000110 #
0!
#35
b100 (
b1000110 )
1!
#40
0!
#45
b0 (
b10 %
1!
#50
0!
#55
b1 (
b10 &
1!
#60
b100001 #
0!
#65
b10 (
b100001 $
1!
#70
0!
#75
b11 (
b11 &
1!
#80
b10000 #
0!
#85
b100 (
b10000 )
1!
#90
0!
#95
b101 (
b10000 &
b100 %
1!
#100
b1110 #
0!
#105
b0 (
1!
#110
0!
#115
b1 (
b100 &
1!
#120
b11110000 #
0!
#125
b10 (
b11110000 $
1!
#130
0!
#135
b11 (
b101 &
1!
#140
b0 #
0!
#145
b100 (
b0 )
1!
#150
0!
#155
b11111111 (
b110 %
1!
#160
0!
#165
1!
#170
0!
#175
1!
#180
0!
#185
1!
#190
0!
#195
1!
#200
0!
#205
1!
#210
0!
#215
1!
#220
0!
#225
1!
#230
0!
#235
1!
#240
0!
#245
1!
#250
0!
#255
1!
#260
0!
#265
1!
#270
0!
#275
1!
#280
0!
#285
1!
#290
0!
#295
1!
#300
0!
#305
1!
#310
0!
#315
1!
#320
0!
#325
1!
#330
0!
#335
1!
#340
0!
#345
1!
#350
0!
#355
1!
#360
0!
#365
1!
#370
0!
#375
1!
#380
0!
#385
1!
#390
0!
#395
1!
#400
0!
#403
