verilog_defaults -push
verilog_defaults -add -defer
read_verilog /home/romanetz/colorlite/liteeth/bench/build/colorlight_5a_75b/gateware/stepgen.v
read_verilog /home/romanetz/colorlite/liteeth/bench/build/colorlight_5a_75b/gateware/colorlight_5a_75b.v
verilog_defaults -pop
attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0
synth_ecp5   -json colorlight_5a_75b.json -top colorlight_5a_75b