/* Generated by Yosys 0.7 (git sha1 61f6811, gcc 5.4.0-6ubuntu1~16.04.4 -O2 -fstack-protector-strong -fPIC -Os) */

module vc_table_synth(clk, reset, edit_weight, weight_assign, vc_assign, weight, vc);
  input clk;
  input edit_weight;
  input reset;
  output [1:0] vc;
  input [1:0] vc_assign;
  output [2:0] weight;
  input [2:0] weight_assign;
  assign vc = 2'b00;
  assign weight = 3'b000;
endmodule
