{"Source Block": ["hdl/library/common/up_hdmi_tx.v@269:311@HdlStmProcess", "    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rack <= 'd0;\n      up_rdata <= 'd0;\n    end else begin\n      up_rack <= up_rreq_s;\n      if (up_rreq_s == 1'b1) begin\n        case (up_raddr[11:0])\n          12'h000: up_rdata <= PCORE_VERSION;\n          12'h001: up_rdata <= PCORE_ID;\n          12'h002: up_rdata <= up_scratch;\n          12'h010: up_rdata <= {31'd0, up_resetn};\n          12'h011: up_rdata <= {29'd0, up_ss_bypass, up_full_range, up_csc_bypass};\n          12'h012: up_rdata <= {30'd0, up_srcsel};\n          12'h013: up_rdata <= {8'd0, up_const_rgb};\n          12'h015: up_rdata <= up_hdmi_clk_count_s;\n          12'h016: up_rdata <= hdmi_clk_ratio;\n          12'h017: up_rdata <= {31'd0, up_hdmi_status_s};\n          12'h018: up_rdata <= {30'd0, up_vdma_ovf, up_vdma_unf};\n          12'h019: up_rdata <= {30'd0, up_hdmi_tpm_oos, up_vdma_tpm_oos};\n          12'h100: up_rdata <= {up_hl_active, up_hl_width};\n          12'h101: up_rdata <= {16'd0, up_hs_width};\n          12'h102: up_rdata <= {up_he_max, up_he_min};\n          12'h110: up_rdata <= {up_vf_active, up_vf_width};\n          12'h111: up_rdata <= {16'd0, up_vs_width};\n          12'h112: up_rdata <= {up_ve_max, up_ve_min};\n          default: up_rdata <= 0;\n        endcase\n      end else begin\n        up_rdata <= 32'd0;\n      end\n    end\n  end\n\n  // resets\n\n  ad_rst i_hdmi_rst_reg   (.preset(up_preset_s),      .clk(hdmi_clk),   .rst(hdmi_rst));\n  ad_rst i_vdma_rst_reg   (.preset(up_preset_s),      .clk(vdma_clk),   .rst(vdma_rst));\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[283, "          12'h001: up_rdata <= PCORE_ID;\n"]], "Add": [[283, "          12'h001: up_rdata <= ID;\n"]]}}