<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_pwm_verilog_0_0_synth_1" LaunchDir="/home/sorina/Desktop/Laboratory/cern_winter_school/2018/Lab13/Lab13.runs/design_1_pwm_verilog_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_50M_0_synth_1" LaunchDir="/home/sorina/Desktop/Laboratory/cern_winter_school/2018/Lab13/Lab13.runs/design_1_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/sorina/Desktop/Laboratory/cern_winter_school/2018/Lab13/Lab13.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/sorina/Desktop/Laboratory/cern_winter_school/2018/Lab13/Lab13.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_pwm_verilog_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
</Runs>

