Loading plugins phase: Elapsed time ==> 0s.234ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\Project1_acc.cyprj -d CY8C4247LQI-BL483 -s C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.040ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Project1_acc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\Project1_acc.cyprj -dcpsoc3 Project1_acc.v -verilog
======================================================================

======================================================================
Compiling:  Project1_acc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\Project1_acc.cyprj -dcpsoc3 Project1_acc.v -verilog
======================================================================

======================================================================
Compiling:  Project1_acc.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\Project1_acc.cyprj -dcpsoc3 -verilog Project1_acc.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 30 23:37:02 2015


======================================================================
Compiling:  Project1_acc.v
Program  :   vpp
Options  :    -yv2 -q10 Project1_acc.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 30 23:37:02 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Project1_acc.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Project1_acc.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\Project1_acc.cyprj -dcpsoc3 -verilog Project1_acc.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 30 23:37:02 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\codegentemp\Project1_acc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\codegentemp\Project1_acc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Project1_acc.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\Project1_acc.cyprj -dcpsoc3 -verilog Project1_acc.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 30 23:37:03 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\codegentemp\Project1_acc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\codegentemp\Project1_acc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\DEBUG:Net_452\
	\DEBUG:Net_1257\
	\DEBUG:uncfg_rx_irq\
	\DEBUG:Net_1099\
	\DEBUG:Net_1258\
	\DEBUG:Net_547\
	\DEBUG:Net_891\
	\DEBUG:Net_1001\
	\DEBUG:Net_899\
	\I2C:Net_1257\
	\I2C:uncfg_rx_irq\
	\I2C:Net_1099\
	\I2C:Net_1258\
	\I2C:Net_547\
	\I2C:Net_891\
	\I2C:Net_1001\
	\I2C:Net_899\
	\PWM_MOTOR:PWMUDB:km_run\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTOR:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTOR:PWMUDB:capt_rising\
	\PWM_MOTOR:PWMUDB:capt_falling\
	\PWM_MOTOR:PWMUDB:trig_rise\
	\PWM_MOTOR:PWMUDB:trig_fall\
	\PWM_MOTOR:PWMUDB:sc_kill\
	\PWM_MOTOR:PWMUDB:min_kill\
	\PWM_MOTOR:PWMUDB:db_tc\
	\PWM_MOTOR:PWMUDB:dith_sel\
	Net_5263
	Net_5270
	\PWM_MOTOR:PWMUDB:MODULE_1:b_31\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_30\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_29\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_28\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_27\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_26\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_25\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_24\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_23\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_22\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_21\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_20\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_19\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_18\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_17\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_16\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_15\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_14\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_13\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_12\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_11\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_10\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_9\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_8\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_7\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_6\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_5\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_4\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_3\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_2\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_1\
	\PWM_MOTOR:PWMUDB:MODULE_1:b_0\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_MOTOR:Net_139\
	\PWM_MOTOR:Net_138\
	\PWM_MOTOR:Net_183\
	\PWM_MOTOR:Net_181\

    Synthesized names
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 147 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \DEBUG:Net_1194\ to \DEBUG:Net_459\
Aliasing \DEBUG:Net_1195\ to \DEBUG:Net_459\
Aliasing \DEBUG:Net_1196\ to \DEBUG:Net_459\
Aliasing zero to \DEBUG:Net_459\
Aliasing one to \DEBUG:tmpOE__tx_net_0\
Aliasing \DEBUG:tmpOE__rx_net_0\ to \DEBUG:tmpOE__tx_net_0\
Aliasing \DEBUG:Net_747\ to \DEBUG:Net_459\
Aliasing \I2C:Net_459\ to \DEBUG:Net_459\
Aliasing \I2C:Net_452\ to \DEBUG:Net_459\
Aliasing \I2C:Net_1194\ to \DEBUG:Net_459\
Aliasing \I2C:Net_1195\ to \DEBUG:Net_459\
Aliasing \I2C:Net_1196\ to \DEBUG:Net_459\
Aliasing \I2C:tmpOE__sda_net_0\ to \DEBUG:tmpOE__tx_net_0\
Aliasing \I2C:tmpOE__scl_net_0\ to \DEBUG:tmpOE__tx_net_0\
Aliasing \I2C:Net_747\ to \DEBUG:Net_459\
Aliasing tmpOE__LED0_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__LED1_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__LED2_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__LED3_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__LED4_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__LED5_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__LED6_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__MOTOR1_PWM_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__MOTOR1_1_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__MOTOR1_2_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__MOTOR2_PWM_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__MOTOR2_1_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__MOTOR2_2_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__GPIO_0_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__GPIO_1_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__ENK_MOTOR1A_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__ENK_MOTOR1B_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__ENK_MOTOR2A_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing tmpOE__ENK_MOTOR2B_net_0 to \DEBUG:tmpOE__tx_net_0\
Aliasing \PWM_MOTOR:Net_180\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:hwCapture\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:Net_178\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:trig_out\ to \DEBUG:tmpOE__tx_net_0\
Aliasing \PWM_MOTOR:Net_186\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:runmode_enable\\S\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:Net_179\ to \DEBUG:tmpOE__tx_net_0\
Aliasing \PWM_MOTOR:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:ltch_kill_reg\\S\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:km_tc\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:min_kill_reg\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:min_kill_reg\\S\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:final_kill\ to \DEBUG:tmpOE__tx_net_0\
Aliasing \PWM_MOTOR:PWMUDB:dith_count_1\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:dith_count_1\\S\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:dith_count_0\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:dith_count_0\\S\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:status_6\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:status_4\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:cmp1_status_reg\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:cmp1_status_reg\\S\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:cmp2_status_reg\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:cmp2_status_reg\\S\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:final_kill_reg\\R\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:final_kill_reg\\S\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:cs_addr_0\ to \PWM_MOTOR:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTOR:PWMUDB:pwm_temp\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_23\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_22\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_21\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_20\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_19\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_18\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_17\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_16\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_15\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_14\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_13\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_12\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_11\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_10\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_9\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_8\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_7\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_6\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_5\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_4\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_3\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_2\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \DEBUG:tmpOE__tx_net_0\
Aliasing \Timer_i2c_isr:Net_81\ to \PWM_MOTOR:Net_68\
Aliasing \Timer_i2c_isr:Net_75\ to \DEBUG:Net_459\
Aliasing \Timer_i2c_isr:Net_69\ to \DEBUG:tmpOE__tx_net_0\
Aliasing \Timer_i2c_isr:Net_66\ to \DEBUG:Net_459\
Aliasing \Timer_i2c_isr:Net_82\ to \DEBUG:Net_459\
Aliasing \Timer_i2c_isr:Net_72\ to \DEBUG:Net_459\
Aliasing \Timer_led_isr:Net_81\ to \PWM_MOTOR:Net_68\
Aliasing \Timer_led_isr:Net_75\ to \DEBUG:Net_459\
Aliasing \Timer_led_isr:Net_69\ to \DEBUG:tmpOE__tx_net_0\
Aliasing \Timer_led_isr:Net_66\ to \DEBUG:Net_459\
Aliasing \Timer_led_isr:Net_82\ to \DEBUG:Net_459\
Aliasing \Timer_led_isr:Net_72\ to \DEBUG:Net_459\
Aliasing \PWM_MOTOR:PWMUDB:tc_i_reg\\D\ to \PWM_MOTOR:PWMUDB:status_2\
Removing Lhs of wire \DEBUG:Net_652\[3] = \DEBUG:Net_459\[2]
Removing Lhs of wire \DEBUG:Net_1194\[5] = \DEBUG:Net_459\[2]
Removing Lhs of wire \DEBUG:Net_1195\[6] = \DEBUG:Net_459\[2]
Removing Lhs of wire \DEBUG:Net_1196\[7] = \DEBUG:Net_459\[2]
Removing Rhs of wire \DEBUG:Net_654\[8] = \DEBUG:Net_1197\[9]
Removing Lhs of wire \DEBUG:Net_1170\[12] = \DEBUG:Net_847\[1]
Removing Lhs of wire \DEBUG:Net_990\[13] = \DEBUG:Net_459\[2]
Removing Lhs of wire \DEBUG:Net_909\[14] = \DEBUG:Net_459\[2]
Removing Lhs of wire \DEBUG:Net_663\[15] = \DEBUG:Net_459\[2]
Removing Rhs of wire zero[22] = \DEBUG:Net_459\[2]
Removing Rhs of wire one[23] = \DEBUG:tmpOE__tx_net_0\[17]
Removing Lhs of wire \DEBUG:tmpOE__rx_net_0\[28] = one[23]
Removing Lhs of wire \DEBUG:Net_1175\[32] = zero[22]
Removing Lhs of wire \DEBUG:Net_747\[33] = zero[22]
Removing Lhs of wire \I2C:Net_459\[59] = zero[22]
Removing Lhs of wire \I2C:Net_652\[60] = zero[22]
Removing Lhs of wire \I2C:Net_452\[61] = zero[22]
Removing Lhs of wire \I2C:Net_1194\[62] = zero[22]
Removing Lhs of wire \I2C:Net_1195\[63] = zero[22]
Removing Lhs of wire \I2C:Net_1196\[64] = zero[22]
Removing Lhs of wire \I2C:Net_654\[65] = zero[22]
Removing Lhs of wire \I2C:Net_1170\[68] = \I2C:Net_847\[58]
Removing Lhs of wire \I2C:Net_990\[69] = zero[22]
Removing Lhs of wire \I2C:Net_909\[70] = zero[22]
Removing Lhs of wire \I2C:Net_663\[71] = zero[22]
Removing Lhs of wire \I2C:tmpOE__sda_net_0\[73] = one[23]
Removing Lhs of wire \I2C:tmpOE__scl_net_0\[79] = one[23]
Removing Lhs of wire \I2C:Net_1175\[88] = zero[22]
Removing Lhs of wire \I2C:Net_747\[89] = zero[22]
Removing Lhs of wire tmpOE__LED0_net_0[112] = one[23]
Removing Lhs of wire tmpOE__LED1_net_0[118] = one[23]
Removing Lhs of wire tmpOE__LED2_net_0[124] = one[23]
Removing Lhs of wire tmpOE__LED3_net_0[130] = one[23]
Removing Lhs of wire tmpOE__LED4_net_0[136] = one[23]
Removing Lhs of wire tmpOE__LED5_net_0[142] = one[23]
Removing Lhs of wire tmpOE__LED6_net_0[148] = one[23]
Removing Lhs of wire tmpOE__MOTOR1_PWM_net_0[154] = one[23]
Removing Rhs of wire Net_2349[155] = \PWM_MOTOR:PWMUDB:pwm1_i_reg\[350]
Removing Lhs of wire tmpOE__MOTOR1_1_net_0[161] = one[23]
Removing Lhs of wire tmpOE__MOTOR1_2_net_0[167] = one[23]
Removing Lhs of wire tmpOE__MOTOR2_PWM_net_0[173] = one[23]
Removing Rhs of wire Net_2526[174] = \PWM_MOTOR:PWMUDB:pwm2_i_reg\[352]
Removing Lhs of wire tmpOE__MOTOR2_1_net_0[180] = one[23]
Removing Lhs of wire tmpOE__MOTOR2_2_net_0[186] = one[23]
Removing Lhs of wire tmpOE__GPIO_0_net_0[192] = one[23]
Removing Lhs of wire tmpOE__GPIO_1_net_0[198] = one[23]
Removing Lhs of wire tmpOE__ENK_MOTOR1A_net_0[204] = one[23]
Removing Lhs of wire tmpOE__ENK_MOTOR1B_net_0[210] = one[23]
Removing Lhs of wire tmpOE__ENK_MOTOR2A_net_0[216] = one[23]
Removing Lhs of wire tmpOE__ENK_MOTOR2B_net_0[222] = one[23]
Removing Lhs of wire \PWM_MOTOR:Net_68\[230] = Net_2661[557]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ctrl_enable\[241] = \PWM_MOTOR:PWMUDB:control_7\[233]
Removing Lhs of wire \PWM_MOTOR:Net_180\[249] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:hwCapture\[252] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:hwEnable\[253] = \PWM_MOTOR:PWMUDB:control_7\[233]
Removing Lhs of wire \PWM_MOTOR:Net_178\[255] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:trig_out\[258] = one[23]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:runmode_enable\\R\[260] = zero[22]
Removing Lhs of wire \PWM_MOTOR:Net_186\[261] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:runmode_enable\\S\[262] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_enable\[263] = \PWM_MOTOR:PWMUDB:runmode_enable\[259]
Removing Lhs of wire \PWM_MOTOR:Net_179\[266] = one[23]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ltch_kill_reg\\R\[268] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ltch_kill_reg\\S\[269] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:km_tc\[270] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:min_kill_reg\\R\[271] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:min_kill_reg\\S\[272] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_kill\[275] = one[23]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_1\[278] = \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_1\[516]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:add_vi_vv_MODGEN_1_0\[280] = \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_0\[517]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_1\\R\[281] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_1\\S\[282] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_0\\R\[283] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:dith_count_0\\S\[284] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:status_6\[287] = zero[22]
Removing Rhs of wire \PWM_MOTOR:PWMUDB:status_5\[288] = \PWM_MOTOR:PWMUDB:final_kill_reg\[303]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:status_4\[289] = zero[22]
Removing Rhs of wire \PWM_MOTOR:PWMUDB:status_3\[290] = \PWM_MOTOR:PWMUDB:fifo_full\[310]
Removing Rhs of wire \PWM_MOTOR:PWMUDB:status_1\[292] = \PWM_MOTOR:PWMUDB:cmp2_status_reg\[302]
Removing Rhs of wire \PWM_MOTOR:PWMUDB:status_0\[293] = \PWM_MOTOR:PWMUDB:cmp1_status_reg\[301]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp1_status_reg\\R\[304] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp1_status_reg\\S\[305] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp2_status_reg\\R\[306] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp2_status_reg\\S\[307] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_kill_reg\\R\[308] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_kill_reg\\S\[309] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cs_addr_2\[311] = \PWM_MOTOR:PWMUDB:tc_i\[265]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cs_addr_1\[312] = \PWM_MOTOR:PWMUDB:runmode_enable\[259]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cs_addr_0\[313] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:compare1\[346] = \PWM_MOTOR:PWMUDB:cmp1_less\[317]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:compare2\[347] = \PWM_MOTOR:PWMUDB:cmp2_less\[320]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm_temp\[357] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_23\[398] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_22\[399] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_21\[400] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_20\[401] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_19\[402] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_18\[403] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_17\[404] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_16\[405] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_15\[406] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_14\[407] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_13\[408] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_12\[409] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_11\[410] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_10\[411] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_9\[412] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_8\[413] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_7\[414] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_6\[415] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_5\[416] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_4\[417] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_3\[418] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_2\[419] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_1\[420] = \PWM_MOTOR:PWMUDB:MODIN1_1\[421]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODIN1_1\[421] = \PWM_MOTOR:PWMUDB:dith_count_1\[277]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:a_0\[422] = \PWM_MOTOR:PWMUDB:MODIN1_0\[423]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODIN1_0\[423] = \PWM_MOTOR:PWMUDB:dith_count_0\[279]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[555] = one[23]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[556] = one[23]
Removing Lhs of wire \Timer_i2c_isr:Net_81\[565] = Net_2661[557]
Removing Lhs of wire \Timer_i2c_isr:Net_75\[566] = zero[22]
Removing Lhs of wire \Timer_i2c_isr:Net_69\[567] = one[23]
Removing Lhs of wire \Timer_i2c_isr:Net_66\[568] = zero[22]
Removing Lhs of wire \Timer_i2c_isr:Net_82\[569] = zero[22]
Removing Lhs of wire \Timer_i2c_isr:Net_72\[570] = zero[22]
Removing Lhs of wire \Timer_led_isr:Net_81\[579] = Net_2661[557]
Removing Lhs of wire \Timer_led_isr:Net_75\[580] = zero[22]
Removing Lhs of wire \Timer_led_isr:Net_69\[581] = one[23]
Removing Lhs of wire \Timer_led_isr:Net_66\[582] = zero[22]
Removing Lhs of wire \Timer_led_isr:Net_82\[583] = zero[22]
Removing Lhs of wire \Timer_led_isr:Net_72\[584] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:prevCapture\\D\[593] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:trig_last\\D\[594] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:prevCompare1\\D\[600] = \PWM_MOTOR:PWMUDB:cmp1\[296]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:prevCompare2\\D\[601] = \PWM_MOTOR:PWMUDB:cmp2\[299]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp1_status_reg\\D\[602] = \PWM_MOTOR:PWMUDB:cmp1_status\[297]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:cmp2_status_reg\\D\[603] = \PWM_MOTOR:PWMUDB:cmp2_status\[300]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm_i_reg\\D\[605] = \PWM_MOTOR:PWMUDB:pwm_i\[349]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm1_i_reg\\D\[606] = \PWM_MOTOR:PWMUDB:pwm1_i\[351]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm2_i_reg\\D\[607] = \PWM_MOTOR:PWMUDB:pwm2_i\[353]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:tc_i_reg\\D\[608] = \PWM_MOTOR:PWMUDB:status_2\[291]

------------------------------------------------------
Aliased 0 equations, 142 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:cmp1\' (cost = 0):
\PWM_MOTOR:PWMUDB:cmp1\ <= (\PWM_MOTOR:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:cmp2\' (cost = 0):
\PWM_MOTOR:PWMUDB:cmp2\ <= (\PWM_MOTOR:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTOR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_MOTOR:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTOR:PWMUDB:dith_count_1\ and \PWM_MOTOR:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_MOTOR:PWMUDB:dith_count_0\ and \PWM_MOTOR:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTOR:PWMUDB:dith_count_1\ and \PWM_MOTOR:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_MOTOR:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTOR:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_MOTOR:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_MOTOR:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_MOTOR:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_capture\[315] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:pwm_i\[349] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[526] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[536] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[546] = zero[22]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:min_kill_reg\\D\[592] = one[23]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:runmode_enable\\D\[595] = \PWM_MOTOR:PWMUDB:control_7\[233]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:ltch_kill_reg\\D\[597] = one[23]
Removing Lhs of wire \PWM_MOTOR:PWMUDB:final_kill_reg\\D\[604] = zero[22]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\Project1_acc.cyprj -dcpsoc3 Project1_acc.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.199ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Wednesday, 30 December 2015 23:37:03
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\MCisek\Documents\balancing_robot\Project1_acc.cydsn\Project1_acc.cyprj -d CY8C4247LQI-BL483 Project1_acc.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTOR:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTOR:PWMUDB:pwm_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'I2C_SCBCLK'. Signal=\I2C:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'DEBUG_SCBCLK'. Signal=\DEBUG:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'MainClock'. Signal=Net_2661_ff7
    Fixed Function Clock 8: Automatic-assigning  clock 'MainClock'. Signal=Net_2661_ff8
    Digital Clock 0: Automatic-assigning  clock 'MainClock'. Fanout=1, Signal=Net_2661_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_MOTOR:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: MOTOR1_PWM(0), MOTOR2_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \DEBUG:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \DEBUG:tx(0)\__PA ,
            input => \DEBUG:Net_1062\ ,
            pad => \DEBUG:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \DEBUG:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \DEBUG:rx(0)\__PA ,
            fb => \DEBUG:Net_654\ ,
            pad => \DEBUG:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:sda(0)\__PA ,
            fb => \I2C:Net_581\ ,
            pad => \I2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:scl(0)\__PA ,
            fb => \I2C:Net_580\ ,
            pad => \I2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = LED0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED0(0)__PA ,
            pad => LED0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED5(0)__PA ,
            pad => LED5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED6(0)__PA ,
            pad => LED6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR1_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR1_PWM(0)__PA ,
            input => Net_2349 ,
            pad => MOTOR1_PWM(0)_PAD );

    Pin : Name = MOTOR1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR1_1(0)__PA ,
            pad => MOTOR1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR1_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR1_2(0)__PA ,
            pad => MOTOR1_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR2_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR2_PWM(0)__PA ,
            input => Net_2526 ,
            pad => MOTOR2_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR2_1(0)__PA ,
            pad => MOTOR2_1(0)_PAD );

    Pin : Name = MOTOR2_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR2_2(0)__PA ,
            pad => MOTOR2_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_0(0)__PA ,
            pad => GPIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GPIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GPIO_1(0)__PA ,
            pad => GPIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENK_MOTOR1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENK_MOTOR1A(0)__PA ,
            pad => ENK_MOTOR1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENK_MOTOR1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENK_MOTOR1B(0)__PA ,
            pad => ENK_MOTOR1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENK_MOTOR2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENK_MOTOR2A(0)__PA ,
            pad => ENK_MOTOR2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENK_MOTOR2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ENK_MOTOR2B(0)__PA ,
            pad => ENK_MOTOR2B(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_MOTOR:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * \PWM_MOTOR:PWMUDB:tc_i\
        );
        Output = \PWM_MOTOR:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:control_7\
        );
        Output = \PWM_MOTOR:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_MOTOR:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOTOR:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOTOR:PWMUDB:prevCompare1\ * \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_MOTOR:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOTOR:PWMUDB:prevCompare2\ * \PWM_MOTOR:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOTOR:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_2349, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = Net_2349 (fanout=1)

    MacroCell: Name=Net_2526, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR:PWMUDB:cmp2_less\
        );
        Output = Net_2526 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_MOTOR:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2661_digital ,
            cs_addr_2 => \PWM_MOTOR:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTOR:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_MOTOR:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTOR:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_MOTOR:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_MOTOR:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_MOTOR:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2661_digital ,
            status_3 => \PWM_MOTOR:PWMUDB:status_3\ ,
            status_2 => \PWM_MOTOR:PWMUDB:status_2\ ,
            status_1 => \PWM_MOTOR:PWMUDB:status_1\ ,
            status_0 => \PWM_MOTOR:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_MOTOR:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2661_digital ,
            control_7 => \PWM_MOTOR:PWMUDB:control_7\ ,
            control_6 => \PWM_MOTOR:PWMUDB:control_6\ ,
            control_5 => \PWM_MOTOR:PWMUDB:control_5\ ,
            control_4 => \PWM_MOTOR:PWMUDB:control_4\ ,
            control_3 => \PWM_MOTOR:PWMUDB:control_3\ ,
            control_2 => \PWM_MOTOR:PWMUDB:control_2\ ,
            control_1 => \PWM_MOTOR:PWMUDB:control_1\ ,
            control_0 => \PWM_MOTOR:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_2127 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =i2c_isr
        PORT MAP (
            interrupt => Net_3099 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =led_isr
        PORT MAP (
            interrupt => Net_3148 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   25 :   13 :   38 : 65.79 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
BLE                           :    0 :    1 :    1 :  0.00 %
Timer/Counter/PWM             :    2 :    2 :    4 : 50.00 %
Pre-configured Blocks         :    1 :    3 :    4 : 25.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.046ms
Tech mapping phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1883892s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.452ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0012587 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            4.00
               Macrocells :            4.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 53, final cost is 53 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       7.00 :       8.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * \PWM_MOTOR:PWMUDB:tc_i\
        );
        Output = \PWM_MOTOR:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:control_7\
        );
        Output = \PWM_MOTOR:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2349, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = Net_2349 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2526, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:runmode_enable\ * 
              \PWM_MOTOR:PWMUDB:cmp2_less\
        );
        Output = Net_2526 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOTOR:PWMUDB:prevCompare1\ * \PWM_MOTOR:PWMUDB:cmp1_less\
        );
        Output = \PWM_MOTOR:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTOR:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOTOR:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_MOTOR:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2661_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_MOTOR:PWMUDB:prevCompare2\ * \PWM_MOTOR:PWMUDB:cmp2_less\
        );
        Output = \PWM_MOTOR:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_MOTOR:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2661_digital ,
        cs_addr_2 => \PWM_MOTOR:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTOR:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_MOTOR:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTOR:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_MOTOR:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_MOTOR:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_MOTOR:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2661_digital ,
        status_3 => \PWM_MOTOR:PWMUDB:status_3\ ,
        status_2 => \PWM_MOTOR:PWMUDB:status_2\ ,
        status_1 => \PWM_MOTOR:PWMUDB:status_1\ ,
        status_0 => \PWM_MOTOR:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_MOTOR:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2661_digital ,
        control_7 => \PWM_MOTOR:PWMUDB:control_7\ ,
        control_6 => \PWM_MOTOR:PWMUDB:control_6\ ,
        control_5 => \PWM_MOTOR:PWMUDB:control_5\ ,
        control_4 => \PWM_MOTOR:PWMUDB:control_4\ ,
        control_3 => \PWM_MOTOR:PWMUDB:control_3\ ,
        control_2 => \PWM_MOTOR:PWMUDB:control_2\ ,
        control_1 => \PWM_MOTOR:PWMUDB:control_1\ ,
        control_0 => \PWM_MOTOR:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_2127 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =led_isr
        PORT MAP (
            interrupt => Net_3148 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =i2c_isr
        PORT MAP (
            interrupt => Net_3099 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED0(0)__PA ,
        pad => LED0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED5(0)__PA ,
        pad => LED5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOTOR2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR2_1(0)__PA ,
        pad => MOTOR2_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED6(0)__PA ,
        pad => LED6(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOTOR2_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR2_2(0)__PA ,
        pad => MOTOR2_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MOTOR2_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR2_PWM(0)__PA ,
        input => Net_2526 ,
        pad => MOTOR2_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOTOR1_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR1_2(0)__PA ,
        pad => MOTOR1_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \DEBUG:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \DEBUG:rx(0)\__PA ,
        fb => \DEBUG:Net_654\ ,
        pad => \DEBUG:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \DEBUG:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \DEBUG:tx(0)\__PA ,
        input => \DEBUG:Net_1062\ ,
        pad => \DEBUG:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOTOR1_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR1_PWM(0)__PA ,
        input => Net_2349 ,
        pad => MOTOR1_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOTOR1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR1_1(0)__PA ,
        pad => MOTOR1_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = GPIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_0(0)__PA ,
        pad => GPIO_0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GPIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GPIO_1(0)__PA ,
        pad => GPIO_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = ENK_MOTOR2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENK_MOTOR2A(0)__PA ,
        pad => ENK_MOTOR2A(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ENK_MOTOR2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENK_MOTOR2B(0)__PA ,
        pad => ENK_MOTOR2B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:sda(0)\__PA ,
        fb => \I2C:Net_581\ ,
        pad => \I2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:scl(0)\__PA ,
        fb => \I2C:Net_580\ ,
        pad => \I2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ENK_MOTOR1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENK_MOTOR1A(0)__PA ,
        pad => ENK_MOTOR1A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ENK_MOTOR1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ENK_MOTOR1B(0)__PA ,
        pad => ENK_MOTOR1B(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \I2C:Net_847_ff1\ ,
            ff_div_2 => \DEBUG:Net_847_ff2\ ,
            ff_div_7 => Net_2661_ff7 ,
            ff_div_8 => Net_2661_ff8 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\DEBUG:SCB\
        PORT MAP (
            clock => \DEBUG:Net_847_ff2\ ,
            interrupt => Net_2123 ,
            rx => \DEBUG:Net_654\ ,
            tx => \DEBUG:Net_1062\ ,
            rts => \DEBUG:Net_1053\ ,
            mosi_m => \DEBUG:Net_1061\ ,
            select_m_3 => \DEBUG:ss_3\ ,
            select_m_2 => \DEBUG:ss_2\ ,
            select_m_1 => \DEBUG:ss_1\ ,
            select_m_0 => \DEBUG:ss_0\ ,
            sclk_m => \DEBUG:Net_1059\ ,
            miso_s => \DEBUG:Net_1055\ ,
            tx_req => Net_2126 ,
            rx_req => Net_2125 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\I2C:SCB\
        PORT MAP (
            clock => \I2C:Net_847_ff1\ ,
            interrupt => Net_2127 ,
            tx => \I2C:Net_1062\ ,
            rts => \I2C:Net_1053\ ,
            mosi_m => \I2C:Net_1061\ ,
            select_m_3 => \I2C:ss_3\ ,
            select_m_2 => \I2C:ss_2\ ,
            select_m_1 => \I2C:ss_1\ ,
            select_m_0 => \I2C:ss_0\ ,
            sclk_m => \I2C:Net_1059\ ,
            miso_s => \I2C:Net_1055\ ,
            scl => \I2C:Net_580\ ,
            sda => \I2C:Net_581\ ,
            tx_req => Net_2130 ,
            rx_req => Net_2129 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_led_isr:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2661_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_5226 ,
            tr_overflow => Net_5225 ,
            tr_compare_match => Net_5227 ,
            line_out => Net_5228 ,
            line_out_compl => Net_5229 ,
            interrupt => Net_3148 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\Timer_i2c_isr:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2661_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_5258 ,
            tr_overflow => Net_5257 ,
            tr_compare_match => Net_5259 ,
            line_out => Net_5260 ,
            line_out_compl => Net_5261 ,
            interrupt => Net_3099 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_2661_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: empty
GANGED_PICU group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+---------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |        LED0(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |        LED1(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |        LED2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        LED3(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        LED4(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        LED5(0) | 
     |   7 |       |      NONE |         CMOS_OUT |    MOTOR2_1(0) | 
-----+-----+-------+-----------+------------------+----------------+---------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |        LED6(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |    MOTOR2_2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  MOTOR2_PWM(0) | In(Net_2526)
     |   3 |     * |      NONE |         CMOS_OUT |    MOTOR1_2(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |  \DEBUG:rx(0)\ | FB(\DEBUG:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT |  \DEBUG:tx(0)\ | In(\DEBUG:Net_1062\)
     |   6 |       |      NONE |         CMOS_OUT |  MOTOR1_PWM(0) | In(Net_2349)
     |   7 |     * |      NONE |         CMOS_OUT |    MOTOR1_1(0) | 
-----+-----+-------+-----------+------------------+----------------+---------------------
   2 |   5 |     * |      NONE |         CMOS_OUT |      GPIO_0(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |      GPIO_1(0) | 
-----+-----+-------+-----------+------------------+----------------+---------------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL | ENK_MOTOR2A(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL | ENK_MOTOR2B(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |   \I2C:sda(0)\ | FB(\I2C:Net_581\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |   \I2C:scl(0)\ | FB(\I2C:Net_580\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL | ENK_MOTOR1A(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL | ENK_MOTOR1B(0) | 
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.577ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.686ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Project1_acc_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.761ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.823ms
API generation phase: Elapsed time ==> 2s.386ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
