Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 04:41:25 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_hilb/NonUniformILP/fir_hilb_NonUniformILP_2_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 ModCount31_instance/count_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No8_instance/Y_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.229ns (7.298%)  route 2.909ns (92.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 6.981 - 4.000 ) 
    Source Clock Delay      (SCD):    3.548ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.160ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.981ns
    Common Clock Delay      (CCD):    1.912ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.597ns (routing 1.379ns, distribution 1.218ns)
  Clock Net Delay (Destination): 2.321ns (routing 1.252ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=2911, routed)        2.597     3.548    ModCount31_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y237       FDCE                                         r  ModCount31_instance/count_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y237       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.627 r  ModCount31_instance/count_reg[1]_rep/Q
                         net (fo=69, routed)          2.858     6.485    MUX_Subtract_1_impl_0_instance/count_reg[1]_rep
    SLR Crossing[0->1]   
    SLICE_X117Y371       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.635 r  MUX_Subtract_1_impl_0_instance/Y[1]_i_1/O
                         net (fo=1, routed)           0.051     6.686    Delay1No8_instance/Y_reg[33]_1[1]
    SLICE_X117Y371       FDCE                                         r  Delay1No8_instance/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=2911, routed)        2.321     6.981    Delay1No8_instance/clk_IBUF_BUFG
    SLICE_X117Y371       FDCE                                         r  Delay1No8_instance/Y_reg[1]/C
                         clock pessimism              0.418     7.399    
                         inter-SLR compensation      -0.160     7.238    
                         clock uncertainty           -0.035     7.203    
    SLICE_X117Y371       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.228    Delay1No8_instance/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  0.542    




