{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492814111090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492814111091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 19:35:10 2017 " "Processing started: Fri Apr 21 19:35:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492814111091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492814111091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex2a -c CLA4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex2a -c CLA4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492814111091 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492814111303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7seg-Behavior " "Found design unit 1: display7seg-Behavior" {  } { { "display7seg.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/display7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492814111726 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/display7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492814111726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492814111726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-Behavior " "Found design unit 1: fullAdder-Behavior" {  } { { "fullAdder.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/fullAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492814111727 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492814111727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492814111727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_setup-Behavior " "Found design unit 1: demo_setup-Behavior" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492814111728 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_setup " "Found entity 1: demo_setup" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492814111728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492814111728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CLA4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA4-Behavior " "Found design unit 1: CLA4-Behavior" {  } { { "CLA4.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/CLA4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492814111729 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA4 " "Found entity 1: CLA4" {  } { { "CLA4.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/CLA4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492814111729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492814111729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_setup " "Elaborating entity \"demo_setup\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492814111781 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG demo_setup.vhd(11) " "VHDL Signal Declaration warning at demo_setup.vhd(11): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492814111785 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 demo_setup.vhd(14) " "VHDL Signal Declaration warning at demo_setup.vhd(14): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492814111785 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 demo_setup.vhd(15) " "VHDL Signal Declaration warning at demo_setup.vhd(15): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492814111785 "|demo_setup"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..1\] demo_setup.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[9..1\]\" at demo_setup.vhd(10)" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492814111786 "|demo_setup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA4 CLA4:cla " "Elaborating entity \"CLA4\" for hierarchy \"CLA4:cla\"" {  } { { "demo_setup.vhd" "cla" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492814111795 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignored_cout CLA4.vhd(19) " "Verilog HDL or VHDL warning at CLA4.vhd(19): object \"ignored_cout\" assigned a value but never read" {  } { { "CLA4.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/CLA4.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492814111796 "|demo_setup|CLA4:cla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder CLA4:cla\|fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"CLA4:cla\|fullAdder:fa0\"" {  } { { "CLA4.vhd" "fa0" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/CLA4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492814111800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:display " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:display\"" {  } { { "demo_setup.vhd" "display" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492814111804 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492814112052 "|demo_setup|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492814112052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492814112209 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492814112209 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492814112256 "|demo_setup|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492814112256 "|demo_setup|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492814112256 "|demo_setup|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492814112256 "|demo_setup|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492814112256 "|demo_setup|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra177012/Documents/MC613/lab 6/ex 2a/demo_setup.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492814112256 "|demo_setup|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1492814112256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492814112256 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492814112256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492814112256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492814112256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492814112266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 19:35:12 2017 " "Processing ended: Fri Apr 21 19:35:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492814112266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492814112266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492814112266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492814112266 ""}
