SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Thu May 22 16:40:01 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : D:\ProgramFiles\Develop\lscc\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n rom_boot -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -dram -type romblk -addr_width 8 -num_words 256 -data_width 32 -outdata REGISTERED -memfile d:/projects/programs/risc-v_c/flatbinarytxt/bootstrap-os.txt -memformat hex 
    Circuit name     : rom_boot
    Module type      : rom
    Module Version   : 2.8
    Address width    : 8
    Data width       : 32
    Ports            : 
    Inputs       : Address[7:0], OutClock, OutClockEn, Reset
    Outputs      : Q[31:0]
    I/O buffer       : not inserted
    Memory file      : d:/projects/programs/risc-v_c/flatbinarytxt/bootstrap-os.txt
    EDIF output      : rom_boot.edn
    Verilog output   : rom_boot.v
    Verilog template : rom_boot_tmpl.v
    Verilog testbench: tb_rom_boot_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : rom_boot.srp
    Estimated Resource Usage:
            LUT : 256
            Reg : 32
  
END   SCUBA Module Synthesis

