Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100fs
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.main_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc_reg_withStall
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.reg_F
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.reg_D
Compiling module xil_defaultlib.mux4(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_E
Compiling module xil_defaultlib.reg_M
Compiling module xil_defaultlib.pipelined_DP
Compiling module xil_defaultlib.Hazard_CU
Compiling module xil_defaultlib.mipsPilelined
Compiling module xil_defaultlib.PilelinedProcessor
Compiling module xil_defaultlib.gpio_ad
Compiling module xil_defaultlib.Gate
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.Gate(width=1)
Compiling module xil_defaultlib.Gate(width=4)
Compiling module xil_defaultlib.Factorial_CU
Compiling module xil_defaultlib.D_Register(WIDTH=32)
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.CarryLookBlock
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.Parallel_Multiplier
Compiling module xil_defaultlib.Factorial_DP
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRLatch
Compiling module xil_defaultlib.FactorialAccelerator
Compiling module xil_defaultlib.soc
Compiling module xil_defaultlib.tb_SOC
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_SOC_behav
