platform=xilinx_u50_gen3x16_xdma_201920_3
debug=1
save-temps=1

[connectivity]
nk=vadd:1:vadd_1
sp=vadd_1.in1:HBM[1]
sp=vadd_1.in2:HBM[2]
sp=vadd_1.out_r:HBM[1]

[profile]
data=all:all:all
