Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Sat Nov 26 19:48:18 2022
| Host              : DESKTOP-CJ3G5DI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
CLKC-56  Advisory  MMCME4 with global clock driver has no LOC  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.885        0.000                      0                  161        0.043        0.000                      0                  161        9.725        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 20.000}       40.000          25.000          
  clk_out1_video_pll  {0.000 55.556}       111.111         9.000           
  clk_out2_video_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                10.000        0.000                       0                     2  
  clk_out1_video_pll      108.827        0.000                      0                  136        0.043        0.000                      0                  136       55.281        0.000                       0                    69  
  clk_out2_video_pll       18.885        0.000                      0                   25        0.059        0.000                      0                   25        9.725        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         40.000      38.501     BUFGCE_HDIO_X3Y1  BUFG_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         40.000      38.750     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack      108.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             108.827ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.480ns (24.760%)  route 1.459ns (75.240%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 115.195 - 111.111 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.916ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.835ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.252    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.280 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.861     4.141    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.236 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.372     4.608    color_bar_m0/h_cnt[5]
    SLICE_X14Y109        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     4.728 f  color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=4, routed)           0.295     5.024    color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X13Y107        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     5.226 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.203     5.428    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X13Y107        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.491 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.588     6.080    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  color_bar_m0/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    AB11                                              0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827   111.938 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   111.938    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   111.938 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175   112.113    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   112.137 r  BUFG_inst/O
                         net (fo=1, routed)           0.520   112.657    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644   113.301 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227   113.528    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   113.552 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.643   115.195    color_bar_m0/clk_out1
    SLICE_X11Y109        FDRE                                         r  color_bar_m0/v_cnt_reg[1]/C
                         clock pessimism             -0.041   115.154    
                         clock uncertainty           -0.176   114.978    
    SLICE_X11Y109        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072   114.906    color_bar_m0/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        114.906    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                108.827    

Slack (MET) :             108.827ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.480ns (24.760%)  route 1.459ns (75.240%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 115.195 - 111.111 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.916ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.835ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.252    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.280 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.861     4.141    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.236 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.372     4.608    color_bar_m0/h_cnt[5]
    SLICE_X14Y109        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     4.728 f  color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=4, routed)           0.295     5.024    color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X13Y107        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     5.226 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.203     5.428    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X13Y107        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.491 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.588     6.080    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  color_bar_m0/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    AB11                                              0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827   111.938 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   111.938    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   111.938 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175   112.113    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   112.137 r  BUFG_inst/O
                         net (fo=1, routed)           0.520   112.657    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644   113.301 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227   113.528    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   113.552 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.643   115.195    color_bar_m0/clk_out1
    SLICE_X11Y109        FDRE                                         r  color_bar_m0/v_cnt_reg[2]/C
                         clock pessimism             -0.041   115.154    
                         clock uncertainty           -0.176   114.978    
    SLICE_X11Y109        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.072   114.906    color_bar_m0/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        114.906    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                108.827    

Slack (MET) :             108.831ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.480ns (24.760%)  route 1.459ns (75.240%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 115.199 - 111.111 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.916ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.835ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.252    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.280 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.861     4.141    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.236 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.372     4.608    color_bar_m0/h_cnt[5]
    SLICE_X14Y109        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     4.728 f  color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=4, routed)           0.295     5.024    color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X13Y107        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     5.226 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.203     5.428    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X13Y107        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.491 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.588     6.080    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  color_bar_m0/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    AB11                                              0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827   111.938 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   111.938    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   111.938 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175   112.113    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   112.137 r  BUFG_inst/O
                         net (fo=1, routed)           0.520   112.657    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644   113.301 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227   113.528    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   113.552 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.647   115.199    color_bar_m0/clk_out1
    SLICE_X11Y109        FDRE                                         r  color_bar_m0/v_cnt_reg[6]/C
                         clock pessimism             -0.041   115.158    
                         clock uncertainty           -0.176   114.982    
    SLICE_X11Y109        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072   114.910    color_bar_m0/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        114.910    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                108.831    

Slack (MET) :             108.831ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.480ns (24.760%)  route 1.459ns (75.240%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 115.199 - 111.111 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.916ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.835ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.252    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.280 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.861     4.141    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.236 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.372     4.608    color_bar_m0/h_cnt[5]
    SLICE_X14Y109        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     4.728 f  color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=4, routed)           0.295     5.024    color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X13Y107        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     5.226 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.203     5.428    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X13Y107        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.491 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.588     6.080    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X11Y109        FDRE                                         r  color_bar_m0/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    AB11                                              0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827   111.938 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   111.938    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   111.938 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175   112.113    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   112.137 r  BUFG_inst/O
                         net (fo=1, routed)           0.520   112.657    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644   113.301 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227   113.528    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   113.552 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.647   115.199    color_bar_m0/clk_out1
    SLICE_X11Y109        FDRE                                         r  color_bar_m0/v_cnt_reg[9]/C
                         clock pessimism             -0.041   115.158    
                         clock uncertainty           -0.176   114.982    
    SLICE_X11Y109        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072   114.910    color_bar_m0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        114.910    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                108.831    

Slack (MET) :             108.997ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.480ns (27.075%)  route 1.293ns (72.925%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 115.200 - 111.111 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.916ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.835ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.252    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.280 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.861     4.141    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.236 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.372     4.608    color_bar_m0/h_cnt[5]
    SLICE_X14Y109        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     4.728 f  color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=4, routed)           0.295     5.024    color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X13Y107        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     5.226 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.203     5.428    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X13Y107        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.491 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.423     5.914    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    AB11                                              0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827   111.938 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   111.938    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   111.938 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175   112.113    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   112.137 r  BUFG_inst/O
                         net (fo=1, routed)           0.520   112.657    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644   113.301 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227   113.528    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   113.552 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.648   115.200    color_bar_m0/clk_out1
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/v_cnt_reg[10]/C
                         clock pessimism             -0.041   115.159    
                         clock uncertainty           -0.176   114.983    
    SLICE_X11Y110        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.072   114.911    color_bar_m0/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        114.911    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                108.997    

Slack (MET) :             108.997ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.480ns (27.075%)  route 1.293ns (72.925%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 115.200 - 111.111 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.916ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.835ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.252    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.280 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.861     4.141    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.236 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.372     4.608    color_bar_m0/h_cnt[5]
    SLICE_X14Y109        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     4.728 f  color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=4, routed)           0.295     5.024    color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X13Y107        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     5.226 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.203     5.428    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X13Y107        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.491 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.423     5.914    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/v_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    AB11                                              0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827   111.938 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   111.938    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   111.938 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175   112.113    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   112.137 r  BUFG_inst/O
                         net (fo=1, routed)           0.520   112.657    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644   113.301 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227   113.528    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   113.552 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.648   115.200    color_bar_m0/clk_out1
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/v_cnt_reg[11]/C
                         clock pessimism             -0.041   115.159    
                         clock uncertainty           -0.176   114.983    
    SLICE_X11Y110        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072   114.911    color_bar_m0/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        114.911    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                108.997    

Slack (MET) :             109.060ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.480ns (28.141%)  route 1.226ns (71.859%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 115.195 - 111.111 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.916ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.835ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.252    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.280 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.861     4.141    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.236 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.372     4.608    color_bar_m0/h_cnt[5]
    SLICE_X14Y109        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     4.728 f  color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=4, routed)           0.295     5.024    color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X13Y107        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     5.226 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.203     5.428    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X13Y107        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.491 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.355     5.847    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    AB11                                              0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827   111.938 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   111.938    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   111.938 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175   112.113    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   112.137 r  BUFG_inst/O
                         net (fo=1, routed)           0.520   112.657    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644   113.301 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227   113.528    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   113.552 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.643   115.195    color_bar_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[3]/C
                         clock pessimism             -0.041   115.154    
                         clock uncertainty           -0.176   114.978    
    SLICE_X11Y108        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.072   114.906    color_bar_m0/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        114.906    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                109.060    

Slack (MET) :             109.060ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.480ns (28.141%)  route 1.226ns (71.859%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 115.195 - 111.111 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.916ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.835ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.252    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.280 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.861     4.141    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.236 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.372     4.608    color_bar_m0/h_cnt[5]
    SLICE_X14Y109        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     4.728 f  color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=4, routed)           0.295     5.024    color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X13Y107        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     5.226 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.203     5.428    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X13Y107        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.491 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.355     5.847    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    AB11                                              0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827   111.938 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   111.938    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   111.938 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175   112.113    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   112.137 r  BUFG_inst/O
                         net (fo=1, routed)           0.520   112.657    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644   113.301 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227   113.528    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   113.552 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.643   115.195    color_bar_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[4]/C
                         clock pessimism             -0.041   115.154    
                         clock uncertainty           -0.176   114.978    
    SLICE_X11Y108        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.072   114.906    color_bar_m0/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        114.906    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                109.060    

Slack (MET) :             109.060ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.480ns (28.141%)  route 1.226ns (71.859%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 115.195 - 111.111 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.916ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.835ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.252    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.280 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.861     4.141    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.236 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.372     4.608    color_bar_m0/h_cnt[5]
    SLICE_X14Y109        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     4.728 f  color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=4, routed)           0.295     5.024    color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X13Y107        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     5.226 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.203     5.428    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X13Y107        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.491 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.355     5.847    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    AB11                                              0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827   111.938 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   111.938    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   111.938 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175   112.113    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   112.137 r  BUFG_inst/O
                         net (fo=1, routed)           0.520   112.657    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644   113.301 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227   113.528    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   113.552 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.643   115.195    color_bar_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[5]/C
                         clock pessimism             -0.041   115.154    
                         clock uncertainty           -0.176   114.978    
    SLICE_X11Y108        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.072   114.906    color_bar_m0/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        114.906    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                109.060    

Slack (MET) :             109.060ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_video_pll rise@111.111ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.480ns (28.141%)  route 1.226ns (71.859%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 115.195 - 111.111 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.916ns, distribution 0.945ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.835ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.252    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.280 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.861     4.141    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     4.236 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=12, routed)          0.372     4.608    color_bar_m0/h_cnt[5]
    SLICE_X14Y109        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.120     4.728 f  color_bar_m0/v_cnt[11]_i_7/O
                         net (fo=4, routed)           0.295     5.024    color_bar_m0/v_cnt[11]_i_7_n_0
    SLICE_X13Y107        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.202     5.226 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=2, routed)           0.203     5.428    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X13Y107        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     5.491 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.355     5.847    color_bar_m0/v_cnt[11]_i_1_n_0
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                    111.111   111.111 r  
    AB11                                              0.000   111.111 r  sys_clk (IN)
                         net (fo=0)                   0.000   111.111    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827   111.938 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   111.938    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   111.938 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175   112.113    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   112.137 r  BUFG_inst/O
                         net (fo=1, routed)           0.520   112.657    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644   113.301 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227   113.528    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   113.552 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.643   115.195    color_bar_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[7]/C
                         clock pessimism             -0.041   115.154    
                         clock uncertainty           -0.176   114.978    
    SLICE_X11Y108        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072   114.906    color_bar_m0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        114.906    
                         arrival time                          -5.847    
  -------------------------------------------------------------------
                         slack                                109.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.700%)  route 0.037ns (38.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Net Delay (Source):      0.945ns (routing 0.462ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.514ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.598 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.945     2.542    color_bar_m0/clk_out1
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.581 r  color_bar_m0/v_cnt_reg[10]/Q
                         net (fo=5, routed)           0.031     2.612    color_bar_m0/v_cnt[10]
    SLICE_X11Y110        LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     2.632 r  color_bar_m0/v_cnt[11]_i_3/O
                         net (fo=1, routed)           0.006     2.638    color_bar_m0/v_cnt[11]_i_3_n_0
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/v_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.374    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.393 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.069     2.463    color_bar_m0/clk_out1
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/v_cnt_reg[11]/C
                         clock pessimism              0.086     2.548    
    SLICE_X11Y110        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.595    color_bar_m0/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.941ns (routing 0.462ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.514ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.598 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.941     2.538    color_bar_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.577 r  color_bar_m0/v_cnt_reg[7]/Q
                         net (fo=4, routed)           0.027     2.604    color_bar_m0/v_cnt[7]
    SLICE_X11Y108        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.619 r  color_bar_m0/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.015     2.634    color_bar_m0/v_cnt[7]_i_1_n_0
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.374    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.393 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.064     2.458    color_bar_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[7]/C
                         clock pessimism              0.087     2.544    
    SLICE_X11Y108        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.590    color_bar_m0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 color_bar_m0/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.942ns (routing 0.462ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.514ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.598 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.942     2.539    color_bar_m0/clk_out1
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.578 r  color_bar_m0/vs_reg_reg/Q
                         net (fo=2, routed)           0.060     2.638    color_bar_m0/vs_reg_reg_n_0
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.374    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.393 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.065     2.459    color_bar_m0/clk_out1
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/vs_reg_d0_reg/C
                         clock pessimism              0.087     2.545    
    SLICE_X11Y110        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.591    color_bar_m0/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.108%)  route 0.052ns (49.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.537ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Net Delay (Source):      0.940ns (routing 0.462ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.514ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.598 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.940     2.537    color_bar_m0/clk_out1
    SLICE_X14Y109        FDRE                                         r  color_bar_m0/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y109        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.575 r  color_bar_m0/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.031     2.606    color_bar_m0/h_cnt[9]
    SLICE_X14Y109        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     2.620 r  color_bar_m0/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.021     2.641    color_bar_m0/data0[9]
    SLICE_X14Y109        FDRE                                         r  color_bar_m0/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.374    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.393 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.065     2.459    color_bar_m0/clk_out1
    SLICE_X14Y109        FDRE                                         r  color_bar_m0/h_cnt_reg[9]/C
                         clock pessimism              0.085     2.543    
    SLICE_X14Y109        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.589    color_bar_m0/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.053ns (50.447%)  route 0.052ns (49.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.941ns (routing 0.462ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.514ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.598 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.941     2.538    color_bar_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.577 r  color_bar_m0/v_cnt_reg[5]/Q
                         net (fo=6, routed)           0.035     2.612    color_bar_m0/v_cnt[5]
    SLICE_X11Y108        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.626 r  color_bar_m0/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.017     2.643    color_bar_m0/v_cnt[5]_i_1_n_0
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.374    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.393 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.064     2.458    color_bar_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[5]/C
                         clock pessimism              0.087     2.544    
    SLICE_X11Y108        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.590    color_bar_m0/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.129%)  route 0.046ns (42.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.941ns (routing 0.462ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.514ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.598 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.941     2.538    color_bar_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.577 r  color_bar_m0/v_cnt_reg[8]/Q
                         net (fo=3, routed)           0.030     2.607    color_bar_m0/v_cnt[8]
    SLICE_X11Y108        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     2.629 r  color_bar_m0/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.016     2.645    color_bar_m0/v_cnt[8]_i_1_n_0
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.374    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.393 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.064     2.458    color_bar_m0/clk_out1
    SLICE_X11Y108        FDRE                                         r  color_bar_m0/v_cnt_reg[8]/C
                         clock pessimism              0.087     2.544    
    SLICE_X11Y108        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.590    color_bar_m0/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.053ns (48.628%)  route 0.056ns (51.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      0.939ns (routing 0.462ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.514ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.598 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.939     2.536    color_bar_m0/clk_out1
    SLICE_X13Y109        FDRE                                         r  color_bar_m0/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.575 r  color_bar_m0/h_cnt_reg[7]/Q
                         net (fo=13, routed)          0.039     2.614    color_bar_m0/h_cnt[7]
    SLICE_X13Y109        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.628 r  color_bar_m0/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.017     2.645    color_bar_m0/data0[7]
    SLICE_X13Y109        FDRE                                         r  color_bar_m0/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.374    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.393 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.061     2.455    color_bar_m0/clk_out1
    SLICE_X13Y109        FDRE                                         r  color_bar_m0/h_cnt_reg[7]/C
                         clock pessimism              0.088     2.542    
    SLICE_X13Y109        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.588    color_bar_m0/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/vs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.053ns (40.513%)  route 0.078ns (59.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Net Delay (Source):      0.942ns (routing 0.462ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.514ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.598 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.942     2.539    color_bar_m0/clk_out1
    SLICE_X11Y109        FDRE                                         r  color_bar_m0/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y109        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.578 r  color_bar_m0/v_cnt_reg[1]/Q
                         net (fo=11, routed)          0.061     2.639    color_bar_m0/v_cnt[1]
    SLICE_X11Y110        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     2.653 r  color_bar_m0/vs_reg_i_1/O
                         net (fo=1, routed)           0.017     2.670    color_bar_m0/vs_reg_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.374    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.393 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.065     2.459    color_bar_m0/clk_out1
    SLICE_X11Y110        FDRE                                         r  color_bar_m0/vs_reg_reg/C
                         clock pessimism              0.099     2.557    
    SLICE_X11Y110        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.603    color_bar_m0/vs_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.061ns (50.241%)  route 0.060ns (49.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Net Delay (Source):      0.939ns (routing 0.462ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.514ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.598 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.939     2.536    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.575 r  color_bar_m0/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.039     2.615    color_bar_m0/h_cnt[1]
    SLICE_X14Y106        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     2.637 r  color_bar_m0/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.021     2.658    color_bar_m0/data0[5]
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.374    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.393 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.064     2.458    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[5]/C
                         clock pessimism              0.085     2.542    
    SLICE_X14Y106        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.588    color_bar_m0/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            color_bar_m0/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.076ns (60.599%)  route 0.049ns (39.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Net Delay (Source):      0.939ns (routing 0.462ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.514ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.581    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.598 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          0.939     2.536    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.575 r  color_bar_m0/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.040     2.616    color_bar_m0/h_cnt[1]
    SLICE_X14Y106        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     2.653 r  color_bar_m0/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.009     2.662    color_bar_m0/h_cnt[2]_i_1_n_0
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.374    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.393 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=68, routed)          1.064     2.458    color_bar_m0/clk_out1
    SLICE_X14Y106        FDRE                                         r  color_bar_m0/h_cnt_reg[2]/C
                         clock pessimism              0.085     2.542    
    SLICE_X14Y106        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.589    color_bar_m0/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         111.111     109.612    BUFGCE_X0Y20   video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         111.111     109.861    MMCM_X0Y0      video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         111.111     110.561    SLICE_X14Y108  color_bar_m0/active_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         111.111     110.561    SLICE_X14Y108  color_bar_m0/active_x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         111.111     110.561    SLICE_X14Y108  color_bar_m0/active_x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         111.111     110.561    SLICE_X14Y107  color_bar_m0/active_x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         111.111     110.561    SLICE_X14Y107  color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         111.111     110.561    SLICE_X14Y107  color_bar_m0/active_x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         111.111     110.561    SLICE_X14Y107  color_bar_m0/active_x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         111.111     110.561    SLICE_X14Y107  color_bar_m0/active_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y107  color_bar_m0/active_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y107  color_bar_m0/active_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y107  color_bar_m0/active_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y107  color_bar_m0/active_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y108  color_bar_m0/active_x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y107  color_bar_m0/active_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y107  color_bar_m0/active_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y107  color_bar_m0/active_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         55.556      55.281     SLICE_X14Y107  color_bar_m0/active_x_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       18.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.885ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/pwm_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.520ns (54.046%)  route 0.442ns (45.954%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 23.233 - 20.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.786ns (routing 0.001ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     2.259    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.287 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.914     3.202    ax_pwm_m0/clk_out2
    SLICE_X34Y57         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.295 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.359     3.654    ax_pwm_m0/duty_r[22]
    SLICE_X34Y58         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     3.802 r  ax_pwm_m0/pwm_r0_carry_i_11/O
                         net (fo=1, routed)           0.024     3.826    ax_pwm_m0/pwm_r0_carry_i_11_n_0
    SLICE_X34Y58         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.028 r  ax_pwm_m0/pwm_r0_carry/CO[7]
                         net (fo=1, routed)           0.028     4.056    ax_pwm_m0/pwm_r0_carry_n_0
    SLICE_X34Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     4.133 r  ax_pwm_m0/pwm_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.031     4.164    ax_pwm_m0/pwm_r0_carry__0_n_4
    SLICE_X34Y59         FDCE                                         r  ax_pwm_m0/pwm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.520    21.546    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.190 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    22.423    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.447 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.786    23.233    ax_pwm_m0/clk_out2
    SLICE_X34Y59         FDCE                                         r  ax_pwm_m0/pwm_r_reg/C
                         clock pessimism             -0.076    23.157    
                         clock uncertainty           -0.135    23.022    
    SLICE_X34Y59         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    23.049    ax_pwm_m0/pwm_r_reg
  -------------------------------------------------------------------
                         required time                         23.049    
                         arrival time                          -4.164    
  -------------------------------------------------------------------
                         slack                                 18.885    

Slack (MET) :             18.902ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.649ns (68.717%)  route 0.295ns (31.283%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 23.232 - 20.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.001ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     2.259    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.287 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.914     3.202    ax_pwm_m0/clk_out2
    SLICE_X34Y57         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.295 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.197     3.492    ax_pwm_m0/duty_r[22]
    SLICE_X35Y57         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.641 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     3.652    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.890 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.918    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.941 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.969    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.115 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.146    ax_pwm_m0/period_cnt_reg[16]_i_1_n_8
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.520    21.546    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.190 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    22.423    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.447 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.785    23.232    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism             -0.076    23.156    
                         clock uncertainty           -0.135    23.021    
    SLICE_X35Y59         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    23.048    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         23.048    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                 18.902    

Slack (MET) :             18.903ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.648ns (68.684%)  route 0.295ns (31.316%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 23.232 - 20.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.001ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     2.259    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.287 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.914     3.202    ax_pwm_m0/clk_out2
    SLICE_X34Y57         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.295 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.197     3.492    ax_pwm_m0/duty_r[22]
    SLICE_X35Y57         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.641 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     3.652    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.890 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.918    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.941 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.969    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.114 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.145    ax_pwm_m0/period_cnt_reg[16]_i_1_n_10
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.520    21.546    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.190 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    22.423    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.447 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.785    23.232    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/C
                         clock pessimism             -0.076    23.156    
                         clock uncertainty           -0.135    23.021    
    SLICE_X35Y59         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    23.048    ax_pwm_m0/period_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         23.048    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                 18.903    

Slack (MET) :             18.918ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.632ns (68.070%)  route 0.296ns (31.930%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 23.232 - 20.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.001ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     2.259    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.287 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.914     3.202    ax_pwm_m0/clk_out2
    SLICE_X34Y57         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.295 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.197     3.492    ax_pwm_m0/duty_r[22]
    SLICE_X35Y57         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.641 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     3.652    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.890 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.918    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.941 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.969    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.098 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.032     4.130    ax_pwm_m0/period_cnt_reg[16]_i_1_n_9
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.520    21.546    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.190 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    22.423    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.447 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.785    23.232    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
                         clock pessimism             -0.076    23.156    
                         clock uncertainty           -0.135    23.021    
    SLICE_X35Y59         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.027    23.048    ax_pwm_m0/period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         23.048    
                         arrival time                          -4.130    
  -------------------------------------------------------------------
                         slack                                 18.918    

Slack (MET) :             18.939ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.607ns (67.187%)  route 0.296ns (32.813%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 23.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.001ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     2.259    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.287 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.914     3.202    ax_pwm_m0/clk_out2
    SLICE_X34Y57         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.295 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.197     3.492    ax_pwm_m0/duty_r[22]
    SLICE_X35Y57         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.641 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     3.652    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.890 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.918    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.941 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.969    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.073 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.032     4.105    ax_pwm_m0/period_cnt_reg[16]_i_1_n_12
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.520    21.546    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.190 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    22.423    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.447 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.781    23.228    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism             -0.076    23.152    
                         clock uncertainty           -0.135    23.017    
    SLICE_X35Y59         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    23.044    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         23.044    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 18.939    

Slack (MET) :             18.940ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.612ns (67.516%)  route 0.294ns (32.484%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.232ns = ( 23.232 - 20.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.001ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     2.259    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.287 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.914     3.202    ax_pwm_m0/clk_out2
    SLICE_X34Y57         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.295 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.197     3.492    ax_pwm_m0/duty_r[22]
    SLICE_X35Y57         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.641 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     3.652    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.890 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.918    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.941 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.969    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.078 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.030     4.108    ax_pwm_m0/period_cnt_reg[16]_i_1_n_11
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.520    21.546    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.190 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    22.423    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.447 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.785    23.232    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/C
                         clock pessimism             -0.076    23.156    
                         clock uncertainty           -0.135    23.021    
    SLICE_X35Y59         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027    23.048    ax_pwm_m0/period_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         23.048    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                 18.940    

Slack (MET) :             18.947ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.600ns (67.005%)  route 0.295ns (32.995%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 23.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.001ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     2.259    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.287 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.914     3.202    ax_pwm_m0/clk_out2
    SLICE_X34Y57         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.295 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.197     3.492    ax_pwm_m0/duty_r[22]
    SLICE_X35Y57         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.641 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     3.652    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.890 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.918    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.941 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.969    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     4.066 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.031     4.097    ax_pwm_m0/period_cnt_reg[16]_i_1_n_14
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.520    21.546    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.190 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    22.423    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.447 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.781    23.228    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
                         clock pessimism             -0.076    23.152    
                         clock uncertainty           -0.135    23.017    
    SLICE_X35Y59         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.027    23.044    ax_pwm_m0/period_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         23.044    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                 18.947    

Slack (MET) :             18.948ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.626ns (70.065%)  route 0.267ns (29.935%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 23.227 - 20.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.001ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     2.259    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.287 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.914     3.202    ax_pwm_m0/clk_out2
    SLICE_X34Y57         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.295 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.197     3.492    ax_pwm_m0/duty_r[22]
    SLICE_X35Y57         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.641 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     3.652    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.890 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.918    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.064 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.095    ax_pwm_m0/period_cnt_reg[8]_i_1_n_8
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.520    21.546    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.190 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    22.423    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.447 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.780    23.227    ax_pwm_m0/clk_out2
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism             -0.075    23.151    
                         clock uncertainty           -0.135    23.016    
    SLICE_X35Y58         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027    23.043    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 18.948    

Slack (MET) :             18.949ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.625ns (70.032%)  route 0.267ns (29.968%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 23.227 - 20.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.001ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     2.259    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.287 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.914     3.202    ax_pwm_m0/clk_out2
    SLICE_X34Y57         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.295 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.197     3.492    ax_pwm_m0/duty_r[22]
    SLICE_X35Y57         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.641 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     3.652    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.890 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.918    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.063 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.094    ax_pwm_m0/period_cnt_reg[8]_i_1_n_10
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.520    21.546    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.190 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    22.423    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.447 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.780    23.227    ax_pwm_m0/clk_out2
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/C
                         clock pessimism             -0.075    23.151    
                         clock uncertainty           -0.135    23.016    
    SLICE_X35Y58         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.027    23.043    ax_pwm_m0/period_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         23.043    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                 18.949    

Slack (MET) :             18.957ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.589ns (66.520%)  route 0.296ns (33.480%))
  Logic Levels:           4  (CARRY8=3 LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 23.228 - 20.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.001ns, distribution 0.913ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.001ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.584     2.102    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.996 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263     2.259    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.287 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.914     3.202    ax_pwm_m0/clk_out2
    SLICE_X34Y57         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.295 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=18, routed)          0.197     3.492    ax_pwm_m0/duty_r[22]
    SLICE_X35Y57         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.641 r  ax_pwm_m0/period_cnt[0]_i_4/O
                         net (fo=1, routed)           0.011     3.652    ax_pwm_m0/period_cnt[0]_i_4_n_0
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.890 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.918    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.941 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.969    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.055 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.032     4.087    ax_pwm_m0/period_cnt_reg[16]_i_1_n_13
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.520    21.546    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.190 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    22.423    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.447 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.781    23.228    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism             -0.076    23.152    
                         clock uncertainty           -0.135    23.017    
    SLICE_X35Y59         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    23.044    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         23.044    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                 18.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.585    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.602 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.461     2.063    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.102 r  ax_pwm_m0/period_cnt_reg[19]/Q
                         net (fo=3, routed)           0.048     2.149    ax_pwm_m0/period_cnt_reg[19]
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.166 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.173    ax_pwm_m0/period_cnt_reg[16]_i_1_n_12
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.379    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.398 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.524     1.923    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism              0.146     2.069    
    SLICE_X35Y59         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.115    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.585    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.602 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.461     2.063    ax_pwm_m0/clk_out2
    SLICE_X35Y57         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.102 r  ax_pwm_m0/period_cnt_reg[3]/Q
                         net (fo=3, routed)           0.048     2.149    ax_pwm_m0/period_cnt_reg[3]
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.166 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.173    ax_pwm_m0/period_cnt_reg[0]_i_1_n_12
    SLICE_X35Y57         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.379    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.398 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.524     1.923    ax_pwm_m0/clk_out2
    SLICE_X35Y57         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/C
                         clock pessimism              0.146     2.069    
    SLICE_X35Y57         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.115    ax_pwm_m0/period_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.585    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.602 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.458     2.059    ax_pwm_m0/clk_out2
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.098 r  ax_pwm_m0/period_cnt_reg[11]/Q
                         net (fo=3, routed)           0.048     2.146    ax_pwm_m0/period_cnt_reg[11]
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     2.163 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.170    ax_pwm_m0/period_cnt_reg[8]_i_1_n_12
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.379    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.398 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.520     1.919    ax_pwm_m0/clk_out2
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/C
                         clock pessimism              0.147     2.065    
    SLICE_X35Y58         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.111    ax_pwm_m0/period_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.585    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.602 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.461     2.063    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.102 r  ax_pwm_m0/period_cnt_reg[17]/Q
                         net (fo=3, routed)           0.049     2.150    ax_pwm_m0/period_cnt_reg[17]
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     2.167 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.174    ax_pwm_m0/period_cnt_reg[16]_i_1_n_14
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.379    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.398 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.524     1.923    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
                         clock pessimism              0.146     2.069    
    SLICE_X35Y59         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.115    ax_pwm_m0/period_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    -0.147ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.585    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.602 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.458     2.059    ax_pwm_m0/clk_out2
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.098 r  ax_pwm_m0/period_cnt_reg[9]/Q
                         net (fo=3, routed)           0.049     2.147    ax_pwm_m0/period_cnt_reg[9]
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     2.164 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.171    ax_pwm_m0/period_cnt_reg[8]_i_1_n_14
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.379    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.398 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.520     1.919    ax_pwm_m0/clk_out2
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[9]/C
                         clock pessimism              0.147     2.065    
    SLICE_X35Y58         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.111    ax_pwm_m0/period_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.585    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.602 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.461     2.062    ax_pwm_m0/clk_out2
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.101 r  ax_pwm_m0/period_cnt_reg[15]/Q
                         net (fo=3, routed)           0.050     2.151    ax_pwm_m0/period_cnt_reg[15]
    SLICE_X35Y58         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     2.168 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.175    ax_pwm_m0/period_cnt_reg[8]_i_1_n_8
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.379    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.398 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.524     1.923    ax_pwm_m0/clk_out2
    SLICE_X35Y58         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism              0.146     2.068    
    SLICE_X35Y58         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.114    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.585    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.602 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.461     2.063    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.102 r  ax_pwm_m0/period_cnt_reg[18]/Q
                         net (fo=3, routed)           0.050     2.151    ax_pwm_m0/period_cnt_reg[18]
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     2.168 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.175    ax_pwm_m0/period_cnt_reg[16]_i_1_n_13
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.379    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.398 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.524     1.923    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism              0.146     2.069    
    SLICE_X35Y59         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.115    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Net Delay (Source):      0.464ns (routing 0.000ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.528ns (routing 0.001ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.585    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.602 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.464     2.066    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.105 r  ax_pwm_m0/period_cnt_reg[23]/Q
                         net (fo=3, routed)           0.050     2.154    ax_pwm_m0/period_cnt_reg[23]
    SLICE_X35Y59         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     2.171 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.178    ax_pwm_m0/period_cnt_reg[16]_i_1_n_8
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.379    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.398 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.528     1.927    ax_pwm_m0/clk_out2
    SLICE_X35Y59         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism              0.145     2.072    
    SLICE_X35Y59         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.118    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    -0.146ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.585    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.602 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.461     2.063    ax_pwm_m0/clk_out2
    SLICE_X35Y57         FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.102 r  ax_pwm_m0/period_cnt_reg[2]/Q
                         net (fo=3, routed)           0.050     2.151    ax_pwm_m0/period_cnt_reg[2]
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     2.168 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.175    ax_pwm_m0/period_cnt_reg[0]_i_1_n_13
    SLICE_X35Y57         FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.379    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.398 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.524     1.923    ax_pwm_m0/clk_out2
    SLICE_X35Y57         FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/C
                         clock pessimism              0.146     2.069    
    SLICE_X35Y57         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.115    ax_pwm_m0/period_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Net Delay (Source):      0.464ns (routing 0.000ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.528ns (routing 0.001ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.300     1.206    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.436 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.585    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.602 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.464     2.066    ax_pwm_m0/clk_out2
    SLICE_X35Y57         FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.105 r  ax_pwm_m0/period_cnt_reg[7]/Q
                         net (fo=3, routed)           0.050     2.154    ax_pwm_m0/period_cnt_reg[7]
    SLICE_X35Y57         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     2.171 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.178    ax_pwm_m0/period_cnt_reg[0]_i_1_n_8
    SLICE_X35Y57         FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.331     1.504    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.209 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     1.379    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.398 r  video_pll_m0/inst/clkout2_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=26, routed)          0.528     1.927    ax_pwm_m0/clk_out2
    SLICE_X35Y57         FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/C
                         clock pessimism              0.145     2.072    
    SLICE_X35Y57         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.118    ax_pwm_m0/period_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         20.000      18.501     BUFGCE_X0Y1   video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         20.000      18.750     MMCM_X0Y0     video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X34Y57  ax_pwm_m0/duty_r_reg[22]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X35Y57  ax_pwm_m0/period_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X34Y57  ax_pwm_m0/duty_r_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X34Y57  ax_pwm_m0/duty_r_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y57  ax_pwm_m0/period_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y57  ax_pwm_m0/period_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X34Y57  ax_pwm_m0/duty_r_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X34Y57  ax_pwm_m0/duty_r_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y57  ax_pwm_m0/period_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y57  ax_pwm_m0/period_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X35Y58  ax_pwm_m0/period_cnt_reg[12]/C



