// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _operator_long_div3_HH_
#define _operator_long_div3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lut_div3_chunk.h"

namespace ap_rtl {

struct operator_long_div3 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > in_r;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    operator_long_div3(sc_module_name name);
    SC_HAS_PROCESS(operator_long_div3);

    ~operator_long_div3();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lut_div3_chunk* grp_lut_div3_chunk_fu_94;
    lut_div3_chunk* grp_lut_div3_chunk_fu_101;
    lut_div3_chunk* grp_lut_div3_chunk_fu_107;
    lut_div3_chunk* grp_lut_div3_chunk_fu_113;
    lut_div3_chunk* grp_lut_div3_chunk_fu_119;
    lut_div3_chunk* grp_lut_div3_chunk_fu_125;
    lut_div3_chunk* grp_lut_div3_chunk_fu_131;
    lut_div3_chunk* grp_lut_div3_chunk_fu_137;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > q_chunk_V_0_i_i_reg_404;
    sc_signal< sc_lv<4> > q_chunk_V_0_1_i_i_reg_409;
    sc_signal< sc_lv<4> > q_chunk_V_0_2_i_i_reg_414;
    sc_signal< sc_lv<4> > q_chunk_V_0_3_i_i_reg_419;
    sc_signal< sc_lv<4> > q_chunk_V_0_4_i_i_reg_424;
    sc_signal< sc_lv<4> > q_chunk_V_0_5_i_i_reg_429;
    sc_signal< sc_lv<4> > q_chunk_V_0_6_i_i_reg_434;
    sc_signal< sc_lv<4> > q_chunk_V_0_7_i_i_reg_439;
    sc_signal< sc_lv<2> > r_V_ret_7_i_i_reg_444;
    sc_signal< sc_lv<4> > p_Result_13_8_i_i_reg_449;
    sc_signal< sc_lv<4> > p_Result_13_9_i_i_reg_454;
    sc_signal< sc_lv<4> > p_Result_13_i_i_4_reg_459;
    sc_signal< sc_lv<4> > p_Result_13_10_i_i_reg_464;
    sc_signal< sc_lv<4> > p_Result_13_11_i_i_reg_469;
    sc_signal< sc_lv<4> > p_Result_13_12_i_i_reg_474;
    sc_signal< sc_lv<4> > p_Result_13_13_i_i_reg_479;
    sc_signal< sc_lv<4> > tmp_fu_372_p1;
    sc_signal< sc_lv<4> > tmp_reg_484;
    sc_signal< sc_logic > grp_lut_div3_chunk_fu_94_ap_ready;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_94_d_V;
    sc_signal< sc_lv<2> > grp_lut_div3_chunk_fu_94_r_in_V;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_94_ap_return_0;
    sc_signal< sc_lv<2> > grp_lut_div3_chunk_fu_94_ap_return_1;
    sc_signal< sc_logic > grp_lut_div3_chunk_fu_101_ap_ready;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_101_d_V;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_101_ap_return_0;
    sc_signal< sc_lv<2> > grp_lut_div3_chunk_fu_101_ap_return_1;
    sc_signal< sc_logic > grp_lut_div3_chunk_fu_107_ap_ready;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_107_d_V;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_107_ap_return_0;
    sc_signal< sc_lv<2> > grp_lut_div3_chunk_fu_107_ap_return_1;
    sc_signal< sc_logic > grp_lut_div3_chunk_fu_113_ap_ready;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_113_d_V;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_113_ap_return_0;
    sc_signal< sc_lv<2> > grp_lut_div3_chunk_fu_113_ap_return_1;
    sc_signal< sc_logic > grp_lut_div3_chunk_fu_119_ap_ready;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_119_d_V;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_119_ap_return_0;
    sc_signal< sc_lv<2> > grp_lut_div3_chunk_fu_119_ap_return_1;
    sc_signal< sc_logic > grp_lut_div3_chunk_fu_125_ap_ready;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_125_d_V;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_125_ap_return_0;
    sc_signal< sc_lv<2> > grp_lut_div3_chunk_fu_125_ap_return_1;
    sc_signal< sc_logic > grp_lut_div3_chunk_fu_131_ap_ready;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_131_d_V;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_131_ap_return_0;
    sc_signal< sc_lv<2> > grp_lut_div3_chunk_fu_131_ap_return_1;
    sc_signal< sc_logic > grp_lut_div3_chunk_fu_137_ap_ready;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_137_d_V;
    sc_signal< sc_lv<4> > grp_lut_div3_chunk_fu_137_ap_return_0;
    sc_signal< sc_lv<2> > grp_lut_div3_chunk_fu_137_ap_return_1;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_lut_div3_chunk_fu_101_d_V();
    void thread_grp_lut_div3_chunk_fu_107_d_V();
    void thread_grp_lut_div3_chunk_fu_113_d_V();
    void thread_grp_lut_div3_chunk_fu_119_d_V();
    void thread_grp_lut_div3_chunk_fu_125_d_V();
    void thread_grp_lut_div3_chunk_fu_131_d_V();
    void thread_grp_lut_div3_chunk_fu_137_d_V();
    void thread_grp_lut_div3_chunk_fu_94_d_V();
    void thread_grp_lut_div3_chunk_fu_94_r_in_V();
    void thread_tmp_fu_372_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
