// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _minver_hwa_HH_
#define _minver_hwa_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "minver_hwa_fsub_3bkb.h"
#include "minver_hwa_fmul_3cud.h"
#include "minver_hwa_fdiv_3dEe.h"
#include "minver_hwa_fpext_eOg.h"
#include "minver_hwa_fcmp_3fYi.h"
#include "minver_hwa_dcmp_6g8j.h"
#include "minver_hwa_work.h"

namespace ap_rtl {

struct minver_hwa : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const3;
    sc_signal< sc_lv<5> > ap_var_for_const2;
    sc_signal< sc_lv<5> > ap_var_for_const4;


    // Module declarations
    minver_hwa(sc_module_name name);
    SC_HAS_PROCESS(minver_hwa);

    ~minver_hwa();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    minver_hwa_work* work_U;
    minver_hwa_fsub_3bkb<1,5,32,32,32>* minver_hwa_fsub_3bkb_U1;
    minver_hwa_fsub_3bkb<1,5,32,32,32>* minver_hwa_fsub_3bkb_U2;
    minver_hwa_fmul_3cud<1,4,32,32,32>* minver_hwa_fmul_3cud_U3;
    minver_hwa_fmul_3cud<1,4,32,32,32>* minver_hwa_fmul_3cud_U4;
    minver_hwa_fdiv_3dEe<1,16,32,32,32>* minver_hwa_fdiv_3dEe_U5;
    minver_hwa_fpext_eOg<1,1,32,64>* minver_hwa_fpext_eOg_U6;
    minver_hwa_fcmp_3fYi<1,1,32,32,1>* minver_hwa_fcmp_3fYi_U7;
    minver_hwa_fcmp_3fYi<1,1,32,32,1>* minver_hwa_fcmp_3fYi_U8;
    minver_hwa_dcmp_6g8j<1,1,64,64,1>* minver_hwa_dcmp_6g8j_U9;
    sc_signal< sc_lv<115> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > wmax_reg_618;
    sc_signal< sc_lv<32> > r_1_reg_630;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp1_iter1_r_1_reg_630;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp1_iter2_r_1_reg_630;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp1_iter3_r_1_reg_630;
    sc_signal< sc_lv<5> > i_2_reg_651;
    sc_signal< sc_lv<5> > i_3_reg_662;
    sc_signal< sc_lv<32> > grp_fu_726_p3;
    sc_signal< sc_lv<32> > reg_743;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > exitcond6_reg_2002;
    sc_signal< sc_lv<1> > ap_CS_fsm_state11;
    sc_signal< sc_lv<5> > work_q0;
    sc_signal< sc_lv<5> > reg_749;
    sc_signal< sc_lv<1> > ap_CS_fsm_state15;
    sc_signal< sc_lv<5> > work_q1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage2;
    sc_signal< sc_lv<1> > tmp_8_reg_2480;
    sc_signal< sc_lv<32> > reg_756;
    sc_signal< sc_lv<1> > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<1> > exitcond3_reg_2224;
    sc_signal< sc_lv<1> > tmp_15_reg_2233;
    sc_signal< sc_lv<1> > tmp_52_reg_2267;
    sc_signal< sc_lv<1> > tmp_24_reg_2160;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage6;
    sc_signal< sc_lv<1> > tmp_20_3_reg_2172;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage9;
    sc_signal< sc_lv<1> > tmp_20_6_reg_2184;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage12;
    sc_signal< sc_lv<1> > tmp_20_1_reg_2164;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage17;
    sc_signal< sc_lv<32> > reg_762;
    sc_signal< sc_lv<1> > tmp_20_8_reg_2192;
    sc_signal< sc_lv<1> > tmp_20_10_reg_2204;
    sc_signal< sc_lv<1> > tmp_20_13_reg_2216;
    sc_signal< sc_lv<1> > tmp_20_9_reg_2196;
    sc_signal< sc_lv<32> > grp_fu_703_p2;
    sc_signal< sc_lv<32> > reg_768;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_lv<1> > ap_CS_fsm_state84;
    sc_signal< sc_lv<32> > reg_774;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage7;
    sc_signal< sc_lv<1> > tmp_20_4_reg_2176;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage10;
    sc_signal< sc_lv<1> > tmp_20_7_reg_2188;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage13;
    sc_signal< sc_lv<1> > tmp_20_2_reg_2168;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage18;
    sc_signal< sc_lv<32> > reg_780;
    sc_signal< sc_lv<1> > tmp_20_11_reg_2208;
    sc_signal< sc_lv<1> > tmp_20_14_reg_2220;
    sc_signal< sc_lv<1> > tmp_20_s_reg_2200;
    sc_signal< sc_lv<32> > reg_786;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage8;
    sc_signal< sc_lv<1> > tmp_20_5_reg_2180;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage16;
    sc_signal< sc_lv<32> > reg_792;
    sc_signal< sc_lv<1> > tmp_20_12_reg_2212;
    sc_signal< sc_lv<32> > grp_fu_685_p2;
    sc_signal< sc_lv<32> > reg_798;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage20;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage22;
    sc_signal< sc_lv<32> > grp_fu_689_p2;
    sc_signal< sc_lv<32> > reg_803;
    sc_signal< sc_lv<32> > reg_808;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage19;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage21;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage23;
    sc_signal< sc_lv<32> > reg_813;
    sc_signal< sc_lv<32> > grp_fu_736_p3;
    sc_signal< sc_lv<32> > reg_818;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage9;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage15;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage18;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage21;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage24;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage27;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage30;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage33;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage36;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage39;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage42;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage45;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage48;
    sc_signal< sc_lv<5> > i_1_fu_830_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_2_fu_846_p3;
    sc_signal< sc_lv<1> > tmp_2_reg_1880;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > k_fu_854_p2;
    sc_signal< sc_lv<5> > k_reg_1884;
    sc_signal< sc_lv<32> > i_5_cast_fu_860_p1;
    sc_signal< sc_lv<32> > i_5_cast_reg_1889;
    sc_signal< sc_lv<64> > tmp_3_fu_864_p1;
    sc_signal< sc_lv<64> > tmp_3_reg_1895;
    sc_signal< sc_lv<7> > a_0_addr_23_reg_1900;
    sc_signal< sc_lv<7> > a_0_addr_21_reg_1905;
    sc_signal< sc_lv<7> > a_0_addr_19_reg_1910;
    sc_signal< sc_lv<7> > a_0_addr_17_reg_1915;
    sc_signal< sc_lv<7> > a_0_addr_15_reg_1920;
    sc_signal< sc_lv<7> > a_0_addr_13_reg_1925;
    sc_signal< sc_lv<7> > a_0_addr_11_reg_1930;
    sc_signal< sc_lv<7> > a_0_addr_9_reg_1935;
    sc_signal< sc_lv<7> > a_1_addr_23_reg_1940;
    sc_signal< sc_lv<7> > a_1_addr_21_reg_1945;
    sc_signal< sc_lv<7> > a_1_addr_19_reg_1950;
    sc_signal< sc_lv<7> > a_1_addr_17_reg_1955;
    sc_signal< sc_lv<7> > a_1_addr_15_reg_1960;
    sc_signal< sc_lv<7> > a_1_addr_13_reg_1965;
    sc_signal< sc_lv<7> > a_1_addr_11_reg_1970;
    sc_signal< sc_lv<7> > a_1_addr_9_reg_1975;
    sc_signal< sc_lv<3> > tmp_61_fu_994_p1;
    sc_signal< sc_lv<3> > tmp_61_reg_1980;
    sc_signal< sc_lv<7> > a_0_addr_7_reg_1987;
    sc_signal< sc_lv<7> > a_1_addr_7_reg_1992;
    sc_signal< sc_lv<1> > icmp_fu_1022_p2;
    sc_signal< sc_lv<1> > icmp_reg_1997;
    sc_signal< sc_lv<1> > exitcond6_fu_1028_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter1_exitcond6_reg_2002;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter2_exitcond6_reg_2002;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp1_iter3_exitcond6_reg_2002;
    sc_signal< sc_lv<32> > i_6_fu_1047_p2;
    sc_signal< sc_lv<32> > i_6_reg_2016;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > w_3_fu_1105_p3;
    sc_signal< sc_lv<32> > w_3_reg_2021;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp1_iter3_w_3_reg_2021;
    sc_signal< sc_lv<1> > tmp_47_fu_1190_p2;
    sc_signal< sc_lv<1> > tmp_47_reg_2028;
    sc_signal< sc_lv<32> > wmax_1_fu_1196_p3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_lv<32> > r_load_1_reg_2039;
    sc_signal< sc_lv<1> > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > api_fu_1279_p3;
    sc_signal< sc_lv<32> > api_reg_2055;
    sc_signal< sc_lv<1> > ap_CS_fsm_state12;
    sc_signal< sc_lv<64> > tmp_5_fu_708_p1;
    sc_signal< sc_lv<64> > tmp_5_reg_2060;
    sc_signal< sc_lv<1> > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > tmp_1_fu_1332_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > tmp_33_fu_1326_p2;
    sc_signal< sc_lv<9> > work_addr_3_reg_2073;
    sc_signal< sc_lv<9> > work_addr_4_reg_2079;
    sc_signal< sc_lv<1> > exitcond5_fu_1336_p2;
    sc_signal< sc_lv<1> > exitcond5_reg_2085;
    sc_signal< sc_lv<1> > ap_CS_fsm_state17;
    sc_signal< sc_lv<5> > j_1_fu_1342_p2;
    sc_signal< sc_lv<5> > j_1_reg_2089;
    sc_signal< sc_lv<3> > tmp_106_fu_1348_p1;
    sc_signal< sc_lv<3> > tmp_106_reg_2094;
    sc_signal< sc_lv<7> > a_0_addr_4_reg_2099;
    sc_signal< sc_lv<7> > a_1_addr_4_reg_2104;
    sc_signal< sc_lv<1> > icmp3_fu_1376_p2;
    sc_signal< sc_lv<1> > icmp3_reg_2109;
    sc_signal< sc_lv<7> > a_0_addr_6_reg_2115;
    sc_signal< sc_lv<7> > a_1_addr_6_reg_2120;
    sc_signal< sc_lv<32> > w_fu_1395_p3;
    sc_signal< sc_lv<32> > w_reg_2125;
    sc_signal< sc_lv<1> > ap_CS_fsm_state19;
    sc_signal< sc_lv<1> > exitcond4_fu_1411_p2;
    sc_signal< sc_lv<1> > exitcond4_reg_2131;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_lv<5> > i_8_fu_1417_p2;
    sc_signal< sc_lv<5> > i_8_reg_2135;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<7> > a_0_addr_5_reg_2140;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter1_a_0_addr_5_reg_2140;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter2_a_0_addr_5_reg_2140;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter3_a_0_addr_5_reg_2140;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter4_a_0_addr_5_reg_2140;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter5_a_0_addr_5_reg_2140;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter6_a_0_addr_5_reg_2140;
    sc_signal< sc_lv<7> > a_1_addr_5_reg_2145;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter1_a_1_addr_5_reg_2145;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter2_a_1_addr_5_reg_2145;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter3_a_1_addr_5_reg_2145;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter4_a_1_addr_5_reg_2145;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter5_a_1_addr_5_reg_2145;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp3_iter6_a_1_addr_5_reg_2145;
    sc_signal< sc_lv<1> > icmp4_fu_1451_p2;
    sc_signal< sc_lv<1> > icmp4_reg_2150;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter1_icmp4_reg_2150;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter2_icmp4_reg_2150;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter3_icmp4_reg_2150;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter4_icmp4_reg_2150;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter5_icmp4_reg_2150;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp3_iter6_icmp4_reg_2150;
    sc_signal< sc_lv<32> > a_load_5_phi_fu_1457_p3;
    sc_signal< sc_lv<32> > a_load_5_phi_reg_2155;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp3_stage1;
    sc_signal< sc_lv<1> > tmp_24_fu_1464_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state41;
    sc_signal< sc_lv<1> > tmp_20_1_fu_1470_p2;
    sc_signal< sc_lv<1> > tmp_20_2_fu_1476_p2;
    sc_signal< sc_lv<1> > tmp_20_3_fu_1482_p2;
    sc_signal< sc_lv<1> > tmp_20_4_fu_1488_p2;
    sc_signal< sc_lv<1> > tmp_20_5_fu_1494_p2;
    sc_signal< sc_lv<1> > tmp_20_6_fu_1500_p2;
    sc_signal< sc_lv<1> > tmp_20_7_fu_1506_p2;
    sc_signal< sc_lv<1> > tmp_20_8_fu_1512_p2;
    sc_signal< sc_lv<1> > tmp_20_9_fu_1518_p2;
    sc_signal< sc_lv<1> > tmp_20_s_fu_1524_p2;
    sc_signal< sc_lv<1> > tmp_20_10_fu_1530_p2;
    sc_signal< sc_lv<1> > tmp_20_11_fu_1536_p2;
    sc_signal< sc_lv<1> > tmp_20_12_fu_1542_p2;
    sc_signal< sc_lv<1> > tmp_20_13_fu_1548_p2;
    sc_signal< sc_lv<1> > tmp_20_14_fu_1554_p2;
    sc_signal< sc_lv<1> > exitcond3_fu_1560_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_lv<5> > i_9_fu_1566_p2;
    sc_signal< sc_lv<5> > i_9_reg_2228;
    sc_signal< sc_lv<1> > tmp_15_fu_1572_p2;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp4_iter1_tmp_15_reg_2233;
    sc_signal< sc_lv<8> > tmp_83_fu_1578_p3;
    sc_signal< sc_lv<8> > tmp_83_reg_2237;
    sc_signal< sc_lv<7> > a_0_addr_8_reg_2249;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp4_iter1_a_0_addr_8_reg_2249;
    sc_signal< sc_lv<7> > a_1_addr_8_reg_2254;
    sc_signal< sc_lv<7> > ap_pipeline_reg_pp4_iter1_a_1_addr_8_reg_2254;
    sc_signal< sc_lv<32> > w_1_reg_2259;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage1;
    sc_signal< sc_lv<1> > tmp_52_fu_1634_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage2;
    sc_signal< sc_lv<32> > tmp_18_fu_1646_p1;
    sc_signal< sc_lv<32> > grp_fu_693_p2;
    sc_signal< sc_lv<32> > tmp_25_reg_2276;
    sc_signal< sc_lv<32> > grp_fu_698_p2;
    sc_signal< sc_lv<32> > tmp_22_8_reg_2281;
    sc_signal< sc_lv<32> > tmp_22_1_reg_2286;
    sc_signal< sc_lv<32> > tmp_22_9_reg_2291;
    sc_signal< sc_lv<32> > tmp_22_2_reg_2296;
    sc_signal< sc_lv<32> > tmp_22_s_reg_2301;
    sc_signal< sc_lv<32> > tmp_22_3_reg_2306;
    sc_signal< sc_lv<32> > tmp_22_10_reg_2311;
    sc_signal< sc_lv<7> > a_0_addr_10_reg_2316;
    sc_signal< sc_lv<7> > a_1_addr_10_reg_2321;
    sc_signal< sc_lv<32> > tmp_22_4_reg_2326;
    sc_signal< sc_lv<32> > tmp_22_11_reg_2331;
    sc_signal< sc_lv<7> > a_0_addr_12_reg_2336;
    sc_signal< sc_lv<7> > a_1_addr_12_reg_2341;
    sc_signal< sc_lv<32> > tmp_22_5_reg_2346;
    sc_signal< sc_lv<32> > tmp_22_12_reg_2351;
    sc_signal< sc_lv<7> > a_0_addr_14_reg_2356;
    sc_signal< sc_lv<7> > a_1_addr_14_reg_2361;
    sc_signal< sc_lv<32> > tmp_22_6_reg_2366;
    sc_signal< sc_lv<32> > tmp_22_13_reg_2371;
    sc_signal< sc_lv<7> > a_0_addr_16_reg_2376;
    sc_signal< sc_lv<7> > a_1_addr_16_reg_2381;
    sc_signal< sc_lv<32> > tmp_22_7_reg_2386;
    sc_signal< sc_lv<32> > tmp_22_14_reg_2391;
    sc_signal< sc_lv<7> > a_0_addr_18_reg_2396;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage14;
    sc_signal< sc_lv<7> > a_1_addr_18_reg_2401;
    sc_signal< sc_lv<32> > a_0_load_17_reg_2406;
    sc_signal< sc_lv<32> > a_1_load_20_reg_2411;
    sc_signal< sc_lv<7> > a_0_addr_20_reg_2416;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage15;
    sc_signal< sc_lv<7> > a_1_addr_20_reg_2421;
    sc_signal< sc_lv<32> > a_0_load_19_reg_2426;
    sc_signal< sc_lv<32> > a_1_load_22_reg_2431;
    sc_signal< sc_lv<7> > a_0_addr_22_reg_2436;
    sc_signal< sc_lv<7> > a_1_addr_22_reg_2441;
    sc_signal< sc_lv<7> > a_0_addr_24_reg_2446;
    sc_signal< sc_lv<7> > a_1_addr_24_reg_2451;
    sc_signal< sc_lv<5> > i_7_fu_1767_p2;
    sc_signal< sc_lv<5> > i_7_reg_2459;
    sc_signal< sc_lv<1> > ap_CS_fsm_state86;
    sc_signal< sc_lv<9> > work_addr_1_reg_2464;
    sc_signal< sc_lv<1> > exitcond1_fu_1761_p2;
    sc_signal< sc_lv<3> > tmp_65_fu_1778_p1;
    sc_signal< sc_lv<3> > tmp_65_reg_2470;
    sc_signal< sc_lv<1> > icmp1_fu_1792_p2;
    sc_signal< sc_lv<1> > icmp1_reg_2475;
    sc_signal< sc_lv<1> > tmp_8_fu_1798_p2;
    sc_signal< sc_lv<7> > a_0_addr_2_reg_2484;
    sc_signal< sc_lv<7> > a_1_addr_2_reg_2489;
    sc_signal< sc_lv<9> > work_addr_2_reg_2494;
    sc_signal< sc_lv<1> > icmp2_fu_1832_p2;
    sc_signal< sc_lv<1> > icmp2_reg_2500;
    sc_signal< sc_lv<7> > a_0_addr_3_reg_2505;
    sc_signal< sc_lv<7> > a_1_addr_3_reg_2510;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage25;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< sc_lv<9> > work_address0;
    sc_signal< sc_logic > work_ce0;
    sc_signal< sc_logic > work_we0;
    sc_signal< sc_lv<5> > work_d0;
    sc_signal< sc_lv<9> > work_address1;
    sc_signal< sc_logic > work_ce1;
    sc_signal< sc_logic > work_we1;
    sc_signal< sc_lv<5> > work_d1;
    sc_signal< sc_lv<5> > i_reg_594;
    sc_signal< sc_lv<1> > exitcond7_fu_824_p2;
    sc_signal< sc_lv<5> > i_5_reg_606;
    sc_signal< sc_lv<1> > ap_CS_fsm_state85;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > wmax_phi_fu_622_p4;
    sc_signal< sc_lv<32> > r_1_phi_fu_633_p4;
    sc_signal< sc_lv<5> > j_reg_640;
    sc_signal< sc_lv<1> > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > ap_CS_fsm_state20;
    sc_signal< sc_lv<5> > i_2_phi_fu_655_p4;
    sc_signal< sc_lv<5> > i_3_phi_fu_666_p4;
    sc_signal< sc_lv<5> > i_4_reg_673;
    sc_signal< sc_lv<1> > ap_CS_fsm_state137;
    sc_signal< sc_lv<64> > tmp_fu_836_p1;
    sc_signal< sc_lv<64> > tmp_30_fu_888_p3;
    sc_signal< sc_lv<64> > tmp_40_fu_904_p3;
    sc_signal< sc_lv<64> > tmp_49_fu_920_p3;
    sc_signal< sc_lv<64> > tmp_54_fu_936_p3;
    sc_signal< sc_lv<64> > tmp_56_fu_952_p3;
    sc_signal< sc_lv<64> > tmp_58_fu_968_p3;
    sc_signal< sc_lv<64> > tmp_60_fu_984_p3;
    sc_signal< sc_lv<64> > tmp_11_fu_876_p1;
    sc_signal< sc_lv<64> > tmp_63_fu_1006_p1;
    sc_signal< sc_lv<64> > tmp_72_fu_1041_p1;
    sc_signal< sc_lv<64> > tmp_68_fu_1221_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_1287_p1;
    sc_signal< sc_lv<64> > tmp_78_fu_1360_p1;
    sc_signal< sc_lv<64> > tmp_80_fu_1389_p1;
    sc_signal< sc_lv<64> > tmp_82_fu_1435_p1;
    sc_signal< sc_lv<64> > tmp_86_fu_1593_p1;
    sc_signal< sc_lv<64> > tmp_84_fu_1651_p1;
    sc_signal< sc_lv<64> > tmp_88_fu_1661_p3;
    sc_signal< sc_lv<64> > tmp_90_fu_1676_p3;
    sc_signal< sc_lv<64> > tmp_92_fu_1691_p3;
    sc_signal< sc_lv<64> > tmp_94_fu_1706_p3;
    sc_signal< sc_lv<64> > tmp_96_fu_1721_p3;
    sc_signal< sc_lv<64> > tmp_98_fu_1736_p3;
    sc_signal< sc_lv<64> > tmp_100_fu_1751_p3;
    sc_signal< sc_lv<64> > tmp_s_fu_1773_p1;
    sc_signal< sc_lv<64> > tmp_74_fu_1816_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_1804_p1;
    sc_signal< sc_lv<64> > tmp_76_fu_1850_p1;
    sc_signal< sc_lv<32> > r_fu_158;
    sc_signal< sc_lv<32> > r_2_fu_1202_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage3;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_load_2_phi_fu_1402_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp4_stage24;
    sc_signal< sc_lv<32> > a_load_4_0_phi_fu_1856_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage7;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage8;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage13;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage14;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage16;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage17;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage19;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage20;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage22;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage23;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage25;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage26;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage28;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage29;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage31;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage32;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage34;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage35;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage37;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage38;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage40;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage41;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage43;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage44;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage46;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp5_stage47;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_685_p0;
    sc_signal< sc_lv<32> > grp_fu_685_p1;
    sc_signal< sc_lv<32> > grp_fu_689_p0;
    sc_signal< sc_lv<32> > grp_fu_689_p1;
    sc_signal< sc_lv<32> > grp_fu_703_p0;
    sc_signal< sc_lv<1> > ap_CS_fsm_state69;
    sc_signal< sc_lv<32> > grp_fu_711_p0;
    sc_signal< sc_lv<8> > tmp_7_fu_868_p3;
    sc_signal< sc_lv<8> > tmp_16_fu_882_p2;
    sc_signal< sc_lv<8> > tmp_35_fu_898_p2;
    sc_signal< sc_lv<8> > tmp_42_fu_914_p2;
    sc_signal< sc_lv<8> > tmp_53_fu_930_p2;
    sc_signal< sc_lv<8> > tmp_55_fu_946_p2;
    sc_signal< sc_lv<8> > tmp_57_fu_962_p2;
    sc_signal< sc_lv<8> > tmp_59_fu_978_p2;
    sc_signal< sc_lv<8> > tmp_62_fu_998_p3;
    sc_signal< sc_lv<2> > tmp_64_fu_1012_p4;
    sc_signal< sc_lv<35> > tmp_71_fu_1034_p3;
    sc_signal< sc_lv<32> > n_assign_1_to_int_fu_1053_p1;
    sc_signal< sc_lv<8> > tmp_34_fu_1057_p4;
    sc_signal< sc_lv<23> > tmp_73_fu_1067_p1;
    sc_signal< sc_lv<1> > notrhs_fu_1077_p2;
    sc_signal< sc_lv<1> > notlhs_fu_1071_p2;
    sc_signal< sc_lv<1> > tmp_36_fu_1083_p2;
    sc_signal< sc_lv<1> > grp_fu_711_p2;
    sc_signal< sc_lv<32> > f_neg_i_fu_1095_p2;
    sc_signal< sc_lv<1> > tmp_38_fu_1089_p2;
    sc_signal< sc_lv<32> > f_1_fu_1101_p1;
    sc_signal< sc_lv<32> > w_3_to_int_fu_1113_p1;
    sc_signal< sc_lv<32> > wmax_to_int_fu_1130_p1;
    sc_signal< sc_lv<8> > tmp_39_fu_1116_p4;
    sc_signal< sc_lv<23> > tmp_75_fu_1126_p1;
    sc_signal< sc_lv<1> > notrhs3_fu_1154_p2;
    sc_signal< sc_lv<1> > notlhs3_fu_1148_p2;
    sc_signal< sc_lv<8> > tmp_41_fu_1134_p4;
    sc_signal< sc_lv<23> > tmp_101_fu_1144_p1;
    sc_signal< sc_lv<1> > notrhs4_fu_1172_p2;
    sc_signal< sc_lv<1> > notlhs4_fu_1166_p2;
    sc_signal< sc_lv<1> > tmp_43_fu_1160_p2;
    sc_signal< sc_lv<1> > tmp_44_fu_1178_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_1184_p2;
    sc_signal< sc_lv<1> > tmp_46_fu_716_p2;
    sc_signal< sc_lv<35> > tmp_67_fu_1214_p3;
    sc_signal< sc_lv<32> > pivot_to_int_fu_1227_p1;
    sc_signal< sc_lv<8> > tmp_9_fu_1231_p4;
    sc_signal< sc_lv<23> > tmp_69_fu_1241_p1;
    sc_signal< sc_lv<1> > notrhs1_fu_1251_p2;
    sc_signal< sc_lv<1> > notlhs1_fu_1245_p2;
    sc_signal< sc_lv<1> > tmp_17_fu_1257_p2;
    sc_signal< sc_lv<32> > f_neg_i1_fu_1269_p2;
    sc_signal< sc_lv<1> > tmp_28_fu_1263_p2;
    sc_signal< sc_lv<32> > f_fu_1275_p1;
    sc_signal< sc_lv<64> > tmp_5_to_int_fu_1291_p1;
    sc_signal< sc_lv<11> > tmp_29_fu_1294_p4;
    sc_signal< sc_lv<52> > tmp_70_fu_1304_p1;
    sc_signal< sc_lv<1> > notrhs2_fu_1314_p2;
    sc_signal< sc_lv<1> > notlhs2_fu_1308_p2;
    sc_signal< sc_lv<1> > tmp_31_fu_1320_p2;
    sc_signal< sc_lv<1> > tmp_32_fu_721_p2;
    sc_signal< sc_lv<8> > tmp_77_fu_1352_p3;
    sc_signal< sc_lv<2> > tmp_107_fu_1366_p4;
    sc_signal< sc_lv<35> > tmp_79_fu_1382_p3;
    sc_signal< sc_lv<3> > tmp_108_fu_1423_p1;
    sc_signal< sc_lv<8> > tmp_81_fu_1427_p3;
    sc_signal< sc_lv<2> > tmp_109_fu_1441_p4;
    sc_signal< sc_lv<8> > tmp_85_fu_1586_p3;
    sc_signal< sc_lv<32> > w_1_to_int_fu_1599_p1;
    sc_signal< sc_lv<8> > tmp_48_fu_1602_p4;
    sc_signal< sc_lv<23> > tmp_110_fu_1612_p1;
    sc_signal< sc_lv<1> > notrhs5_fu_1622_p2;
    sc_signal< sc_lv<1> > notlhs5_fu_1616_p2;
    sc_signal< sc_lv<1> > tmp_50_fu_1628_p2;
    sc_signal< sc_lv<32> > tmp_18_neg_fu_1640_p2;
    sc_signal< sc_lv<8> > tmp_87_fu_1656_p2;
    sc_signal< sc_lv<8> > tmp_89_fu_1671_p2;
    sc_signal< sc_lv<8> > tmp_91_fu_1686_p2;
    sc_signal< sc_lv<8> > tmp_93_fu_1701_p2;
    sc_signal< sc_lv<8> > tmp_95_fu_1716_p2;
    sc_signal< sc_lv<8> > tmp_97_fu_1731_p2;
    sc_signal< sc_lv<8> > tmp_99_fu_1746_p2;
    sc_signal< sc_lv<2> > tmp_66_fu_1782_p4;
    sc_signal< sc_lv<8> > tmp_102_fu_1809_p3;
    sc_signal< sc_lv<2> > tmp_105_fu_1822_p4;
    sc_signal< sc_lv<3> > tmp_103_fu_1838_p1;
    sc_signal< sc_lv<8> > tmp_104_fu_1842_p3;
    sc_signal< sc_lv<5> > grp_fu_711_opcode;
    sc_signal< sc_lv<115> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<115> ap_ST_fsm_state1;
    static const sc_lv<115> ap_ST_fsm_state2;
    static const sc_lv<115> ap_ST_fsm_state3;
    static const sc_lv<115> ap_ST_fsm_state4;
    static const sc_lv<115> ap_ST_fsm_pp1_stage0;
    static const sc_lv<115> ap_ST_fsm_state10;
    static const sc_lv<115> ap_ST_fsm_state11;
    static const sc_lv<115> ap_ST_fsm_state12;
    static const sc_lv<115> ap_ST_fsm_state13;
    static const sc_lv<115> ap_ST_fsm_state14;
    static const sc_lv<115> ap_ST_fsm_state15;
    static const sc_lv<115> ap_ST_fsm_state16;
    static const sc_lv<115> ap_ST_fsm_state17;
    static const sc_lv<115> ap_ST_fsm_state18;
    static const sc_lv<115> ap_ST_fsm_state19;
    static const sc_lv<115> ap_ST_fsm_state20;
    static const sc_lv<115> ap_ST_fsm_state21;
    static const sc_lv<115> ap_ST_fsm_pp3_stage0;
    static const sc_lv<115> ap_ST_fsm_pp3_stage1;
    static const sc_lv<115> ap_ST_fsm_pp3_stage2;
    static const sc_lv<115> ap_ST_fsm_state41;
    static const sc_lv<115> ap_ST_fsm_pp4_stage0;
    static const sc_lv<115> ap_ST_fsm_pp4_stage1;
    static const sc_lv<115> ap_ST_fsm_pp4_stage2;
    static const sc_lv<115> ap_ST_fsm_pp4_stage3;
    static const sc_lv<115> ap_ST_fsm_pp4_stage4;
    static const sc_lv<115> ap_ST_fsm_pp4_stage5;
    static const sc_lv<115> ap_ST_fsm_pp4_stage6;
    static const sc_lv<115> ap_ST_fsm_pp4_stage7;
    static const sc_lv<115> ap_ST_fsm_pp4_stage8;
    static const sc_lv<115> ap_ST_fsm_pp4_stage9;
    static const sc_lv<115> ap_ST_fsm_pp4_stage10;
    static const sc_lv<115> ap_ST_fsm_pp4_stage11;
    static const sc_lv<115> ap_ST_fsm_pp4_stage12;
    static const sc_lv<115> ap_ST_fsm_pp4_stage13;
    static const sc_lv<115> ap_ST_fsm_pp4_stage14;
    static const sc_lv<115> ap_ST_fsm_pp4_stage15;
    static const sc_lv<115> ap_ST_fsm_pp4_stage16;
    static const sc_lv<115> ap_ST_fsm_pp4_stage17;
    static const sc_lv<115> ap_ST_fsm_pp4_stage18;
    static const sc_lv<115> ap_ST_fsm_pp4_stage19;
    static const sc_lv<115> ap_ST_fsm_pp4_stage20;
    static const sc_lv<115> ap_ST_fsm_pp4_stage21;
    static const sc_lv<115> ap_ST_fsm_pp4_stage22;
    static const sc_lv<115> ap_ST_fsm_pp4_stage23;
    static const sc_lv<115> ap_ST_fsm_pp4_stage24;
    static const sc_lv<115> ap_ST_fsm_pp4_stage25;
    static const sc_lv<115> ap_ST_fsm_state69;
    static const sc_lv<115> ap_ST_fsm_state70;
    static const sc_lv<115> ap_ST_fsm_state71;
    static const sc_lv<115> ap_ST_fsm_state72;
    static const sc_lv<115> ap_ST_fsm_state73;
    static const sc_lv<115> ap_ST_fsm_state74;
    static const sc_lv<115> ap_ST_fsm_state75;
    static const sc_lv<115> ap_ST_fsm_state76;
    static const sc_lv<115> ap_ST_fsm_state77;
    static const sc_lv<115> ap_ST_fsm_state78;
    static const sc_lv<115> ap_ST_fsm_state79;
    static const sc_lv<115> ap_ST_fsm_state80;
    static const sc_lv<115> ap_ST_fsm_state81;
    static const sc_lv<115> ap_ST_fsm_state82;
    static const sc_lv<115> ap_ST_fsm_state83;
    static const sc_lv<115> ap_ST_fsm_state84;
    static const sc_lv<115> ap_ST_fsm_state85;
    static const sc_lv<115> ap_ST_fsm_state86;
    static const sc_lv<115> ap_ST_fsm_pp5_stage0;
    static const sc_lv<115> ap_ST_fsm_pp5_stage1;
    static const sc_lv<115> ap_ST_fsm_pp5_stage2;
    static const sc_lv<115> ap_ST_fsm_pp5_stage3;
    static const sc_lv<115> ap_ST_fsm_pp5_stage4;
    static const sc_lv<115> ap_ST_fsm_pp5_stage5;
    static const sc_lv<115> ap_ST_fsm_pp5_stage6;
    static const sc_lv<115> ap_ST_fsm_pp5_stage7;
    static const sc_lv<115> ap_ST_fsm_pp5_stage8;
    static const sc_lv<115> ap_ST_fsm_pp5_stage9;
    static const sc_lv<115> ap_ST_fsm_pp5_stage10;
    static const sc_lv<115> ap_ST_fsm_pp5_stage11;
    static const sc_lv<115> ap_ST_fsm_pp5_stage12;
    static const sc_lv<115> ap_ST_fsm_pp5_stage13;
    static const sc_lv<115> ap_ST_fsm_pp5_stage14;
    static const sc_lv<115> ap_ST_fsm_pp5_stage15;
    static const sc_lv<115> ap_ST_fsm_pp5_stage16;
    static const sc_lv<115> ap_ST_fsm_pp5_stage17;
    static const sc_lv<115> ap_ST_fsm_pp5_stage18;
    static const sc_lv<115> ap_ST_fsm_pp5_stage19;
    static const sc_lv<115> ap_ST_fsm_pp5_stage20;
    static const sc_lv<115> ap_ST_fsm_pp5_stage21;
    static const sc_lv<115> ap_ST_fsm_pp5_stage22;
    static const sc_lv<115> ap_ST_fsm_pp5_stage23;
    static const sc_lv<115> ap_ST_fsm_pp5_stage24;
    static const sc_lv<115> ap_ST_fsm_pp5_stage25;
    static const sc_lv<115> ap_ST_fsm_pp5_stage26;
    static const sc_lv<115> ap_ST_fsm_pp5_stage27;
    static const sc_lv<115> ap_ST_fsm_pp5_stage28;
    static const sc_lv<115> ap_ST_fsm_pp5_stage29;
    static const sc_lv<115> ap_ST_fsm_pp5_stage30;
    static const sc_lv<115> ap_ST_fsm_pp5_stage31;
    static const sc_lv<115> ap_ST_fsm_pp5_stage32;
    static const sc_lv<115> ap_ST_fsm_pp5_stage33;
    static const sc_lv<115> ap_ST_fsm_pp5_stage34;
    static const sc_lv<115> ap_ST_fsm_pp5_stage35;
    static const sc_lv<115> ap_ST_fsm_pp5_stage36;
    static const sc_lv<115> ap_ST_fsm_pp5_stage37;
    static const sc_lv<115> ap_ST_fsm_pp5_stage38;
    static const sc_lv<115> ap_ST_fsm_pp5_stage39;
    static const sc_lv<115> ap_ST_fsm_pp5_stage40;
    static const sc_lv<115> ap_ST_fsm_pp5_stage41;
    static const sc_lv<115> ap_ST_fsm_pp5_stage42;
    static const sc_lv<115> ap_ST_fsm_pp5_stage43;
    static const sc_lv<115> ap_ST_fsm_pp5_stage44;
    static const sc_lv<115> ap_ST_fsm_pp5_stage45;
    static const sc_lv<115> ap_ST_fsm_pp5_stage46;
    static const sc_lv<115> ap_ST_fsm_pp5_stage47;
    static const sc_lv<115> ap_ST_fsm_pp5_stage48;
    static const sc_lv<115> ap_ST_fsm_state137;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_56;
    static const sc_lv<32> ap_const_lv32_59;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_62;
    static const sc_lv<32> ap_const_lv32_65;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_6B;
    static const sc_lv<32> ap_const_lv32_6E;
    static const sc_lv<32> ap_const_lv32_71;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_72;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_5A;
    static const sc_lv<32> ap_const_lv32_5B;
    static const sc_lv<32> ap_const_lv32_5D;
    static const sc_lv<32> ap_const_lv32_5E;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_61;
    static const sc_lv<32> ap_const_lv32_63;
    static const sc_lv<32> ap_const_lv32_64;
    static const sc_lv<32> ap_const_lv32_66;
    static const sc_lv<32> ap_const_lv32_67;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<32> ap_const_lv32_6C;
    static const sc_lv<32> ap_const_lv32_6D;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<64> ap_const_lv64_3EB0C6F7A0B5ED8D;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<56> ap_const_lv56_0;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_load_2_phi_fu_1402_p3();
    void thread_a_load_4_0_phi_fu_1856_p3();
    void thread_a_load_5_phi_fu_1457_p3();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp3_stage2();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp4_stage1();
    void thread_ap_CS_fsm_pp4_stage10();
    void thread_ap_CS_fsm_pp4_stage11();
    void thread_ap_CS_fsm_pp4_stage12();
    void thread_ap_CS_fsm_pp4_stage13();
    void thread_ap_CS_fsm_pp4_stage14();
    void thread_ap_CS_fsm_pp4_stage15();
    void thread_ap_CS_fsm_pp4_stage16();
    void thread_ap_CS_fsm_pp4_stage17();
    void thread_ap_CS_fsm_pp4_stage18();
    void thread_ap_CS_fsm_pp4_stage19();
    void thread_ap_CS_fsm_pp4_stage2();
    void thread_ap_CS_fsm_pp4_stage20();
    void thread_ap_CS_fsm_pp4_stage21();
    void thread_ap_CS_fsm_pp4_stage22();
    void thread_ap_CS_fsm_pp4_stage23();
    void thread_ap_CS_fsm_pp4_stage24();
    void thread_ap_CS_fsm_pp4_stage25();
    void thread_ap_CS_fsm_pp4_stage3();
    void thread_ap_CS_fsm_pp4_stage4();
    void thread_ap_CS_fsm_pp4_stage5();
    void thread_ap_CS_fsm_pp4_stage6();
    void thread_ap_CS_fsm_pp4_stage7();
    void thread_ap_CS_fsm_pp4_stage8();
    void thread_ap_CS_fsm_pp4_stage9();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp5_stage1();
    void thread_ap_CS_fsm_pp5_stage10();
    void thread_ap_CS_fsm_pp5_stage11();
    void thread_ap_CS_fsm_pp5_stage12();
    void thread_ap_CS_fsm_pp5_stage13();
    void thread_ap_CS_fsm_pp5_stage14();
    void thread_ap_CS_fsm_pp5_stage15();
    void thread_ap_CS_fsm_pp5_stage16();
    void thread_ap_CS_fsm_pp5_stage17();
    void thread_ap_CS_fsm_pp5_stage18();
    void thread_ap_CS_fsm_pp5_stage19();
    void thread_ap_CS_fsm_pp5_stage2();
    void thread_ap_CS_fsm_pp5_stage20();
    void thread_ap_CS_fsm_pp5_stage21();
    void thread_ap_CS_fsm_pp5_stage22();
    void thread_ap_CS_fsm_pp5_stage23();
    void thread_ap_CS_fsm_pp5_stage24();
    void thread_ap_CS_fsm_pp5_stage25();
    void thread_ap_CS_fsm_pp5_stage26();
    void thread_ap_CS_fsm_pp5_stage27();
    void thread_ap_CS_fsm_pp5_stage28();
    void thread_ap_CS_fsm_pp5_stage29();
    void thread_ap_CS_fsm_pp5_stage3();
    void thread_ap_CS_fsm_pp5_stage30();
    void thread_ap_CS_fsm_pp5_stage31();
    void thread_ap_CS_fsm_pp5_stage32();
    void thread_ap_CS_fsm_pp5_stage33();
    void thread_ap_CS_fsm_pp5_stage34();
    void thread_ap_CS_fsm_pp5_stage35();
    void thread_ap_CS_fsm_pp5_stage36();
    void thread_ap_CS_fsm_pp5_stage37();
    void thread_ap_CS_fsm_pp5_stage38();
    void thread_ap_CS_fsm_pp5_stage39();
    void thread_ap_CS_fsm_pp5_stage4();
    void thread_ap_CS_fsm_pp5_stage40();
    void thread_ap_CS_fsm_pp5_stage41();
    void thread_ap_CS_fsm_pp5_stage42();
    void thread_ap_CS_fsm_pp5_stage43();
    void thread_ap_CS_fsm_pp5_stage44();
    void thread_ap_CS_fsm_pp5_stage45();
    void thread_ap_CS_fsm_pp5_stage46();
    void thread_ap_CS_fsm_pp5_stage47();
    void thread_ap_CS_fsm_pp5_stage48();
    void thread_ap_CS_fsm_pp5_stage5();
    void thread_ap_CS_fsm_pp5_stage6();
    void thread_ap_CS_fsm_pp5_stage7();
    void thread_ap_CS_fsm_pp5_stage8();
    void thread_ap_CS_fsm_pp5_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state137();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state69();
    void thread_ap_CS_fsm_state84();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state86();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_api_fu_1279_p3();
    void thread_exitcond1_fu_1761_p2();
    void thread_exitcond3_fu_1560_p2();
    void thread_exitcond4_fu_1411_p2();
    void thread_exitcond5_fu_1336_p2();
    void thread_exitcond6_fu_1028_p2();
    void thread_exitcond7_fu_824_p2();
    void thread_f_1_fu_1101_p1();
    void thread_f_fu_1275_p1();
    void thread_f_neg_i1_fu_1269_p2();
    void thread_f_neg_i_fu_1095_p2();
    void thread_grp_fu_685_p0();
    void thread_grp_fu_685_p1();
    void thread_grp_fu_689_p0();
    void thread_grp_fu_689_p1();
    void thread_grp_fu_703_p0();
    void thread_grp_fu_711_opcode();
    void thread_grp_fu_711_p0();
    void thread_grp_fu_726_p3();
    void thread_grp_fu_736_p3();
    void thread_i_1_fu_830_p2();
    void thread_i_2_phi_fu_655_p4();
    void thread_i_3_phi_fu_666_p4();
    void thread_i_5_cast_fu_860_p1();
    void thread_i_6_fu_1047_p2();
    void thread_i_7_fu_1767_p2();
    void thread_i_8_fu_1417_p2();
    void thread_i_9_fu_1566_p2();
    void thread_icmp1_fu_1792_p2();
    void thread_icmp2_fu_1832_p2();
    void thread_icmp3_fu_1376_p2();
    void thread_icmp4_fu_1451_p2();
    void thread_icmp_fu_1022_p2();
    void thread_j_1_fu_1342_p2();
    void thread_k_fu_854_p2();
    void thread_n_assign_1_to_int_fu_1053_p1();
    void thread_notlhs1_fu_1245_p2();
    void thread_notlhs2_fu_1308_p2();
    void thread_notlhs3_fu_1148_p2();
    void thread_notlhs4_fu_1166_p2();
    void thread_notlhs5_fu_1616_p2();
    void thread_notlhs_fu_1071_p2();
    void thread_notrhs1_fu_1251_p2();
    void thread_notrhs2_fu_1314_p2();
    void thread_notrhs3_fu_1154_p2();
    void thread_notrhs4_fu_1172_p2();
    void thread_notrhs5_fu_1622_p2();
    void thread_notrhs_fu_1077_p2();
    void thread_pivot_to_int_fu_1227_p1();
    void thread_r_1_phi_fu_633_p4();
    void thread_r_2_fu_1202_p3();
    void thread_tmp_100_fu_1751_p3();
    void thread_tmp_101_fu_1144_p1();
    void thread_tmp_102_fu_1809_p3();
    void thread_tmp_103_fu_1838_p1();
    void thread_tmp_104_fu_1842_p3();
    void thread_tmp_105_fu_1822_p4();
    void thread_tmp_106_fu_1348_p1();
    void thread_tmp_107_fu_1366_p4();
    void thread_tmp_108_fu_1423_p1();
    void thread_tmp_109_fu_1441_p4();
    void thread_tmp_10_fu_1804_p1();
    void thread_tmp_110_fu_1612_p1();
    void thread_tmp_11_fu_876_p1();
    void thread_tmp_15_fu_1572_p2();
    void thread_tmp_16_fu_882_p2();
    void thread_tmp_17_fu_1257_p2();
    void thread_tmp_18_fu_1646_p1();
    void thread_tmp_18_neg_fu_1640_p2();
    void thread_tmp_1_fu_1332_p2();
    void thread_tmp_20_10_fu_1530_p2();
    void thread_tmp_20_11_fu_1536_p2();
    void thread_tmp_20_12_fu_1542_p2();
    void thread_tmp_20_13_fu_1548_p2();
    void thread_tmp_20_14_fu_1554_p2();
    void thread_tmp_20_1_fu_1470_p2();
    void thread_tmp_20_2_fu_1476_p2();
    void thread_tmp_20_3_fu_1482_p2();
    void thread_tmp_20_4_fu_1488_p2();
    void thread_tmp_20_5_fu_1494_p2();
    void thread_tmp_20_6_fu_1500_p2();
    void thread_tmp_20_7_fu_1506_p2();
    void thread_tmp_20_8_fu_1512_p2();
    void thread_tmp_20_9_fu_1518_p2();
    void thread_tmp_20_s_fu_1524_p2();
    void thread_tmp_24_fu_1464_p2();
    void thread_tmp_28_fu_1263_p2();
    void thread_tmp_29_fu_1294_p4();
    void thread_tmp_2_fu_846_p3();
    void thread_tmp_30_fu_888_p3();
    void thread_tmp_31_fu_1320_p2();
    void thread_tmp_33_fu_1326_p2();
    void thread_tmp_34_fu_1057_p4();
    void thread_tmp_35_fu_898_p2();
    void thread_tmp_36_fu_1083_p2();
    void thread_tmp_38_fu_1089_p2();
    void thread_tmp_39_fu_1116_p4();
    void thread_tmp_3_fu_864_p1();
    void thread_tmp_40_fu_904_p3();
    void thread_tmp_41_fu_1134_p4();
    void thread_tmp_42_fu_914_p2();
    void thread_tmp_43_fu_1160_p2();
    void thread_tmp_44_fu_1178_p2();
    void thread_tmp_45_fu_1184_p2();
    void thread_tmp_47_fu_1190_p2();
    void thread_tmp_48_fu_1602_p4();
    void thread_tmp_49_fu_920_p3();
    void thread_tmp_4_fu_1287_p1();
    void thread_tmp_50_fu_1628_p2();
    void thread_tmp_52_fu_1634_p2();
    void thread_tmp_53_fu_930_p2();
    void thread_tmp_54_fu_936_p3();
    void thread_tmp_55_fu_946_p2();
    void thread_tmp_56_fu_952_p3();
    void thread_tmp_57_fu_962_p2();
    void thread_tmp_58_fu_968_p3();
    void thread_tmp_59_fu_978_p2();
    void thread_tmp_5_to_int_fu_1291_p1();
    void thread_tmp_60_fu_984_p3();
    void thread_tmp_61_fu_994_p1();
    void thread_tmp_62_fu_998_p3();
    void thread_tmp_63_fu_1006_p1();
    void thread_tmp_64_fu_1012_p4();
    void thread_tmp_65_fu_1778_p1();
    void thread_tmp_66_fu_1782_p4();
    void thread_tmp_67_fu_1214_p3();
    void thread_tmp_68_fu_1221_p1();
    void thread_tmp_69_fu_1241_p1();
    void thread_tmp_70_fu_1304_p1();
    void thread_tmp_71_fu_1034_p3();
    void thread_tmp_72_fu_1041_p1();
    void thread_tmp_73_fu_1067_p1();
    void thread_tmp_74_fu_1816_p1();
    void thread_tmp_75_fu_1126_p1();
    void thread_tmp_76_fu_1850_p1();
    void thread_tmp_77_fu_1352_p3();
    void thread_tmp_78_fu_1360_p1();
    void thread_tmp_79_fu_1382_p3();
    void thread_tmp_7_fu_868_p3();
    void thread_tmp_80_fu_1389_p1();
    void thread_tmp_81_fu_1427_p3();
    void thread_tmp_82_fu_1435_p1();
    void thread_tmp_83_fu_1578_p3();
    void thread_tmp_84_fu_1651_p1();
    void thread_tmp_85_fu_1586_p3();
    void thread_tmp_86_fu_1593_p1();
    void thread_tmp_87_fu_1656_p2();
    void thread_tmp_88_fu_1661_p3();
    void thread_tmp_89_fu_1671_p2();
    void thread_tmp_8_fu_1798_p2();
    void thread_tmp_90_fu_1676_p3();
    void thread_tmp_91_fu_1686_p2();
    void thread_tmp_92_fu_1691_p3();
    void thread_tmp_93_fu_1701_p2();
    void thread_tmp_94_fu_1706_p3();
    void thread_tmp_95_fu_1716_p2();
    void thread_tmp_96_fu_1721_p3();
    void thread_tmp_97_fu_1731_p2();
    void thread_tmp_98_fu_1736_p3();
    void thread_tmp_99_fu_1746_p2();
    void thread_tmp_9_fu_1231_p4();
    void thread_tmp_fu_836_p1();
    void thread_tmp_s_fu_1773_p1();
    void thread_w_1_to_int_fu_1599_p1();
    void thread_w_3_fu_1105_p3();
    void thread_w_3_to_int_fu_1113_p1();
    void thread_w_fu_1395_p3();
    void thread_wmax_1_fu_1196_p3();
    void thread_wmax_phi_fu_622_p4();
    void thread_wmax_to_int_fu_1130_p1();
    void thread_work_address0();
    void thread_work_address1();
    void thread_work_ce0();
    void thread_work_ce1();
    void thread_work_d0();
    void thread_work_d1();
    void thread_work_we0();
    void thread_work_we1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
