
Projet_V-NOM_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c86c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  0800ca50  0800ca50  0000da50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf68  0800cf68  0000e1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cf68  0800cf68  0000df68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf70  0800cf70  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf70  0800cf70  0000df70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cf74  0800cf74  0000df74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800cf78  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c0  200001d4  0800d14c  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000694  0800d14c  0000e694  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c738  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ab5  00000000  00000000  0002a93c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001850  00000000  00000000  0002e3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d5  00000000  00000000  0002fc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002333d  00000000  00000000  00030f1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cdcf  00000000  00000000  0005425a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0d18  00000000  00000000  00071029  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00151d41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c88  00000000  00000000  00151d84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00159a0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ca34 	.word	0x0800ca34

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800ca34 	.word	0x0800ca34

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08c      	sub	sp, #48	@ 0x30
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2220      	movs	r2, #32
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f008 f9ad 	bl	80093ac <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001052:	4b32      	ldr	r3, [pc, #200]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001054:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001058:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800105a:	4b30      	ldr	r3, [pc, #192]	@ (800111c <MX_ADC1_Init+0xe8>)
 800105c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001060:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001062:	4b2e      	ldr	r3, [pc, #184]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001068:	4b2c      	ldr	r3, [pc, #176]	@ (800111c <MX_ADC1_Init+0xe8>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800106e:	4b2b      	ldr	r3, [pc, #172]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001074:	4b29      	ldr	r3, [pc, #164]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001076:	2200      	movs	r2, #0
 8001078:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800107a:	4b28      	ldr	r3, [pc, #160]	@ (800111c <MX_ADC1_Init+0xe8>)
 800107c:	2204      	movs	r2, #4
 800107e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001080:	4b26      	ldr	r3, [pc, #152]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001082:	2200      	movs	r2, #0
 8001084:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001086:	4b25      	ldr	r3, [pc, #148]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001088:	2200      	movs	r2, #0
 800108a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800108c:	4b23      	ldr	r3, [pc, #140]	@ (800111c <MX_ADC1_Init+0xe8>)
 800108e:	2201      	movs	r2, #1
 8001090:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001092:	4b22      	ldr	r3, [pc, #136]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800109a:	4b20      	ldr	r3, [pc, #128]	@ (800111c <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a0:	4b1e      	ldr	r3, [pc, #120]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ae:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010b4:	4b19      	ldr	r3, [pc, #100]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010bc:	4817      	ldr	r0, [pc, #92]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010be:	f001 fd29 	bl	8002b14 <HAL_ADC_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010c8:	f000 fa1d 	bl	8001506 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010cc:	2300      	movs	r3, #0
 80010ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010d4:	4619      	mov	r1, r3
 80010d6:	4811      	ldr	r0, [pc, #68]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010d8:	f002 fe2e 	bl	8003d38 <HAL_ADCEx_MultiModeConfigChannel>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010e2:	f000 fa10 	bl	8001506 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80010e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001120 <MX_ADC1_Init+0xec>)
 80010e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ea:	2306      	movs	r3, #6
 80010ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010f2:	237f      	movs	r3, #127	@ 0x7f
 80010f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010f6:	2304      	movs	r3, #4
 80010f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4619      	mov	r1, r3
 8001102:	4806      	ldr	r0, [pc, #24]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001104:	f002 f860 	bl	80031c8 <HAL_ADC_ConfigChannel>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800110e:	f000 f9fa 	bl	8001506 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001112:	bf00      	nop
 8001114:	3730      	adds	r7, #48	@ 0x30
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	200001f0 	.word	0x200001f0
 8001120:	0c900008 	.word	0x0c900008

08001124 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b09a      	sub	sp, #104	@ 0x68
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	2244      	movs	r2, #68	@ 0x44
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f008 f931 	bl	80093ac <memset>
  if(adcHandle->Instance==ADC1)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001152:	d134      	bne.n	80011be <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001154:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001158:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800115a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800115e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001160:	f107 0310 	add.w	r3, r7, #16
 8001164:	4618      	mov	r0, r3
 8001166:	f003 ffd3 	bl	8005110 <HAL_RCCEx_PeriphCLKConfig>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001170:	f000 f9c9 	bl	8001506 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001178:	4a13      	ldr	r2, [pc, #76]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 800117a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800117e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001180:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001184:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118c:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001190:	4a0d      	ldr	r2, [pc, #52]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001198:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 800119a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ToF2_Pin|ToF1_Pin;
 80011a4:	2305      	movs	r3, #5
 80011a6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a8:	2303      	movs	r3, #3
 80011aa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011b4:	4619      	mov	r1, r3
 80011b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ba:	f003 f831 	bl	8004220 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011be:	bf00      	nop
 80011c0:	3768      	adds	r7, #104	@ 0x68
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40021000 	.word	0x40021000

080011cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08a      	sub	sp, #40	@ 0x28
 80011d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
 80011e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e2:	4b42      	ldr	r3, [pc, #264]	@ (80012ec <MX_GPIO_Init+0x120>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a41      	ldr	r2, [pc, #260]	@ (80012ec <MX_GPIO_Init+0x120>)
 80011e8:	f043 0304 	orr.w	r3, r3, #4
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b3f      	ldr	r3, [pc, #252]	@ (80012ec <MX_GPIO_Init+0x120>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011fa:	4b3c      	ldr	r3, [pc, #240]	@ (80012ec <MX_GPIO_Init+0x120>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	4a3b      	ldr	r2, [pc, #236]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001200:	f043 0320 	orr.w	r3, r3, #32
 8001204:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001206:	4b39      	ldr	r3, [pc, #228]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	f003 0320 	and.w	r3, r3, #32
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	4b36      	ldr	r3, [pc, #216]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	4a35      	ldr	r2, [pc, #212]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001218:	f043 0301 	orr.w	r3, r3, #1
 800121c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121e:	4b33      	ldr	r3, [pc, #204]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800122a:	4b30      	ldr	r3, [pc, #192]	@ (80012ec <MX_GPIO_Init+0x120>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	4a2f      	ldr	r2, [pc, #188]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001230:	f043 0302 	orr.w	r3, r3, #2
 8001234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001236:	4b2d      	ldr	r3, [pc, #180]	@ (80012ec <MX_GPIO_Init+0x120>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_CSN_Pin|EN_LIDAR_Pin|EN_MOT_Pin, GPIO_PIN_RESET);
 8001242:	2200      	movs	r2, #0
 8001244:	f44f 6141 	mov.w	r1, #3088	@ 0xc10
 8001248:	4829      	ldr	r0, [pc, #164]	@ (80012f0 <MX_GPIO_Init+0x124>)
 800124a:	f003 f96b 	bl	8004524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 800124e:	2200      	movs	r2, #0
 8001250:	2103      	movs	r1, #3
 8001252:	4828      	ldr	r0, [pc, #160]	@ (80012f4 <MX_GPIO_Init+0x128>)
 8001254:	f003 f966 	bl	8004524 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_START_Pin;
 8001258:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800125c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125e:	2300      	movs	r3, #0
 8001260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_START_GPIO_Port, &GPIO_InitStruct);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	4820      	ldr	r0, [pc, #128]	@ (80012f0 <MX_GPIO_Init+0x124>)
 800126e:	f002 ffd7 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = AG_INT1_Pin|AG_INT2_Pin;
 8001272:	2318      	movs	r3, #24
 8001274:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001276:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800127a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800128a:	f002 ffc9 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SPI1_CSN_Pin|EN_LIDAR_Pin|EN_MOT_Pin;
 800128e:	f44f 6341 	mov.w	r3, #3088	@ 0xc10
 8001292:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001294:	2301      	movs	r3, #1
 8001296:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129c:	2300      	movs	r3, #0
 800129e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	4619      	mov	r1, r3
 80012a6:	4812      	ldr	r0, [pc, #72]	@ (80012f0 <MX_GPIO_Init+0x124>)
 80012a8:	f002 ffba 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 80012ac:	2303      	movs	r3, #3
 80012ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b0:	2301      	movs	r3, #1
 80012b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b8:	2300      	movs	r3, #0
 80012ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012bc:	f107 0314 	add.w	r3, r7, #20
 80012c0:	4619      	mov	r1, r3
 80012c2:	480c      	ldr	r0, [pc, #48]	@ (80012f4 <MX_GPIO_Init+0x128>)
 80012c4:	f002 ffac 	bl	8004220 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_MODE_Pin;
 80012c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_MODE_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4805      	ldr	r0, [pc, #20]	@ (80012f4 <MX_GPIO_Init+0x128>)
 80012de:	f002 ff9f 	bl	8004220 <HAL_GPIO_Init>

}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	@ 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40021000 	.word	0x40021000
 80012f0:	48000800 	.word	0x48000800
 80012f4:	48000400 	.word	0x48000400

080012f8 <__io_putchar>:
 * @brief Transmit a character over UART.
 * @param ch: Character to transmit.
 * @retval int: The transmitted character.
 */
int __io_putchar(int ch)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001300:	1d39      	adds	r1, r7, #4
 8001302:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001306:	2201      	movs	r2, #1
 8001308:	4803      	ldr	r0, [pc, #12]	@ (8001318 <__io_putchar+0x20>)
 800130a:	f005 fd88 	bl	8006e1e <HAL_UART_Transmit>

	return ch;
 800130e:	687b      	ldr	r3, [r7, #4]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	2000041c 	.word	0x2000041c

0800131c <HAL_UART_ErrorCallback>:
 * @brief UART error callback.
 * @param huart: Pointer to the UART handle
 * @retval None
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a19      	ldr	r2, [pc, #100]	@ (8001390 <HAL_UART_ErrorCallback+0x74>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d12b      	bne.n	8001386 <HAL_UART_ErrorCallback+0x6a>
	{
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_PE)
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f006 f95c 	bl	80075ec <HAL_UART_GetError>
 8001334:	4603      	mov	r3, r0
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	2b00      	cmp	r3, #0
 800133c:	d002      	beq.n	8001344 <HAL_UART_ErrorCallback+0x28>
			DEBUG_PRINT("Parity Error!\r\n");
 800133e:	4815      	ldr	r0, [pc, #84]	@ (8001394 <HAL_UART_ErrorCallback+0x78>)
 8001340:	f007 ff34 	bl	80091ac <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_NE)
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f006 f951 	bl	80075ec <HAL_UART_GetError>
 800134a:	4603      	mov	r3, r0
 800134c:	f003 0302 	and.w	r3, r3, #2
 8001350:	2b00      	cmp	r3, #0
 8001352:	d002      	beq.n	800135a <HAL_UART_ErrorCallback+0x3e>
			DEBUG_PRINT("Noise Error!\r\n");
 8001354:	4810      	ldr	r0, [pc, #64]	@ (8001398 <HAL_UART_ErrorCallback+0x7c>)
 8001356:	f007 ff29 	bl	80091ac <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_FE)
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f006 f946 	bl	80075ec <HAL_UART_GetError>
 8001360:	4603      	mov	r3, r0
 8001362:	f003 0304 	and.w	r3, r3, #4
 8001366:	2b00      	cmp	r3, #0
 8001368:	d002      	beq.n	8001370 <HAL_UART_ErrorCallback+0x54>
			DEBUG_PRINT("Framing Error!\r\n");
 800136a:	480c      	ldr	r0, [pc, #48]	@ (800139c <HAL_UART_ErrorCallback+0x80>)
 800136c:	f007 ff1e 	bl	80091ac <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_ORE)
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f006 f93b 	bl	80075ec <HAL_UART_GetError>
 8001376:	4603      	mov	r3, r0
 8001378:	f003 0308 	and.w	r3, r3, #8
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <HAL_UART_ErrorCallback+0x6a>
			DEBUG_PRINT("Overrun Error!\r\n");
 8001380:	4807      	ldr	r0, [pc, #28]	@ (80013a0 <HAL_UART_ErrorCallback+0x84>)
 8001382:	f007 ff13 	bl	80091ac <puts>

		//YLIDARX2_RestartDMA(&hlidar);
	}
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40004400 	.word	0x40004400
 8001394:	0800ca50 	.word	0x0800ca50
 8001398:	0800ca60 	.word	0x0800ca60
 800139c:	0800ca70 	.word	0x0800ca70
 80013a0:	0800ca80 	.word	0x0800ca80

080013a4 <test_Motors>:

void test_Motors(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
	Motor_Init(&hMotors, &htim1);
 80013a8:	490a      	ldr	r1, [pc, #40]	@ (80013d4 <test_Motors+0x30>)
 80013aa:	480b      	ldr	r0, [pc, #44]	@ (80013d8 <test_Motors+0x34>)
 80013ac:	f000 ff66 	bl	800227c <Motor_Init>

	hMotors.mode_mot1 = FORWARD_MODE;
 80013b0:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <test_Motors+0x34>)
 80013b2:	2202      	movs	r2, #2
 80013b4:	701a      	strb	r2, [r3, #0]
	hMotors.mode_mot2 = FORWARD_MODE;
 80013b6:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <test_Motors+0x34>)
 80013b8:	2202      	movs	r2, #2
 80013ba:	705a      	strb	r2, [r3, #1]
	Motor_SetMode(&hMotors);
 80013bc:	4806      	ldr	r0, [pc, #24]	@ (80013d8 <test_Motors+0x34>)
 80013be:	f000 ffad 	bl	800231c <Motor_SetMode>
	Motor_SetSpeed_percent(&hMotors, 90.0, 90.0);
 80013c2:	eddf 0a06 	vldr	s1, [pc, #24]	@ 80013dc <test_Motors+0x38>
 80013c6:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 80013dc <test_Motors+0x38>
 80013ca:	4803      	ldr	r0, [pc, #12]	@ (80013d8 <test_Motors+0x34>)
 80013cc:	f001 f826 	bl	800241c <Motor_SetSpeed_percent>
}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	20000338 	.word	0x20000338
 80013d8:	2000025c 	.word	0x2000025c
 80013dc:	42b40000 	.word	0x42b40000

080013e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013e4:	f001 f8ac 	bl	8002540 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013e8:	f000 f842 	bl	8001470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ec:	f7ff feee 	bl	80011cc <MX_GPIO_Init>
  MX_SPI1_Init();
 80013f0:	f000 f890 	bl	8001514 <MX_SPI1_Init>
  MX_TIM1_Init();
 80013f4:	f000 fa44 	bl	8001880 <MX_TIM1_Init>
  MX_TIM3_Init();
 80013f8:	f000 fb0a 	bl	8001a10 <MX_TIM3_Init>
  MX_TIM4_Init();
 80013fc:	f000 fb5e 	bl	8001abc <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001400:	f000 fcea 	bl	8001dd8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001404:	f000 fc9c 	bl	8001d40 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001408:	f7ff fe14 	bl	8001034 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	printf("\r\n*** Waking up V-NOM ***\r\n");
 800140c:	4813      	ldr	r0, [pc, #76]	@ (800145c <main+0x7c>)
 800140e:	f007 fecd 	bl	80091ac <puts>
	//printf("%s", jumbo_logo_msg);

	/* Motors test & initialization */
	test_Motors();
 8001412:	f7ff ffc7 	bl	80013a4 <test_Motors>
	/* YLIDAR X2 Initialization with DMA *
	LIDAR_RX_GPIO_Port->PUPDR = GPIO_PULLUP;
	YLIDARX2_InitDMA(&hlidar, &huart2);*/

	/* ToF sensors Initialization */
	GP2Y0A41SK0F_Init(&hTof);
 8001416:	4812      	ldr	r0, [pc, #72]	@ (8001460 <main+0x80>)
 8001418:	f000 fe10 	bl	800203c <GP2Y0A41SK0F_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		/* ToF test */
		GP2Y0A41SK0F_get_distance(&hTof);
 800141c:	4810      	ldr	r0, [pc, #64]	@ (8001460 <main+0x80>)
 800141e:	f000 fea3 	bl	8002168 <GP2Y0A41SK0F_get_distance>
		//printf("ToF1 distance: %d mm, ToF2 distance: %d mm\r\n", hTof.distance_tof1, hTof.distance_tof2);

		/* Motors test */
		Motor_SetSpeed_percent(&hMotors,
				(hTof.distance_tof2 > 40 ? 0 : 100),
 8001422:	4b0f      	ldr	r3, [pc, #60]	@ (8001460 <main+0x80>)
 8001424:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
		Motor_SetSpeed_percent(&hMotors,
 8001426:	2b28      	cmp	r3, #40	@ 0x28
 8001428:	dd02      	ble.n	8001430 <main+0x50>
 800142a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8001464 <main+0x84>
 800142e:	e001      	b.n	8001434 <main+0x54>
 8001430:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8001468 <main+0x88>
				(hTof.distance_tof1 > 40 ? 0 : 100));
 8001434:	4b0a      	ldr	r3, [pc, #40]	@ (8001460 <main+0x80>)
 8001436:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
		Motor_SetSpeed_percent(&hMotors,
 8001438:	2b28      	cmp	r3, #40	@ 0x28
 800143a:	dd02      	ble.n	8001442 <main+0x62>
 800143c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001464 <main+0x84>
 8001440:	e001      	b.n	8001446 <main+0x66>
 8001442:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001468 <main+0x88>
 8001446:	eef0 0a47 	vmov.f32	s1, s14
 800144a:	eeb0 0a67 	vmov.f32	s0, s15
 800144e:	4807      	ldr	r0, [pc, #28]	@ (800146c <main+0x8c>)
 8001450:	f000 ffe4 	bl	800241c <Motor_SetSpeed_percent>
		//printf("Mot1 speed: %d, Mot2 speed: %d\r\n", hMotors.current_speed1, hMotors.current_speed2);
		Motor_UpdateSpeed(&hMotors);
 8001454:	4805      	ldr	r0, [pc, #20]	@ (800146c <main+0x8c>)
 8001456:	f001 f829 	bl	80024ac <Motor_UpdateSpeed>
		GP2Y0A41SK0F_get_distance(&hTof);
 800145a:	e7df      	b.n	800141c <main+0x3c>
 800145c:	0800ca90 	.word	0x0800ca90
 8001460:	2000027c 	.word	0x2000027c
 8001464:	00000000 	.word	0x00000000
 8001468:	42c80000 	.word	0x42c80000
 800146c:	2000025c 	.word	0x2000025c

08001470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b094      	sub	sp, #80	@ 0x50
 8001474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001476:	f107 0318 	add.w	r3, r7, #24
 800147a:	2238      	movs	r2, #56	@ 0x38
 800147c:	2100      	movs	r1, #0
 800147e:	4618      	mov	r0, r3
 8001480:	f007 ff94 	bl	80093ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	605a      	str	r2, [r3, #4]
 800148c:	609a      	str	r2, [r3, #8]
 800148e:	60da      	str	r2, [r3, #12]
 8001490:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001492:	2000      	movs	r0, #0
 8001494:	f003 f85e 	bl	8004554 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001498:	2302      	movs	r3, #2
 800149a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800149c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014a2:	2340      	movs	r3, #64	@ 0x40
 80014a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a6:	2302      	movs	r3, #2
 80014a8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014aa:	2302      	movs	r3, #2
 80014ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80014ae:	2304      	movs	r3, #4
 80014b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80014b2:	2355      	movs	r3, #85	@ 0x55
 80014b4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014b6:	2302      	movs	r3, #2
 80014b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014ba:	2302      	movs	r3, #2
 80014bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014be:	2302      	movs	r3, #2
 80014c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c2:	f107 0318 	add.w	r3, r7, #24
 80014c6:	4618      	mov	r0, r3
 80014c8:	f003 f8f8 	bl	80046bc <HAL_RCC_OscConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80014d2:	f000 f818 	bl	8001506 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d6:	230f      	movs	r3, #15
 80014d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014da:	2303      	movs	r3, #3
 80014dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014e2:	2300      	movs	r3, #0
 80014e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	2104      	movs	r1, #4
 80014ee:	4618      	mov	r0, r3
 80014f0:	f003 fbf6 	bl	8004ce0 <HAL_RCC_ClockConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80014fa:	f000 f804 	bl	8001506 <Error_Handler>
  }
}
 80014fe:	bf00      	nop
 8001500:	3750      	adds	r7, #80	@ 0x50
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800150a:	b672      	cpsid	i
}
 800150c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800150e:	bf00      	nop
 8001510:	e7fd      	b.n	800150e <Error_Handler+0x8>
	...

08001514 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001518:	4b1b      	ldr	r3, [pc, #108]	@ (8001588 <MX_SPI1_Init+0x74>)
 800151a:	4a1c      	ldr	r2, [pc, #112]	@ (800158c <MX_SPI1_Init+0x78>)
 800151c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800151e:	4b1a      	ldr	r3, [pc, #104]	@ (8001588 <MX_SPI1_Init+0x74>)
 8001520:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001524:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001526:	4b18      	ldr	r3, [pc, #96]	@ (8001588 <MX_SPI1_Init+0x74>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800152c:	4b16      	ldr	r3, [pc, #88]	@ (8001588 <MX_SPI1_Init+0x74>)
 800152e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001532:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001534:	4b14      	ldr	r3, [pc, #80]	@ (8001588 <MX_SPI1_Init+0x74>)
 8001536:	2200      	movs	r2, #0
 8001538:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800153a:	4b13      	ldr	r3, [pc, #76]	@ (8001588 <MX_SPI1_Init+0x74>)
 800153c:	2200      	movs	r2, #0
 800153e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001540:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <MX_SPI1_Init+0x74>)
 8001542:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001546:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001548:	4b0f      	ldr	r3, [pc, #60]	@ (8001588 <MX_SPI1_Init+0x74>)
 800154a:	2228      	movs	r2, #40	@ 0x28
 800154c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800154e:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <MX_SPI1_Init+0x74>)
 8001550:	2200      	movs	r2, #0
 8001552:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001554:	4b0c      	ldr	r3, [pc, #48]	@ (8001588 <MX_SPI1_Init+0x74>)
 8001556:	2200      	movs	r2, #0
 8001558:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800155a:	4b0b      	ldr	r3, [pc, #44]	@ (8001588 <MX_SPI1_Init+0x74>)
 800155c:	2200      	movs	r2, #0
 800155e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001560:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <MX_SPI1_Init+0x74>)
 8001562:	2207      	movs	r2, #7
 8001564:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001566:	4b08      	ldr	r3, [pc, #32]	@ (8001588 <MX_SPI1_Init+0x74>)
 8001568:	2200      	movs	r2, #0
 800156a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800156c:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <MX_SPI1_Init+0x74>)
 800156e:	2208      	movs	r2, #8
 8001570:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001572:	4805      	ldr	r0, [pc, #20]	@ (8001588 <MX_SPI1_Init+0x74>)
 8001574:	f003 ffbc 	bl	80054f0 <HAL_SPI_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800157e:	f7ff ffc2 	bl	8001506 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	200002d0 	.word	0x200002d0
 800158c:	40013000 	.word	0x40013000

08001590 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	@ 0x28
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a17      	ldr	r2, [pc, #92]	@ (800160c <HAL_SPI_MspInit+0x7c>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d128      	bne.n	8001604 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015b2:	4b17      	ldr	r3, [pc, #92]	@ (8001610 <HAL_SPI_MspInit+0x80>)
 80015b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015b6:	4a16      	ldr	r2, [pc, #88]	@ (8001610 <HAL_SPI_MspInit+0x80>)
 80015b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80015be:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <HAL_SPI_MspInit+0x80>)
 80015c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ca:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <HAL_SPI_MspInit+0x80>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	4a10      	ldr	r2, [pc, #64]	@ (8001610 <HAL_SPI_MspInit+0x80>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <HAL_SPI_MspInit+0x80>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80015e2:	23e0      	movs	r3, #224	@ 0xe0
 80015e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e6:	2302      	movs	r3, #2
 80015e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ee:	2300      	movs	r3, #0
 80015f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80015f2:	2305      	movs	r3, #5
 80015f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4619      	mov	r1, r3
 80015fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001600:	f002 fe0e 	bl	8004220 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001604:	bf00      	nop
 8001606:	3728      	adds	r7, #40	@ 0x28
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40013000 	.word	0x40013000
 8001610:	40021000 	.word	0x40021000

08001614 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161a:	4b0f      	ldr	r3, [pc, #60]	@ (8001658 <HAL_MspInit+0x44>)
 800161c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800161e:	4a0e      	ldr	r2, [pc, #56]	@ (8001658 <HAL_MspInit+0x44>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6613      	str	r3, [r2, #96]	@ 0x60
 8001626:	4b0c      	ldr	r3, [pc, #48]	@ (8001658 <HAL_MspInit+0x44>)
 8001628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	607b      	str	r3, [r7, #4]
 8001630:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001632:	4b09      	ldr	r3, [pc, #36]	@ (8001658 <HAL_MspInit+0x44>)
 8001634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001636:	4a08      	ldr	r2, [pc, #32]	@ (8001658 <HAL_MspInit+0x44>)
 8001638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800163c:	6593      	str	r3, [r2, #88]	@ 0x58
 800163e:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <HAL_MspInit+0x44>)
 8001640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001646:	603b      	str	r3, [r7, #0]
 8001648:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800164a:	f003 f827 	bl	800469c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40021000 	.word	0x40021000

0800165c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <NMI_Handler+0x4>

08001664 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <HardFault_Handler+0x4>

0800166c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <MemManage_Handler+0x4>

08001674 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <BusFault_Handler+0x4>

0800167c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <UsageFault_Handler+0x4>

08001684 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001692:	b480      	push	{r7}
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001696:	bf00      	nop
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ae:	b580      	push	{r7, lr}
 80016b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016b2:	f000 ff97 	bl	80025e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
	...

080016bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016c0:	4802      	ldr	r0, [pc, #8]	@ (80016cc <USART2_IRQHandler+0x10>)
 80016c2:	f005 fc3b 	bl	8006f3c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200004b0 	.word	0x200004b0

080016d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  return 1;
 80016d4:	2301      	movs	r3, #1
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <_kill>:

int _kill(int pid, int sig)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016ea:	f007 feb1 	bl	8009450 <__errno>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2216      	movs	r2, #22
 80016f2:	601a      	str	r2, [r3, #0]
  return -1;
 80016f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <_exit>:

void _exit (int status)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001708:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff ffe7 	bl	80016e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001712:	bf00      	nop
 8001714:	e7fd      	b.n	8001712 <_exit+0x12>

08001716 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b086      	sub	sp, #24
 800171a:	af00      	add	r7, sp, #0
 800171c:	60f8      	str	r0, [r7, #12]
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001722:	2300      	movs	r3, #0
 8001724:	617b      	str	r3, [r7, #20]
 8001726:	e00a      	b.n	800173e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001728:	f3af 8000 	nop.w
 800172c:	4601      	mov	r1, r0
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	1c5a      	adds	r2, r3, #1
 8001732:	60ba      	str	r2, [r7, #8]
 8001734:	b2ca      	uxtb	r2, r1
 8001736:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	3301      	adds	r3, #1
 800173c:	617b      	str	r3, [r7, #20]
 800173e:	697a      	ldr	r2, [r7, #20]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	429a      	cmp	r2, r3
 8001744:	dbf0      	blt.n	8001728 <_read+0x12>
  }

  return len;
 8001746:	687b      	ldr	r3, [r7, #4]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3718      	adds	r7, #24
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	60b9      	str	r1, [r7, #8]
 800175a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	e009      	b.n	8001776 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	1c5a      	adds	r2, r3, #1
 8001766:	60ba      	str	r2, [r7, #8]
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fdc4 	bl	80012f8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	3301      	adds	r3, #1
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	697a      	ldr	r2, [r7, #20]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	429a      	cmp	r2, r3
 800177c:	dbf1      	blt.n	8001762 <_write+0x12>
  }
  return len;
 800177e:	687b      	ldr	r3, [r7, #4]
}
 8001780:	4618      	mov	r0, r3
 8001782:	3718      	adds	r7, #24
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <_close>:

int _close(int file)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001790:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001794:	4618      	mov	r0, r3
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017b0:	605a      	str	r2, [r3, #4]
  return 0;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <_isatty>:

int _isatty(int file)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017c8:	2301      	movs	r3, #1
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017d6:	b480      	push	{r7}
 80017d8:	b085      	sub	sp, #20
 80017da:	af00      	add	r7, sp, #0
 80017dc:	60f8      	str	r0, [r7, #12]
 80017de:	60b9      	str	r1, [r7, #8]
 80017e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f8:	4a14      	ldr	r2, [pc, #80]	@ (800184c <_sbrk+0x5c>)
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <_sbrk+0x60>)
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001804:	4b13      	ldr	r3, [pc, #76]	@ (8001854 <_sbrk+0x64>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d102      	bne.n	8001812 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800180c:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <_sbrk+0x64>)
 800180e:	4a12      	ldr	r2, [pc, #72]	@ (8001858 <_sbrk+0x68>)
 8001810:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001812:	4b10      	ldr	r3, [pc, #64]	@ (8001854 <_sbrk+0x64>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4413      	add	r3, r2
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	429a      	cmp	r2, r3
 800181e:	d207      	bcs.n	8001830 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001820:	f007 fe16 	bl	8009450 <__errno>
 8001824:	4603      	mov	r3, r0
 8001826:	220c      	movs	r2, #12
 8001828:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800182a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800182e:	e009      	b.n	8001844 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001830:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <_sbrk+0x64>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001836:	4b07      	ldr	r3, [pc, #28]	@ (8001854 <_sbrk+0x64>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4413      	add	r3, r2
 800183e:	4a05      	ldr	r2, [pc, #20]	@ (8001854 <_sbrk+0x64>)
 8001840:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001842:	68fb      	ldr	r3, [r7, #12]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3718      	adds	r7, #24
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20008000 	.word	0x20008000
 8001850:	00000400 	.word	0x00000400
 8001854:	20000334 	.word	0x20000334
 8001858:	20000698 	.word	0x20000698

0800185c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001860:	4b06      	ldr	r3, [pc, #24]	@ (800187c <SystemInit+0x20>)
 8001862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001866:	4a05      	ldr	r2, [pc, #20]	@ (800187c <SystemInit+0x20>)
 8001868:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800186c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b09c      	sub	sp, #112	@ 0x70
 8001884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001886:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800188a:	2200      	movs	r2, #0
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	609a      	str	r2, [r3, #8]
 8001892:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001894:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]
 800189c:	605a      	str	r2, [r3, #4]
 800189e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018a0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
 80018b0:	615a      	str	r2, [r3, #20]
 80018b2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018b4:	1d3b      	adds	r3, r7, #4
 80018b6:	2234      	movs	r2, #52	@ 0x34
 80018b8:	2100      	movs	r1, #0
 80018ba:	4618      	mov	r0, r3
 80018bc:	f007 fd76 	bl	80093ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018c0:	4b51      	ldr	r3, [pc, #324]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80018c2:	4a52      	ldr	r2, [pc, #328]	@ (8001a0c <MX_TIM1_Init+0x18c>)
 80018c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018c6:	4b50      	ldr	r3, [pc, #320]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018cc:	4b4e      	ldr	r3, [pc, #312]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80018d2:	4b4d      	ldr	r3, [pc, #308]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80018d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018d8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018da:	4b4b      	ldr	r3, [pc, #300]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80018dc:	2200      	movs	r2, #0
 80018de:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018e0:	4b49      	ldr	r3, [pc, #292]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e6:	4b48      	ldr	r3, [pc, #288]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018ec:	4846      	ldr	r0, [pc, #280]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80018ee:	f003 feaa 	bl	8005646 <HAL_TIM_Base_Init>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80018f8:	f7ff fe05 	bl	8001506 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001900:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001902:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001906:	4619      	mov	r1, r3
 8001908:	483f      	ldr	r0, [pc, #252]	@ (8001a08 <MX_TIM1_Init+0x188>)
 800190a:	f004 faa5 	bl	8005e58 <HAL_TIM_ConfigClockSource>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001914:	f7ff fdf7 	bl	8001506 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001918:	483b      	ldr	r0, [pc, #236]	@ (8001a08 <MX_TIM1_Init+0x188>)
 800191a:	f003 feeb 	bl	80056f4 <HAL_TIM_PWM_Init>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001924:	f7ff fdef 	bl	8001506 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001928:	2300      	movs	r3, #0
 800192a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800192c:	2300      	movs	r3, #0
 800192e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001930:	2300      	movs	r3, #0
 8001932:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001934:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001938:	4619      	mov	r1, r3
 800193a:	4833      	ldr	r0, [pc, #204]	@ (8001a08 <MX_TIM1_Init+0x188>)
 800193c:	f005 f8ec 	bl	8006b18 <HAL_TIMEx_MasterConfigSynchronization>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001946:	f7ff fdde 	bl	8001506 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800194a:	2360      	movs	r3, #96	@ 0x60
 800194c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800194e:	2300      	movs	r3, #0
 8001950:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001952:	2300      	movs	r3, #0
 8001954:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001956:	2300      	movs	r3, #0
 8001958:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800195a:	2300      	movs	r3, #0
 800195c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800195e:	2300      	movs	r3, #0
 8001960:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001962:	2300      	movs	r3, #0
 8001964:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001966:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800196a:	2200      	movs	r2, #0
 800196c:	4619      	mov	r1, r3
 800196e:	4826      	ldr	r0, [pc, #152]	@ (8001a08 <MX_TIM1_Init+0x188>)
 8001970:	f004 f95e 	bl	8005c30 <HAL_TIM_PWM_ConfigChannel>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800197a:	f7ff fdc4 	bl	8001506 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800197e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001982:	2204      	movs	r2, #4
 8001984:	4619      	mov	r1, r3
 8001986:	4820      	ldr	r0, [pc, #128]	@ (8001a08 <MX_TIM1_Init+0x188>)
 8001988:	f004 f952 	bl	8005c30 <HAL_TIM_PWM_ConfigChannel>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001992:	f7ff fdb8 	bl	8001506 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001996:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800199a:	2208      	movs	r2, #8
 800199c:	4619      	mov	r1, r3
 800199e:	481a      	ldr	r0, [pc, #104]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80019a0:	f004 f946 	bl	8005c30 <HAL_TIM_PWM_ConfigChannel>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80019aa:	f7ff fdac 	bl	8001506 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019b2:	2300      	movs	r3, #0
 80019b4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019b6:	2300      	movs	r3, #0
 80019b8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019be:	2300      	movs	r3, #0
 80019c0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019c6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80019cc:	2300      	movs	r3, #0
 80019ce:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80019d0:	2300      	movs	r3, #0
 80019d2:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80019d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80019da:	2300      	movs	r3, #0
 80019dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80019de:	2300      	movs	r3, #0
 80019e0:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019e2:	2300      	movs	r3, #0
 80019e4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4619      	mov	r1, r3
 80019ea:	4807      	ldr	r0, [pc, #28]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80019ec:	f005 f916 	bl	8006c1c <HAL_TIMEx_ConfigBreakDeadTime>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 80019f6:	f7ff fd86 	bl	8001506 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019fa:	4803      	ldr	r0, [pc, #12]	@ (8001a08 <MX_TIM1_Init+0x188>)
 80019fc:	f000 f94a 	bl	8001c94 <HAL_TIM_MspPostInit>

}
 8001a00:	bf00      	nop
 8001a02:	3770      	adds	r7, #112	@ 0x70
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	20000338 	.word	0x20000338
 8001a0c:	40012c00 	.word	0x40012c00

08001a10 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08c      	sub	sp, #48	@ 0x30
 8001a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a16:	f107 030c 	add.w	r3, r7, #12
 8001a1a:	2224      	movs	r2, #36	@ 0x24
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f007 fcc4 	bl	80093ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a24:	463b      	mov	r3, r7
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a2e:	4b21      	ldr	r3, [pc, #132]	@ (8001ab4 <MX_TIM3_Init+0xa4>)
 8001a30:	4a21      	ldr	r2, [pc, #132]	@ (8001ab8 <MX_TIM3_Init+0xa8>)
 8001a32:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a34:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab4 <MX_TIM3_Init+0xa4>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab4 <MX_TIM3_Init+0xa4>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a40:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab4 <MX_TIM3_Init+0xa4>)
 8001a42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a46:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a48:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab4 <MX_TIM3_Init+0xa4>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a4e:	4b19      	ldr	r3, [pc, #100]	@ (8001ab4 <MX_TIM3_Init+0xa4>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a54:	2301      	movs	r3, #1
 8001a56:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a60:	2300      	movs	r3, #0
 8001a62:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a70:	2300      	movs	r3, #0
 8001a72:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a74:	2300      	movs	r3, #0
 8001a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	480d      	ldr	r0, [pc, #52]	@ (8001ab4 <MX_TIM3_Init+0xa4>)
 8001a80:	f004 f830 	bl	8005ae4 <HAL_TIM_Encoder_Init>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001a8a:	f7ff fd3c 	bl	8001506 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a96:	463b      	mov	r3, r7
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4806      	ldr	r0, [pc, #24]	@ (8001ab4 <MX_TIM3_Init+0xa4>)
 8001a9c:	f005 f83c 	bl	8006b18 <HAL_TIMEx_MasterConfigSynchronization>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001aa6:	f7ff fd2e 	bl	8001506 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001aaa:	bf00      	nop
 8001aac:	3730      	adds	r7, #48	@ 0x30
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000384 	.word	0x20000384
 8001ab8:	40000400 	.word	0x40000400

08001abc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08c      	sub	sp, #48	@ 0x30
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	2224      	movs	r2, #36	@ 0x24
 8001ac8:	2100      	movs	r1, #0
 8001aca:	4618      	mov	r0, r3
 8001acc:	f007 fc6e 	bl	80093ac <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad0:	463b      	mov	r3, r7
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	605a      	str	r2, [r3, #4]
 8001ad8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ada:	4b21      	ldr	r3, [pc, #132]	@ (8001b60 <MX_TIM4_Init+0xa4>)
 8001adc:	4a21      	ldr	r2, [pc, #132]	@ (8001b64 <MX_TIM4_Init+0xa8>)
 8001ade:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b60 <MX_TIM4_Init+0xa4>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae6:	4b1e      	ldr	r3, [pc, #120]	@ (8001b60 <MX_TIM4_Init+0xa4>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001aec:	4b1c      	ldr	r3, [pc, #112]	@ (8001b60 <MX_TIM4_Init+0xa4>)
 8001aee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001af2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b60 <MX_TIM4_Init+0xa4>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001afa:	4b19      	ldr	r3, [pc, #100]	@ (8001b60 <MX_TIM4_Init+0xa4>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b00:	2301      	movs	r3, #1
 8001b02:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b04:	2300      	movs	r3, #0
 8001b06:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b14:	2300      	movs	r3, #0
 8001b16:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001b24:	f107 030c 	add.w	r3, r7, #12
 8001b28:	4619      	mov	r1, r3
 8001b2a:	480d      	ldr	r0, [pc, #52]	@ (8001b60 <MX_TIM4_Init+0xa4>)
 8001b2c:	f003 ffda 	bl	8005ae4 <HAL_TIM_Encoder_Init>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001b36:	f7ff fce6 	bl	8001506 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b42:	463b      	mov	r3, r7
 8001b44:	4619      	mov	r1, r3
 8001b46:	4806      	ldr	r0, [pc, #24]	@ (8001b60 <MX_TIM4_Init+0xa4>)
 8001b48:	f004 ffe6 	bl	8006b18 <HAL_TIMEx_MasterConfigSynchronization>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001b52:	f7ff fcd8 	bl	8001506 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b56:	bf00      	nop
 8001b58:	3730      	adds	r7, #48	@ 0x30
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200003d0 	.word	0x200003d0
 8001b64:	40000800 	.word	0x40000800

08001b68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba0 <HAL_TIM_Base_MspInit+0x38>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d10b      	bne.n	8001b92 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <HAL_TIM_Base_MspInit+0x3c>)
 8001b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b7e:	4a09      	ldr	r2, [pc, #36]	@ (8001ba4 <HAL_TIM_Base_MspInit+0x3c>)
 8001b80:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b84:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b86:	4b07      	ldr	r3, [pc, #28]	@ (8001ba4 <HAL_TIM_Base_MspInit+0x3c>)
 8001b88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001b92:	bf00      	nop
 8001b94:	3714      	adds	r7, #20
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	40012c00 	.word	0x40012c00
 8001ba4:	40021000 	.word	0x40021000

08001ba8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08c      	sub	sp, #48	@ 0x30
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 031c 	add.w	r3, r7, #28
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a2f      	ldr	r2, [pc, #188]	@ (8001c84 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d128      	bne.n	8001c1c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bca:	4b2f      	ldr	r3, [pc, #188]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bce:	4a2e      	ldr	r2, [pc, #184]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001bd0:	f043 0302 	orr.w	r3, r3, #2
 8001bd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001bd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	61bb      	str	r3, [r7, #24]
 8001be0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be2:	4b29      	ldr	r3, [pc, #164]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001be4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be6:	4a28      	ldr	r2, [pc, #160]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001be8:	f043 0302 	orr.w	r3, r3, #2
 8001bec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bee:	4b26      	ldr	r3, [pc, #152]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	617b      	str	r3, [r7, #20]
 8001bf8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001bfa:	2330      	movs	r3, #48	@ 0x30
 8001bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c06:	2300      	movs	r3, #0
 8001c08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0e:	f107 031c 	add.w	r3, r7, #28
 8001c12:	4619      	mov	r1, r3
 8001c14:	481d      	ldr	r0, [pc, #116]	@ (8001c8c <HAL_TIM_Encoder_MspInit+0xe4>)
 8001c16:	f002 fb03 	bl	8004220 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001c1a:	e02e      	b.n	8001c7a <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM4)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a1b      	ldr	r2, [pc, #108]	@ (8001c90 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d129      	bne.n	8001c7a <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c26:	4b18      	ldr	r3, [pc, #96]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c2a:	4a17      	ldr	r2, [pc, #92]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c2c:	f043 0304 	orr.w	r3, r3, #4
 8001c30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c32:	4b15      	ldr	r3, [pc, #84]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c36:	f003 0304 	and.w	r3, r3, #4
 8001c3a:	613b      	str	r3, [r7, #16]
 8001c3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3e:	4b12      	ldr	r3, [pc, #72]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c42:	4a11      	ldr	r2, [pc, #68]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001c88 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001c56:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001c68:	230a      	movs	r3, #10
 8001c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6c:	f107 031c 	add.w	r3, r7, #28
 8001c70:	4619      	mov	r1, r3
 8001c72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c76:	f002 fad3 	bl	8004220 <HAL_GPIO_Init>
}
 8001c7a:	bf00      	nop
 8001c7c:	3730      	adds	r7, #48	@ 0x30
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40000400 	.word	0x40000400
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	48000400 	.word	0x48000400
 8001c90:	40000800 	.word	0x40000800

08001c94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08a      	sub	sp, #40	@ 0x28
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	609a      	str	r2, [r3, #8]
 8001ca8:	60da      	str	r2, [r3, #12]
 8001caa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a20      	ldr	r2, [pc, #128]	@ (8001d34 <HAL_TIM_MspPostInit+0xa0>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d13a      	bne.n	8001d2c <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb6:	4b20      	ldr	r3, [pc, #128]	@ (8001d38 <HAL_TIM_MspPostInit+0xa4>)
 8001cb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cba:	4a1f      	ldr	r2, [pc, #124]	@ (8001d38 <HAL_TIM_MspPostInit+0xa4>)
 8001cbc:	f043 0302 	orr.w	r3, r3, #2
 8001cc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d38 <HAL_TIM_MspPostInit+0xa4>)
 8001cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	613b      	str	r3, [r7, #16]
 8001ccc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cce:	4b1a      	ldr	r3, [pc, #104]	@ (8001d38 <HAL_TIM_MspPostInit+0xa4>)
 8001cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd2:	4a19      	ldr	r2, [pc, #100]	@ (8001d38 <HAL_TIM_MspPostInit+0xa4>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cda:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <HAL_TIM_MspPostInit+0xa4>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    PB14     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001ce6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cec:	2302      	movs	r3, #2
 8001cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001cf8:	2306      	movs	r3, #6
 8001cfa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cfc:	f107 0314 	add.w	r3, r7, #20
 8001d00:	4619      	mov	r1, r3
 8001d02:	480e      	ldr	r0, [pc, #56]	@ (8001d3c <HAL_TIM_MspPostInit+0xa8>)
 8001d04:	f002 fa8c 	bl	8004220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001d08:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001d0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d12:	2300      	movs	r3, #0
 8001d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d16:	2300      	movs	r3, #0
 8001d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d1a:	2306      	movs	r3, #6
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1e:	f107 0314 	add.w	r3, r7, #20
 8001d22:	4619      	mov	r1, r3
 8001d24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d28:	f002 fa7a 	bl	8004220 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d2c:	bf00      	nop
 8001d2e:	3728      	adds	r7, #40	@ 0x28
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40012c00 	.word	0x40012c00
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	48000400 	.word	0x48000400

08001d40 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d44:	4b22      	ldr	r3, [pc, #136]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d46:	4a23      	ldr	r2, [pc, #140]	@ (8001dd4 <MX_USART1_UART_Init+0x94>)
 8001d48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d4a:	4b21      	ldr	r3, [pc, #132]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d52:	4b1f      	ldr	r3, [pc, #124]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d58:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d64:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d66:	220c      	movs	r2, #12
 8001d68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d6a:	4b19      	ldr	r3, [pc, #100]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d70:	4b17      	ldr	r3, [pc, #92]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d76:	4b16      	ldr	r3, [pc, #88]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d7c:	4b14      	ldr	r3, [pc, #80]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d82:	4b13      	ldr	r3, [pc, #76]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d88:	4811      	ldr	r0, [pc, #68]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d8a:	f004 fff8 	bl	8006d7e <HAL_UART_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001d94:	f7ff fbb7 	bl	8001506 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d98:	2100      	movs	r1, #0
 8001d9a:	480d      	ldr	r0, [pc, #52]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001d9c:	f006 f9b7 	bl	800810e <HAL_UARTEx_SetTxFifoThreshold>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001da6:	f7ff fbae 	bl	8001506 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001daa:	2100      	movs	r1, #0
 8001dac:	4808      	ldr	r0, [pc, #32]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001dae:	f006 f9ec 	bl	800818a <HAL_UARTEx_SetRxFifoThreshold>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001db8:	f7ff fba5 	bl	8001506 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001dbc:	4804      	ldr	r0, [pc, #16]	@ (8001dd0 <MX_USART1_UART_Init+0x90>)
 8001dbe:	f006 f96d 	bl	800809c <HAL_UARTEx_DisableFifoMode>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001dc8:	f7ff fb9d 	bl	8001506 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dcc:	bf00      	nop
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	2000041c 	.word	0x2000041c
 8001dd4:	40013800 	.word	0x40013800

08001dd8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ddc:	4b22      	ldr	r3, [pc, #136]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001dde:	4a23      	ldr	r2, [pc, #140]	@ (8001e6c <MX_USART2_UART_Init+0x94>)
 8001de0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001de2:	4b21      	ldr	r3, [pc, #132]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001de4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001de8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dea:	4b1f      	ldr	r3, [pc, #124]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001df0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001df6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8001dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001dfe:	2204      	movs	r2, #4
 8001e00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e02:	4b19      	ldr	r3, [pc, #100]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e08:	4b17      	ldr	r3, [pc, #92]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e0e:	4b16      	ldr	r3, [pc, #88]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e14:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e1a:	4b13      	ldr	r3, [pc, #76]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e20:	4811      	ldr	r0, [pc, #68]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001e22:	f004 ffac 	bl	8006d7e <HAL_UART_Init>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001e2c:	f7ff fb6b 	bl	8001506 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e30:	2100      	movs	r1, #0
 8001e32:	480d      	ldr	r0, [pc, #52]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001e34:	f006 f96b 	bl	800810e <HAL_UARTEx_SetTxFifoThreshold>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001e3e:	f7ff fb62 	bl	8001506 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e42:	2100      	movs	r1, #0
 8001e44:	4808      	ldr	r0, [pc, #32]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001e46:	f006 f9a0 	bl	800818a <HAL_UARTEx_SetRxFifoThreshold>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001e50:	f7ff fb59 	bl	8001506 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001e54:	4804      	ldr	r0, [pc, #16]	@ (8001e68 <MX_USART2_UART_Init+0x90>)
 8001e56:	f006 f921 	bl	800809c <HAL_UARTEx_DisableFifoMode>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001e60:	f7ff fb51 	bl	8001506 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e64:	bf00      	nop
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	200004b0 	.word	0x200004b0
 8001e6c:	40004400 	.word	0x40004400

08001e70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b09e      	sub	sp, #120	@ 0x78
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e88:	f107 0320 	add.w	r3, r7, #32
 8001e8c:	2244      	movs	r2, #68	@ 0x44
 8001e8e:	2100      	movs	r1, #0
 8001e90:	4618      	mov	r0, r3
 8001e92:	f007 fa8b 	bl	80093ac <memset>
  if(uartHandle->Instance==USART1)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a4f      	ldr	r2, [pc, #316]	@ (8001fd8 <HAL_UART_MspInit+0x168>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d136      	bne.n	8001f0e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ea8:	f107 0320 	add.w	r3, r7, #32
 8001eac:	4618      	mov	r0, r3
 8001eae:	f003 f92f 	bl	8005110 <HAL_RCCEx_PeriphCLKConfig>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d001      	beq.n	8001ebc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001eb8:	f7ff fb25 	bl	8001506 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ebc:	4b47      	ldr	r3, [pc, #284]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001ebe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec0:	4a46      	ldr	r2, [pc, #280]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001ec2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ec6:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ec8:	4b44      	ldr	r3, [pc, #272]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001eca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ecc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ed0:	61fb      	str	r3, [r7, #28]
 8001ed2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed4:	4b41      	ldr	r3, [pc, #260]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001ed6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed8:	4a40      	ldr	r2, [pc, #256]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001eda:	f043 0302 	orr.w	r3, r3, #2
 8001ede:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ee0:	4b3e      	ldr	r3, [pc, #248]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee4:	f003 0302 	and.w	r3, r3, #2
 8001ee8:	61bb      	str	r3, [r7, #24]
 8001eea:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001eec:	23c0      	movs	r3, #192	@ 0xc0
 8001eee:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001efc:	2307      	movs	r3, #7
 8001efe:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f00:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f04:	4619      	mov	r1, r3
 8001f06:	4836      	ldr	r0, [pc, #216]	@ (8001fe0 <HAL_UART_MspInit+0x170>)
 8001f08:	f002 f98a 	bl	8004220 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f0c:	e060      	b.n	8001fd0 <HAL_UART_MspInit+0x160>
  else if(uartHandle->Instance==USART2)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a34      	ldr	r2, [pc, #208]	@ (8001fe4 <HAL_UART_MspInit+0x174>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d15b      	bne.n	8001fd0 <HAL_UART_MspInit+0x160>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f18:	2302      	movs	r3, #2
 8001f1a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f20:	f107 0320 	add.w	r3, r7, #32
 8001f24:	4618      	mov	r0, r3
 8001f26:	f003 f8f3 	bl	8005110 <HAL_RCCEx_PeriphCLKConfig>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <HAL_UART_MspInit+0xc4>
      Error_Handler();
 8001f30:	f7ff fae9 	bl	8001506 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f34:	4b29      	ldr	r3, [pc, #164]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f38:	4a28      	ldr	r2, [pc, #160]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001f3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f40:	4b26      	ldr	r3, [pc, #152]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4c:	4b23      	ldr	r3, [pc, #140]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001f4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f50:	4a22      	ldr	r2, [pc, #136]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001f52:	f043 0301 	orr.w	r3, r3, #1
 8001f56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f58:	4b20      	ldr	r3, [pc, #128]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001f5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5c:	f003 0301 	and.w	r3, r3, #1
 8001f60:	613b      	str	r3, [r7, #16]
 8001f62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f64:	4b1d      	ldr	r3, [pc, #116]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f68:	4a1c      	ldr	r2, [pc, #112]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001f6a:	f043 0302 	orr.w	r3, r3, #2
 8001f6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f70:	4b1a      	ldr	r3, [pc, #104]	@ (8001fdc <HAL_UART_MspInit+0x16c>)
 8001f72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f74:	f003 0302 	and.w	r3, r3, #2
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8001f7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f80:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f82:	2302      	movs	r3, #2
 8001f84:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f8e:	2307      	movs	r3, #7
 8001f90:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8001f92:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f96:	4619      	mov	r1, r3
 8001f98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f9c:	f002 f940 	bl	8004220 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LIDAR_TX_Pin;
 8001fa0:	2308      	movs	r3, #8
 8001fa2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fac:	2300      	movs	r3, #0
 8001fae:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fb0:	2307      	movs	r3, #7
 8001fb2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_TX_GPIO_Port, &GPIO_InitStruct);
 8001fb4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4809      	ldr	r0, [pc, #36]	@ (8001fe0 <HAL_UART_MspInit+0x170>)
 8001fbc:	f002 f930 	bl	8004220 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	2026      	movs	r0, #38	@ 0x26
 8001fc6:	f002 f836 	bl	8004036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001fca:	2026      	movs	r0, #38	@ 0x26
 8001fcc:	f002 f84d 	bl	800406a <HAL_NVIC_EnableIRQ>
}
 8001fd0:	bf00      	nop
 8001fd2:	3778      	adds	r7, #120	@ 0x78
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40013800 	.word	0x40013800
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	48000400 	.word	0x48000400
 8001fe4:	40004400 	.word	0x40004400

08001fe8 <Reset_Handler>:
 8001fe8:	480d      	ldr	r0, [pc, #52]	@ (8002020 <LoopForever+0x2>)
 8001fea:	4685      	mov	sp, r0
 8001fec:	f7ff fc36 	bl	800185c <SystemInit>
 8001ff0:	480c      	ldr	r0, [pc, #48]	@ (8002024 <LoopForever+0x6>)
 8001ff2:	490d      	ldr	r1, [pc, #52]	@ (8002028 <LoopForever+0xa>)
 8001ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800202c <LoopForever+0xe>)
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	e002      	b.n	8002000 <LoopCopyDataInit>

08001ffa <CopyDataInit>:
 8001ffa:	58d4      	ldr	r4, [r2, r3]
 8001ffc:	50c4      	str	r4, [r0, r3]
 8001ffe:	3304      	adds	r3, #4

08002000 <LoopCopyDataInit>:
 8002000:	18c4      	adds	r4, r0, r3
 8002002:	428c      	cmp	r4, r1
 8002004:	d3f9      	bcc.n	8001ffa <CopyDataInit>
 8002006:	4a0a      	ldr	r2, [pc, #40]	@ (8002030 <LoopForever+0x12>)
 8002008:	4c0a      	ldr	r4, [pc, #40]	@ (8002034 <LoopForever+0x16>)
 800200a:	2300      	movs	r3, #0
 800200c:	e001      	b.n	8002012 <LoopFillZerobss>

0800200e <FillZerobss>:
 800200e:	6013      	str	r3, [r2, #0]
 8002010:	3204      	adds	r2, #4

08002012 <LoopFillZerobss>:
 8002012:	42a2      	cmp	r2, r4
 8002014:	d3fb      	bcc.n	800200e <FillZerobss>
 8002016:	f007 fa21 	bl	800945c <__libc_init_array>
 800201a:	f7ff f9e1 	bl	80013e0 <main>

0800201e <LoopForever>:
 800201e:	e7fe      	b.n	800201e <LoopForever>
 8002020:	20008000 	.word	0x20008000
 8002024:	20000000 	.word	0x20000000
 8002028:	200001d4 	.word	0x200001d4
 800202c:	0800cf78 	.word	0x0800cf78
 8002030:	200001d4 	.word	0x200001d4
 8002034:	20000694 	.word	0x20000694

08002038 <ADC1_2_IRQHandler>:
 8002038:	e7fe      	b.n	8002038 <ADC1_2_IRQHandler>
	...

0800203c <GP2Y0A41SK0F_Init>:

/**
 * @brief Initialize the GP2Y0A41SK0F sensors.
 * @param htof Pointer to the GP2Y0A41SK0F handle structure.
 */
void GP2Y0A41SK0F_Init(h_GP2Y0A41SK0F_t * htof) {
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
	// The ADC used is wired on the board so it's ADC1
	htof->hadc = &hadc1;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a11      	ldr	r2, [pc, #68]	@ (800208c <GP2Y0A41SK0F_Init+0x50>)
 8002048:	601a      	str	r2, [r3, #0]

	if (HAL_ADC_Init(htof->hadc) != HAL_OK) {
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f000 fd60 	bl	8002b14 <HAL_ADC_Init>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <GP2Y0A41SK0F_Init+0x22>
		Error_Handler();
 800205a:	f7ff fa54 	bl	8001506 <Error_Handler>
	}

	// Channel Config ADC ToF1
	htof->cConfig_tof1.Channel = ADC_CHANNEL_3;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a0b      	ldr	r2, [pc, #44]	@ (8002090 <GP2Y0A41SK0F_Init+0x54>)
 8002062:	605a      	str	r2, [r3, #4]
	htof->cConfig_tof1.Rank = ADC_REGULAR_RANK_1;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2206      	movs	r2, #6
 8002068:	609a      	str	r2, [r3, #8]
	htof->cConfig_tof1.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2204      	movs	r2, #4
 800206e:	60da      	str	r2, [r3, #12]

	// Channel Config ADC ToF2
	htof->cConfig_tof2.Channel = ADC_CHANNEL_1;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a08      	ldr	r2, [pc, #32]	@ (8002094 <GP2Y0A41SK0F_Init+0x58>)
 8002074:	625a      	str	r2, [r3, #36]	@ 0x24
	htof->cConfig_tof2.Rank = ADC_REGULAR_RANK_1;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2206      	movs	r2, #6
 800207a:	629a      	str	r2, [r3, #40]	@ 0x28
	htof->cConfig_tof2.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2204      	movs	r2, #4
 8002080:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	200001f0 	.word	0x200001f0
 8002090:	0c900008 	.word	0x0c900008
 8002094:	04300002 	.word	0x04300002

08002098 <GP2Y0A41SK0F_Read_ToF1>:
/**
 * @brief Read raw ADC value from ToF sensor 1.
 * @param htof Pointer to the GP2Y0A41SK0F handle structure.
 */
void GP2Y0A41SK0F_Read_ToF1(h_GP2Y0A41SK0F_t * htof)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
	if (HAL_ADC_ConfigChannel(htof->hadc, &htof->cConfig_tof1) != HAL_OK) {
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3304      	adds	r3, #4
 80020a8:	4619      	mov	r1, r3
 80020aa:	4610      	mov	r0, r2
 80020ac:	f001 f88c 	bl	80031c8 <HAL_ADC_ConfigChannel>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <GP2Y0A41SK0F_Read_ToF1+0x22>
		Error_Handler();
 80020b6:	f7ff fa26 	bl	8001506 <Error_Handler>
	}

	HAL_ADC_Start(htof->hadc);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f000 feac 	bl	8002e1c <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(htof->hadc, HAL_MAX_DELAY) != HAL_OK) {
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020cc:	4618      	mov	r0, r3
 80020ce:	f000 ff95 	bl	8002ffc <HAL_ADC_PollForConversion>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <GP2Y0A41SK0F_Read_ToF1+0x44>
		Error_Handler();
 80020d8:	f7ff fa15 	bl	8001506 <Error_Handler>
	}

	htof->adc_val_tof1 = HAL_ADC_GetValue(htof->hadc);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4618      	mov	r0, r3
 80020e2:	f001 f863 	bl	80031ac <HAL_ADC_GetValue>
 80020e6:	4602      	mov	r2, r0
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	645a      	str	r2, [r3, #68]	@ 0x44
	HAL_ADC_Stop(htof->hadc);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f000 ff4f 	bl	8002f94 <HAL_ADC_Stop>
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <GP2Y0A41SK0F_Read_ToF2>:

/**
 * @brief Read raw ADC value from ToF sensor 2.
 * @param htof Pointer to the GP2Y0A41SK0F handle structure.
 */
void GP2Y0A41SK0F_Read_ToF2(h_GP2Y0A41SK0F_t * htof) {
 80020fe:	b580      	push	{r7, lr}
 8002100:	b082      	sub	sp, #8
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
	if (HAL_ADC_ConfigChannel(htof->hadc, &htof->cConfig_tof2) != HAL_OK) {
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	3324      	adds	r3, #36	@ 0x24
 800210e:	4619      	mov	r1, r3
 8002110:	4610      	mov	r0, r2
 8002112:	f001 f859 	bl	80031c8 <HAL_ADC_ConfigChannel>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <GP2Y0A41SK0F_Read_ToF2+0x22>
		Error_Handler();
 800211c:	f7ff f9f3 	bl	8001506 <Error_Handler>
	}
	HAL_ADC_Start(htof->hadc);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4618      	mov	r0, r3
 8002126:	f000 fe79 	bl	8002e1c <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(htof->hadc, HAL_MAX_DELAY) != HAL_OK) {
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002132:	4618      	mov	r0, r3
 8002134:	f000 ff62 	bl	8002ffc <HAL_ADC_PollForConversion>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <GP2Y0A41SK0F_Read_ToF2+0x44>
		Error_Handler();
 800213e:	f7ff f9e2 	bl	8001506 <Error_Handler>
	}

	htof->adc_val_tof2 = HAL_ADC_GetValue(htof->hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f001 f830 	bl	80031ac <HAL_ADC_GetValue>
 800214c:	4602      	mov	r2, r0
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	649a      	str	r2, [r3, #72]	@ 0x48
	HAL_ADC_Stop(htof->hadc);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4618      	mov	r0, r3
 8002158:	f000 ff1c 	bl	8002f94 <HAL_ADC_Stop>
}
 800215c:	bf00      	nop
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	0000      	movs	r0, r0
	...

08002168 <GP2Y0A41SK0F_get_distance>:
 * 	- it ranges from 35 mm to 400 mm
 * @wource:
 * 	- https://github.com/sharpsensoruser/sharp-sensor-demos/blob/master/sharp_gp2y0a41sk0f_demo/sharp_gp2y0a41sk0f_demo.ino
 */
void GP2Y0A41SK0F_get_distance(h_GP2Y0A41SK0F_t * htof)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
	// Convert to Distance in units of mm
	// by approximating datasheet graph
	// using equation of form: y = a/x + b
	// and two (x,y) points on the graph:
	// (35mm, 3V) and (400mm, 0.3V)
	const float a = 120;
 8002170:	4b3f      	ldr	r3, [pc, #252]	@ (8002270 <GP2Y0A41SK0F_get_distance+0x108>)
 8002172:	617b      	str	r3, [r7, #20]
	const float b = 0.03;
 8002174:	4b3f      	ldr	r3, [pc, #252]	@ (8002274 <GP2Y0A41SK0F_get_distance+0x10c>)
 8002176:	613b      	str	r3, [r7, #16]
	float Vo = 0;
 8002178:	f04f 0300 	mov.w	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]

	GP2Y0A41SK0F_Read_ToF1(htof);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f7ff ff8a 	bl	8002098 <GP2Y0A41SK0F_Read_ToF1>
	GP2Y0A41SK0F_Read_ToF2(htof);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f7ff ffba 	bl	80020fe <GP2Y0A41SK0F_Read_ToF2>

	Vo = (GP2Y0A41SK0F_ADC_VCC * htof->adc_val_tof1) / GP2Y0A41SK0F_ADC_MAX_VALUE;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe f9e0 	bl	8000554 <__aeabi_ui2d>
 8002194:	f04f 0200 	mov.w	r2, #0
 8002198:	4b37      	ldr	r3, [pc, #220]	@ (8002278 <GP2Y0A41SK0F_get_distance+0x110>)
 800219a:	f7fe fa55 	bl	8000648 <__aeabi_dmul>
 800219e:	4602      	mov	r2, r0
 80021a0:	460b      	mov	r3, r1
 80021a2:	4610      	mov	r0, r2
 80021a4:	4619      	mov	r1, r3
 80021a6:	a330      	add	r3, pc, #192	@ (adr r3, 8002268 <GP2Y0A41SK0F_get_distance+0x100>)
 80021a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ac:	f7fe fb76 	bl	800089c <__aeabi_ddiv>
 80021b0:	4602      	mov	r2, r0
 80021b2:	460b      	mov	r3, r1
 80021b4:	4610      	mov	r0, r2
 80021b6:	4619      	mov	r1, r3
 80021b8:	f7fe fd3e 	bl	8000c38 <__aeabi_d2f>
 80021bc:	4603      	mov	r3, r0
 80021be:	60fb      	str	r3, [r7, #12]

	if ( Vo > b ) {
 80021c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80021c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80021c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021d0:	dd0f      	ble.n	80021f2 <GP2Y0A41SK0F_get_distance+0x8a>
		// Distance measured by ToF1 in mm
		htof->distance_tof1 = (int)( a / (Vo - b) );
 80021d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80021d6:	edd7 7a04 	vldr	s15, [r7, #16]
 80021da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021de:	edd7 6a05 	vldr	s13, [r7, #20]
 80021e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021ea:	ee17 2a90 	vmov	r2, s15
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	64da      	str	r2, [r3, #76]	@ 0x4c
	}

	Vo = (5.0 * htof->adc_val_tof2) / GP2Y0A41SK0F_ADC_MAX_VALUE;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe f9ac 	bl	8000554 <__aeabi_ui2d>
 80021fc:	f04f 0200 	mov.w	r2, #0
 8002200:	4b1d      	ldr	r3, [pc, #116]	@ (8002278 <GP2Y0A41SK0F_get_distance+0x110>)
 8002202:	f7fe fa21 	bl	8000648 <__aeabi_dmul>
 8002206:	4602      	mov	r2, r0
 8002208:	460b      	mov	r3, r1
 800220a:	4610      	mov	r0, r2
 800220c:	4619      	mov	r1, r3
 800220e:	a316      	add	r3, pc, #88	@ (adr r3, 8002268 <GP2Y0A41SK0F_get_distance+0x100>)
 8002210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002214:	f7fe fb42 	bl	800089c <__aeabi_ddiv>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4610      	mov	r0, r2
 800221e:	4619      	mov	r1, r3
 8002220:	f7fe fd0a 	bl	8000c38 <__aeabi_d2f>
 8002224:	4603      	mov	r3, r0
 8002226:	60fb      	str	r3, [r7, #12]

	if ( Vo > b ) {
 8002228:	ed97 7a03 	vldr	s14, [r7, #12]
 800222c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002238:	dc00      	bgt.n	800223c <GP2Y0A41SK0F_get_distance+0xd4>
		// Distance measured by ToF2 in mm
		htof->distance_tof2 = (int)( a / (Vo - b) );
	}
}
 800223a:	e00f      	b.n	800225c <GP2Y0A41SK0F_get_distance+0xf4>
		htof->distance_tof2 = (int)( a / (Vo - b) );
 800223c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002240:	edd7 7a04 	vldr	s15, [r7, #16]
 8002244:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002248:	edd7 6a05 	vldr	s13, [r7, #20]
 800224c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002250:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002254:	ee17 2a90 	vmov	r2, s15
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800225c:	bf00      	nop
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	f3af 8000 	nop.w
 8002268:	00000000 	.word	0x00000000
 800226c:	40affe00 	.word	0x40affe00
 8002270:	42f00000 	.word	0x42f00000
 8002274:	3cf5c28f 	.word	0x3cf5c28f
 8002278:	40140000 	.word	0x40140000

0800227c <Motor_Init>:
/**
 * @brief Initialize the motors.
 * @param hMotors Pointer to the motor handle structure.
 * @param htim Pointer to the timer handle used for PWM control.
 */
void Motor_Init(h_Motor_t * hMotors, TIM_HandleTypeDef * htim) {
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
	// Allows to get direct parameters from the timer used
	hMotors->htim = htim;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	61da      	str	r2, [r3, #28]
	hMotors->speed_increase_rate1 = 100;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2264      	movs	r2, #100	@ 0x64
 8002290:	615a      	str	r2, [r3, #20]
	hMotors->speed_increase_rate2 = 100;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2264      	movs	r2, #100	@ 0x64
 8002296:	619a      	str	r2, [r3, #24]

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002298:	4b1f      	ldr	r3, [pc, #124]	@ (8002318 <Motor_Init+0x9c>)
 800229a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800229c:	4a1e      	ldr	r2, [pc, #120]	@ (8002318 <Motor_Init+0x9c>)
 800229e:	f043 0301 	orr.w	r3, r3, #1
 80022a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002318 <Motor_Init+0x9c>)
 80022a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80022b0:	4b19      	ldr	r3, [pc, #100]	@ (8002318 <Motor_Init+0x9c>)
 80022b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b4:	4a18      	ldr	r2, [pc, #96]	@ (8002318 <Motor_Init+0x9c>)
 80022b6:	f043 0302 	orr.w	r3, r3, #2
 80022ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022bc:	4b16      	ldr	r3, [pc, #88]	@ (8002318 <Motor_Init+0x9c>)
 80022be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c0:	f003 0302 	and.w	r3, r3, #2
 80022c4:	60bb      	str	r3, [r7, #8]
 80022c6:	68bb      	ldr	r3, [r7, #8]

	MX_TIM1_Init();
 80022c8:	f7ff fada 	bl	8001880 <MX_TIM1_Init>
	//MX_TIM2_Init();

	HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_1);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	69db      	ldr	r3, [r3, #28]
 80022d0:	2100      	movs	r1, #0
 80022d2:	4618      	mov	r0, r3
 80022d4:	f003 fa70 	bl	80057b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_2);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	2104      	movs	r1, #4
 80022de:	4618      	mov	r0, r3
 80022e0:	f003 fa6a 	bl	80057b8 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_1);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	69db      	ldr	r3, [r3, #28]
 80022e8:	2100      	movs	r1, #0
 80022ea:	4618      	mov	r0, r3
 80022ec:	f004 fb02 	bl	80068f4 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_2);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	69db      	ldr	r3, [r3, #28]
 80022f4:	2104      	movs	r1, #4
 80022f6:	4618      	mov	r0, r3
 80022f8:	f004 fafc 	bl	80068f4 <HAL_TIMEx_PWMN_Start>

	hMotors->mode_mot1 = STANDBY_MODE;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
	hMotors->mode_mot2 = STANDBY_MODE;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	705a      	strb	r2, [r3, #1]
	Motor_SetMode(hMotors);
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 f807 	bl	800231c <Motor_SetMode>
}
 800230e:	bf00      	nop
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	40021000 	.word	0x40021000

0800231c <Motor_SetMode>:
/**
 * @brief Set the operating mode of the motors.
 * @param hMotors Pointer to the motor handle structure.
 */
void Motor_SetMode(h_Motor_t * hMotors)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
	switch (hMotors->mode_mot1) {
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d011      	beq.n	8002350 <Motor_SetMode+0x34>
 800232c:	2b02      	cmp	r3, #2
 800232e:	d11f      	bne.n	8002370 <Motor_SetMode+0x54>
	case FORWARD_MODE:
		printf("Mot1: FORWARD_MODE\r\n");
 8002330:	4836      	ldr	r0, [pc, #216]	@ (800240c <Motor_SetMode+0xf0>)
 8002332:	f006 ff3b 	bl	80091ac <puts>
		HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_1);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	2100      	movs	r1, #0
 800233c:	4618      	mov	r0, r3
 800233e:	f003 fa3b 	bl	80057b8 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_1);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	2100      	movs	r1, #0
 8002348:	4618      	mov	r0, r3
 800234a:	f004 fb87 	bl	8006a5c <HAL_TIMEx_PWMN_Stop>
		break;
 800234e:	e021      	b.n	8002394 <Motor_SetMode+0x78>

	case REVERSE_MODE:
		printf("Mot1: REVERSE_MODE\r\n");
 8002350:	482f      	ldr	r0, [pc, #188]	@ (8002410 <Motor_SetMode+0xf4>)
 8002352:	f006 ff2b 	bl	80091ac <puts>
		HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_1);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	2100      	movs	r1, #0
 800235c:	4618      	mov	r0, r3
 800235e:	f004 fac9 	bl	80068f4 <HAL_TIMEx_PWMN_Start>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_1);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	2100      	movs	r1, #0
 8002368:	4618      	mov	r0, r3
 800236a:	f003 fb25 	bl	80059b8 <HAL_TIM_PWM_Stop>
		break;
 800236e:	e011      	b.n	8002394 <Motor_SetMode+0x78>

	case STANDBY_MODE:
	default:
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_1);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	69db      	ldr	r3, [r3, #28]
 8002374:	2100      	movs	r1, #0
 8002376:	4618      	mov	r0, r3
 8002378:	f004 fb70 	bl	8006a5c <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_1);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	2100      	movs	r1, #0
 8002382:	4618      	mov	r0, r3
 8002384:	f003 fb18 	bl	80059b8 <HAL_TIM_PWM_Stop>
		__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_1, 0);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2200      	movs	r2, #0
 8002390:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8002392:	bf00      	nop
	}

	switch (hMotors->mode_mot2) {
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	785b      	ldrb	r3, [r3, #1]
 8002398:	2b01      	cmp	r3, #1
 800239a:	d011      	beq.n	80023c0 <Motor_SetMode+0xa4>
 800239c:	2b02      	cmp	r3, #2
 800239e:	d11f      	bne.n	80023e0 <Motor_SetMode+0xc4>
	case FORWARD_MODE:
		printf("Mot2: FORWARD_MODE\r\n");
 80023a0:	481c      	ldr	r0, [pc, #112]	@ (8002414 <Motor_SetMode+0xf8>)
 80023a2:	f006 ff03 	bl	80091ac <puts>
		HAL_TIM_PWM_Start(hMotors->htim, TIM_CHANNEL_2);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	2104      	movs	r1, #4
 80023ac:	4618      	mov	r0, r3
 80023ae:	f003 fa03 	bl	80057b8 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_2);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	69db      	ldr	r3, [r3, #28]
 80023b6:	2104      	movs	r1, #4
 80023b8:	4618      	mov	r0, r3
 80023ba:	f004 fb4f 	bl	8006a5c <HAL_TIMEx_PWMN_Stop>
		break;
 80023be:	e021      	b.n	8002404 <Motor_SetMode+0xe8>

	case REVERSE_MODE:
		printf("Mot2: REVERSE_MODE\r\n");
 80023c0:	4815      	ldr	r0, [pc, #84]	@ (8002418 <Motor_SetMode+0xfc>)
 80023c2:	f006 fef3 	bl	80091ac <puts>
		HAL_TIMEx_PWMN_Start(hMotors->htim, TIM_CHANNEL_2);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	2104      	movs	r1, #4
 80023cc:	4618      	mov	r0, r3
 80023ce:	f004 fa91 	bl	80068f4 <HAL_TIMEx_PWMN_Start>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_2);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	2104      	movs	r1, #4
 80023d8:	4618      	mov	r0, r3
 80023da:	f003 faed 	bl	80059b8 <HAL_TIM_PWM_Stop>
		break;
 80023de:	e011      	b.n	8002404 <Motor_SetMode+0xe8>

	case STANDBY_MODE:
	default:
		HAL_TIMEx_PWMN_Stop(hMotors->htim, TIM_CHANNEL_2);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	69db      	ldr	r3, [r3, #28]
 80023e4:	2104      	movs	r1, #4
 80023e6:	4618      	mov	r0, r3
 80023e8:	f004 fb38 	bl	8006a5c <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop(hMotors->htim, TIM_CHANNEL_2);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	69db      	ldr	r3, [r3, #28]
 80023f0:	2104      	movs	r1, #4
 80023f2:	4618      	mov	r0, r3
 80023f4:	f003 fae0 	bl	80059b8 <HAL_TIM_PWM_Stop>
		__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_2, 0);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	69db      	ldr	r3, [r3, #28]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2200      	movs	r2, #0
 8002400:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 8002402:	bf00      	nop
	}
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	0800caac 	.word	0x0800caac
 8002410:	0800cac0 	.word	0x0800cac0
 8002414:	0800cad4 	.word	0x0800cad4
 8002418:	0800cae8 	.word	0x0800cae8

0800241c <Motor_SetSpeed_percent>:
 * @brief Set the speed of the motors as a percentage of maximum speed.
 * @param hMotor Pointer to the motor handle structure.
 * @param percent1 Speed percentage for motor 1 (0.0 to 100.0).
 * @param percent2 Speed percentage for motor 2 (0.0 to 100.0).
 */
void Motor_SetSpeed_percent(h_Motor_t * hMotor, float percent1, float percent2) {
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	60f8      	str	r0, [r7, #12]
 8002424:	ed87 0a02 	vstr	s0, [r7, #8]
 8002428:	edc7 0a01 	vstr	s1, [r7, #4]
	hMotor->speed1 = (int)(hMotor->htim->Init.Period * percent1/100.0);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	69db      	ldr	r3, [r3, #28]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	ee07 3a90 	vmov	s15, r3
 8002436:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800243a:	edd7 7a02 	vldr	s15, [r7, #8]
 800243e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002442:	ee17 0a90 	vmov	r0, s15
 8002446:	f7fe f8a7 	bl	8000598 <__aeabi_f2d>
 800244a:	f04f 0200 	mov.w	r2, #0
 800244e:	4b16      	ldr	r3, [pc, #88]	@ (80024a8 <Motor_SetSpeed_percent+0x8c>)
 8002450:	f7fe fa24 	bl	800089c <__aeabi_ddiv>
 8002454:	4602      	mov	r2, r0
 8002456:	460b      	mov	r3, r1
 8002458:	4610      	mov	r0, r2
 800245a:	4619      	mov	r1, r3
 800245c:	f7fe fba4 	bl	8000ba8 <__aeabi_d2iz>
 8002460:	4602      	mov	r2, r0
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	605a      	str	r2, [r3, #4]
	hMotor->speed2 = (int)(hMotor->htim->Init.Period * percent2/100.0);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	ee07 3a90 	vmov	s15, r3
 8002470:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002474:	edd7 7a01 	vldr	s15, [r7, #4]
 8002478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800247c:	ee17 0a90 	vmov	r0, s15
 8002480:	f7fe f88a 	bl	8000598 <__aeabi_f2d>
 8002484:	f04f 0200 	mov.w	r2, #0
 8002488:	4b07      	ldr	r3, [pc, #28]	@ (80024a8 <Motor_SetSpeed_percent+0x8c>)
 800248a:	f7fe fa07 	bl	800089c <__aeabi_ddiv>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	4610      	mov	r0, r2
 8002494:	4619      	mov	r1, r3
 8002496:	f7fe fb87 	bl	8000ba8 <__aeabi_d2iz>
 800249a:	4602      	mov	r2, r0
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	609a      	str	r2, [r3, #8]
}
 80024a0:	bf00      	nop
 80024a2:	3710      	adds	r7, #16
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40590000 	.word	0x40590000

080024ac <Motor_UpdateSpeed>:

/**
 * @brief Update motor speeds gradually to achieve smoother transitions.
 * @param hMotor Pointer to the motor handle structure.
 */
void Motor_UpdateSpeed(h_Motor_t * hMotors) {
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
	// Increase speed progressively
	if (hMotors->speed1 > hMotors->current_speed1)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	429a      	cmp	r2, r3
 80024be:	dd06      	ble.n	80024ce <Motor_UpdateSpeed+0x22>
		hMotors->current_speed1 += hMotors->speed_increase_rate1;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	695b      	ldr	r3, [r3, #20]
 80024c8:	441a      	add	r2, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	60da      	str	r2, [r3, #12]
	if (hMotors->speed2 > hMotors->current_speed2)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	dd06      	ble.n	80024e8 <Motor_UpdateSpeed+0x3c>
		hMotors->current_speed2 += hMotors->speed_increase_rate2;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	691a      	ldr	r2, [r3, #16]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	699b      	ldr	r3, [r3, #24]
 80024e2:	441a      	add	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	611a      	str	r2, [r3, #16]

	// Decrease speed progressively
	if (hMotors->speed1 < hMotors->current_speed1)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685a      	ldr	r2, [r3, #4]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	da06      	bge.n	8002502 <Motor_UpdateSpeed+0x56>
		hMotors->current_speed1 -= hMotors->speed_increase_rate1;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	68da      	ldr	r2, [r3, #12]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	695b      	ldr	r3, [r3, #20]
 80024fc:	1ad2      	subs	r2, r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	60da      	str	r2, [r3, #12]
	if (hMotors->speed2 < hMotors->current_speed2)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	689a      	ldr	r2, [r3, #8]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	429a      	cmp	r2, r3
 800250c:	da06      	bge.n	800251c <Motor_UpdateSpeed+0x70>
		hMotors->current_speed2 -= hMotors->speed_increase_rate2;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	691a      	ldr	r2, [r3, #16]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	699b      	ldr	r3, [r3, #24]
 8002516:	1ad2      	subs	r2, r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	611a      	str	r2, [r3, #16]

	__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_1, hMotors->current_speed1);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	68da      	ldr	r2, [r3, #12]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	69db      	ldr	r3, [r3, #28]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(hMotors->htim, TIM_CHANNEL_2, hMotors->current_speed2);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	691a      	ldr	r2, [r3, #16]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	69db      	ldr	r3, [r3, #28]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002546:	2300      	movs	r3, #0
 8002548:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800254a:	2003      	movs	r0, #3
 800254c:	f001 fd68 	bl	8004020 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002550:	200f      	movs	r0, #15
 8002552:	f000 f80d 	bl	8002570 <HAL_InitTick>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d002      	beq.n	8002562 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	71fb      	strb	r3, [r7, #7]
 8002560:	e001      	b.n	8002566 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002562:	f7ff f857 	bl	8001614 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002566:	79fb      	ldrb	r3, [r7, #7]

}
 8002568:	4618      	mov	r0, r3
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002578:	2300      	movs	r3, #0
 800257a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800257c:	4b16      	ldr	r3, [pc, #88]	@ (80025d8 <HAL_InitTick+0x68>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d022      	beq.n	80025ca <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002584:	4b15      	ldr	r3, [pc, #84]	@ (80025dc <HAL_InitTick+0x6c>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b13      	ldr	r3, [pc, #76]	@ (80025d8 <HAL_InitTick+0x68>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002590:	fbb1 f3f3 	udiv	r3, r1, r3
 8002594:	fbb2 f3f3 	udiv	r3, r2, r3
 8002598:	4618      	mov	r0, r3
 800259a:	f001 fd74 	bl	8004086 <HAL_SYSTICK_Config>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d10f      	bne.n	80025c4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2b0f      	cmp	r3, #15
 80025a8:	d809      	bhi.n	80025be <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025aa:	2200      	movs	r2, #0
 80025ac:	6879      	ldr	r1, [r7, #4]
 80025ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80025b2:	f001 fd40 	bl	8004036 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025b6:	4a0a      	ldr	r2, [pc, #40]	@ (80025e0 <HAL_InitTick+0x70>)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6013      	str	r3, [r2, #0]
 80025bc:	e007      	b.n	80025ce <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
 80025c2:	e004      	b.n	80025ce <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	73fb      	strb	r3, [r7, #15]
 80025c8:	e001      	b.n	80025ce <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80025ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3710      	adds	r7, #16
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000008 	.word	0x20000008
 80025dc:	20000000 	.word	0x20000000
 80025e0:	20000004 	.word	0x20000004

080025e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025e8:	4b05      	ldr	r3, [pc, #20]	@ (8002600 <HAL_IncTick+0x1c>)
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <HAL_IncTick+0x20>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4413      	add	r3, r2
 80025f2:	4a03      	ldr	r2, [pc, #12]	@ (8002600 <HAL_IncTick+0x1c>)
 80025f4:	6013      	str	r3, [r2, #0]
}
 80025f6:	bf00      	nop
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	20000544 	.word	0x20000544
 8002604:	20000008 	.word	0x20000008

08002608 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return uwTick;
 800260c:	4b03      	ldr	r3, [pc, #12]	@ (800261c <HAL_GetTick+0x14>)
 800260e:	681b      	ldr	r3, [r3, #0]
}
 8002610:	4618      	mov	r0, r3
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	20000544 	.word	0x20000544

08002620 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	431a      	orrs	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	609a      	str	r2, [r3, #8]
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
 800264e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	609a      	str	r2, [r3, #8]
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800267c:	4618      	mov	r0, r3
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002688:	b480      	push	{r7}
 800268a:	b087      	sub	sp, #28
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
 8002694:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	3360      	adds	r3, #96	@ 0x60
 800269a:	461a      	mov	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4413      	add	r3, r2
 80026a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	4b08      	ldr	r3, [pc, #32]	@ (80026cc <LL_ADC_SetOffset+0x44>)
 80026aa:	4013      	ands	r3, r2
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	430a      	orrs	r2, r1
 80026b6:	4313      	orrs	r3, r2
 80026b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80026c0:	bf00      	nop
 80026c2:	371c      	adds	r7, #28
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	03fff000 	.word	0x03fff000

080026d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	3360      	adds	r3, #96	@ 0x60
 80026de:	461a      	mov	r2, r3
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3714      	adds	r7, #20
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b087      	sub	sp, #28
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	3360      	adds	r3, #96	@ 0x60
 800270c:	461a      	mov	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4413      	add	r3, r2
 8002714:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	431a      	orrs	r2, r3
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002726:	bf00      	nop
 8002728:	371c      	adds	r7, #28
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002732:	b480      	push	{r7}
 8002734:	b087      	sub	sp, #28
 8002736:	af00      	add	r7, sp, #0
 8002738:	60f8      	str	r0, [r7, #12]
 800273a:	60b9      	str	r1, [r7, #8]
 800273c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	3360      	adds	r3, #96	@ 0x60
 8002742:	461a      	mov	r2, r3
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	431a      	orrs	r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800275c:	bf00      	nop
 800275e:	371c      	adds	r7, #28
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002768:	b480      	push	{r7}
 800276a:	b087      	sub	sp, #28
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	3360      	adds	r3, #96	@ 0x60
 8002778:	461a      	mov	r2, r3
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	4413      	add	r3, r2
 8002780:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	431a      	orrs	r2, r3
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002792:	bf00      	nop
 8002794:	371c      	adds	r7, #28
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr

0800279e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800279e:	b480      	push	{r7}
 80027a0:	b083      	sub	sp, #12
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
 80027a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	695b      	ldr	r3, [r3, #20]
 80027ac:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	431a      	orrs	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	615a      	str	r2, [r3, #20]
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80027d8:	2301      	movs	r3, #1
 80027da:	e000      	b.n	80027de <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr

080027ea <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b087      	sub	sp, #28
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	60f8      	str	r0, [r7, #12]
 80027f2:	60b9      	str	r1, [r7, #8]
 80027f4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	3330      	adds	r3, #48	@ 0x30
 80027fa:	461a      	mov	r2, r3
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	0a1b      	lsrs	r3, r3, #8
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	f003 030c 	and.w	r3, r3, #12
 8002806:	4413      	add	r3, r2
 8002808:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	f003 031f 	and.w	r3, r3, #31
 8002814:	211f      	movs	r1, #31
 8002816:	fa01 f303 	lsl.w	r3, r1, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	401a      	ands	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	0e9b      	lsrs	r3, r3, #26
 8002822:	f003 011f 	and.w	r1, r3, #31
 8002826:	68bb      	ldr	r3, [r7, #8]
 8002828:	f003 031f 	and.w	r3, r3, #31
 800282c:	fa01 f303 	lsl.w	r3, r1, r3
 8002830:	431a      	orrs	r2, r3
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002836:	bf00      	nop
 8002838:	371c      	adds	r7, #28
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr

08002842 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002842:	b480      	push	{r7}
 8002844:	b087      	sub	sp, #28
 8002846:	af00      	add	r7, sp, #0
 8002848:	60f8      	str	r0, [r7, #12]
 800284a:	60b9      	str	r1, [r7, #8]
 800284c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	3314      	adds	r3, #20
 8002852:	461a      	mov	r2, r3
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	0e5b      	lsrs	r3, r3, #25
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	f003 0304 	and.w	r3, r3, #4
 800285e:	4413      	add	r3, r2
 8002860:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	0d1b      	lsrs	r3, r3, #20
 800286a:	f003 031f 	and.w	r3, r3, #31
 800286e:	2107      	movs	r1, #7
 8002870:	fa01 f303 	lsl.w	r3, r1, r3
 8002874:	43db      	mvns	r3, r3
 8002876:	401a      	ands	r2, r3
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	0d1b      	lsrs	r3, r3, #20
 800287c:	f003 031f 	and.w	r3, r3, #31
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	fa01 f303 	lsl.w	r3, r1, r3
 8002886:	431a      	orrs	r2, r3
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800288c:	bf00      	nop
 800288e:	371c      	adds	r7, #28
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002898:	b480      	push	{r7}
 800289a:	b085      	sub	sp, #20
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b0:	43db      	mvns	r3, r3
 80028b2:	401a      	ands	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f003 0318 	and.w	r3, r3, #24
 80028ba:	4908      	ldr	r1, [pc, #32]	@ (80028dc <LL_ADC_SetChannelSingleDiff+0x44>)
 80028bc:	40d9      	lsrs	r1, r3
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	400b      	ands	r3, r1
 80028c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028c6:	431a      	orrs	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80028ce:	bf00      	nop
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	0007ffff 	.word	0x0007ffff

080028e0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f003 031f 	and.w	r3, r3, #31
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800290c:	4618      	mov	r0, r3
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002928:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	6093      	str	r3, [r2, #8]
}
 8002930:	bf00      	nop
 8002932:	370c      	adds	r7, #12
 8002934:	46bd      	mov	sp, r7
 8002936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293a:	4770      	bx	lr

0800293c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800294c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002950:	d101      	bne.n	8002956 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002952:	2301      	movs	r3, #1
 8002954:	e000      	b.n	8002958 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002974:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002978:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800299c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029a0:	d101      	bne.n	80029a6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80029a2:	2301      	movs	r3, #1
 80029a4:	e000      	b.n	80029a8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029c8:	f043 0201 	orr.w	r2, r3, #1
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029f0:	f043 0202 	orr.w	r2, r3, #2
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d101      	bne.n	8002a1c <LL_ADC_IsEnabled+0x18>
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e000      	b.n	8002a1e <LL_ADC_IsEnabled+0x1a>
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b083      	sub	sp, #12
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d101      	bne.n	8002a42 <LL_ADC_IsDisableOngoing+0x18>
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <LL_ADC_IsDisableOngoing+0x1a>
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	370c      	adds	r7, #12
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a64:	f043 0204 	orr.w	r2, r3, #4
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002a6c:	bf00      	nop
 8002a6e:	370c      	adds	r7, #12
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a88:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a8c:	f043 0210 	orr.w	r2, r3, #16
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b04      	cmp	r3, #4
 8002ab2:	d101      	bne.n	8002ab8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e000      	b.n	8002aba <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr

08002ac6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002ac6:	b480      	push	{r7}
 8002ac8:	b083      	sub	sp, #12
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ad6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ada:	f043 0220 	orr.w	r2, r3, #32
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002ae2:	bf00      	nop
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 0308 	and.w	r3, r3, #8
 8002afe:	2b08      	cmp	r3, #8
 8002b00:	d101      	bne.n	8002b06 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b02:	2301      	movs	r3, #1
 8002b04:	e000      	b.n	8002b08 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b06:	2300      	movs	r3, #0
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b14:	b590      	push	{r4, r7, lr}
 8002b16:	b089      	sub	sp, #36	@ 0x24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002b20:	2300      	movs	r3, #0
 8002b22:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e167      	b.n	8002dfe <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	695b      	ldr	r3, [r3, #20]
 8002b32:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d109      	bne.n	8002b50 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f7fe faf1 	bl	8001124 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7ff fef1 	bl	800293c <LL_ADC_IsDeepPowerDownEnabled>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d004      	beq.n	8002b6a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff fed7 	bl	8002918 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7ff ff0c 	bl	800298c <LL_ADC_IsInternalRegulatorEnabled>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d115      	bne.n	8002ba6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff fef0 	bl	8002964 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b84:	4ba0      	ldr	r3, [pc, #640]	@ (8002e08 <HAL_ADC_Init+0x2f4>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	099b      	lsrs	r3, r3, #6
 8002b8a:	4aa0      	ldr	r2, [pc, #640]	@ (8002e0c <HAL_ADC_Init+0x2f8>)
 8002b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b90:	099b      	lsrs	r3, r3, #6
 8002b92:	3301      	adds	r3, #1
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002b98:	e002      	b.n	8002ba0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1f9      	bne.n	8002b9a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff feee 	bl	800298c <LL_ADC_IsInternalRegulatorEnabled>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10d      	bne.n	8002bd2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bba:	f043 0210 	orr.w	r2, r3, #16
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bc6:	f043 0201 	orr.w	r2, r3, #1
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff ff62 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 8002bdc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be2:	f003 0310 	and.w	r3, r3, #16
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	f040 8100 	bne.w	8002dec <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	f040 80fc 	bne.w	8002dec <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002bfc:	f043 0202 	orr.w	r2, r3, #2
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff fefb 	bl	8002a04 <LL_ADC_IsEnabled>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d111      	bne.n	8002c38 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c14:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002c18:	f7ff fef4 	bl	8002a04 <LL_ADC_IsEnabled>
 8002c1c:	4604      	mov	r4, r0
 8002c1e:	487c      	ldr	r0, [pc, #496]	@ (8002e10 <HAL_ADC_Init+0x2fc>)
 8002c20:	f7ff fef0 	bl	8002a04 <LL_ADC_IsEnabled>
 8002c24:	4603      	mov	r3, r0
 8002c26:	4323      	orrs	r3, r4
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d105      	bne.n	8002c38 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	4619      	mov	r1, r3
 8002c32:	4878      	ldr	r0, [pc, #480]	@ (8002e14 <HAL_ADC_Init+0x300>)
 8002c34:	f7ff fcf4 	bl	8002620 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	7f5b      	ldrb	r3, [r3, #29]
 8002c3c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c42:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002c48:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002c4e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c56:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d106      	bne.n	8002c74 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	045b      	lsls	r3, r3, #17
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d009      	beq.n	8002c90 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c80:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c88:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	68da      	ldr	r2, [r3, #12]
 8002c96:	4b60      	ldr	r3, [pc, #384]	@ (8002e18 <HAL_ADC_Init+0x304>)
 8002c98:	4013      	ands	r3, r2
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	69b9      	ldr	r1, [r7, #24]
 8002ca0:	430b      	orrs	r3, r1
 8002ca2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7ff ff15 	bl	8002aee <LL_ADC_INJ_IsConversionOngoing>
 8002cc4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d16d      	bne.n	8002da8 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d16a      	bne.n	8002da8 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002cd6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002cde:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002cee:	f023 0302 	bic.w	r3, r3, #2
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	6812      	ldr	r2, [r2, #0]
 8002cf6:	69b9      	ldr	r1, [r7, #24]
 8002cf8:	430b      	orrs	r3, r1
 8002cfa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	691b      	ldr	r3, [r3, #16]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d017      	beq.n	8002d34 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	691a      	ldr	r2, [r3, #16]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002d12:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002d1c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002d20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6911      	ldr	r1, [r2, #16]
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	6812      	ldr	r2, [r2, #0]
 8002d2c:	430b      	orrs	r3, r1
 8002d2e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002d32:	e013      	b.n	8002d5c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691a      	ldr	r2, [r3, #16]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002d42:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	6812      	ldr	r2, [r2, #0]
 8002d50:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002d54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d58:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d118      	bne.n	8002d98 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	691b      	ldr	r3, [r3, #16]
 8002d6c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002d70:	f023 0304 	bic.w	r3, r3, #4
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d7c:	4311      	orrs	r1, r2
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002d82:	4311      	orrs	r1, r2
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f042 0201 	orr.w	r2, r2, #1
 8002d94:	611a      	str	r2, [r3, #16]
 8002d96:	e007      	b.n	8002da8 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	691a      	ldr	r2, [r3, #16]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 0201 	bic.w	r2, r2, #1
 8002da6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	695b      	ldr	r3, [r3, #20]
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	d10c      	bne.n	8002dca <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db6:	f023 010f 	bic.w	r1, r3, #15
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	1e5a      	subs	r2, r3, #1
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002dc8:	e007      	b.n	8002dda <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 020f 	bic.w	r2, r2, #15
 8002dd8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dde:	f023 0303 	bic.w	r3, r3, #3
 8002de2:	f043 0201 	orr.w	r2, r3, #1
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002dea:	e007      	b.n	8002dfc <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df0:	f043 0210 	orr.w	r2, r3, #16
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002dfc:	7ffb      	ldrb	r3, [r7, #31]
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3724      	adds	r7, #36	@ 0x24
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd90      	pop	{r4, r7, pc}
 8002e06:	bf00      	nop
 8002e08:	20000000 	.word	0x20000000
 8002e0c:	053e2d63 	.word	0x053e2d63
 8002e10:	50000100 	.word	0x50000100
 8002e14:	50000300 	.word	0x50000300
 8002e18:	fff04007 	.word	0xfff04007

08002e1c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e24:	4859      	ldr	r0, [pc, #356]	@ (8002f8c <HAL_ADC_Start+0x170>)
 8002e26:	f7ff fd5b 	bl	80028e0 <LL_ADC_GetMultimode>
 8002e2a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7ff fe35 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	f040 809f 	bne.w	8002f7c <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d101      	bne.n	8002e4c <HAL_ADC_Start+0x30>
 8002e48:	2302      	movs	r3, #2
 8002e4a:	e09a      	b.n	8002f82 <HAL_ADC_Start+0x166>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f000 fe63 	bl	8003b20 <ADC_Enable>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002e5e:	7dfb      	ldrb	r3, [r7, #23]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f040 8086 	bne.w	8002f72 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e6a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e6e:	f023 0301 	bic.w	r3, r3, #1
 8002e72:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a44      	ldr	r2, [pc, #272]	@ (8002f90 <HAL_ADC_Start+0x174>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d002      	beq.n	8002e8a <HAL_ADC_Start+0x6e>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	e001      	b.n	8002e8e <HAL_ADC_Start+0x72>
 8002e8a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d002      	beq.n	8002e9c <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d105      	bne.n	8002ea8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002eb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eb4:	d106      	bne.n	8002ec4 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eba:	f023 0206 	bic.w	r2, r3, #6
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	661a      	str	r2, [r3, #96]	@ 0x60
 8002ec2:	e002      	b.n	8002eca <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	221c      	movs	r2, #28
 8002ed0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a2c      	ldr	r2, [pc, #176]	@ (8002f90 <HAL_ADC_Start+0x174>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d002      	beq.n	8002eea <HAL_ADC_Start+0xce>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	e001      	b.n	8002eee <HAL_ADC_Start+0xd2>
 8002eea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6812      	ldr	r2, [r2, #0]
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d008      	beq.n	8002f08 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d005      	beq.n	8002f08 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	2b05      	cmp	r3, #5
 8002f00:	d002      	beq.n	8002f08 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	2b09      	cmp	r3, #9
 8002f06:	d114      	bne.n	8002f32 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d007      	beq.n	8002f26 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f1a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f1e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7ff fd90 	bl	8002a50 <LL_ADC_REG_StartConversion>
 8002f30:	e026      	b.n	8002f80 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f36:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a13      	ldr	r2, [pc, #76]	@ (8002f90 <HAL_ADC_Start+0x174>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d002      	beq.n	8002f4e <HAL_ADC_Start+0x132>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	e001      	b.n	8002f52 <HAL_ADC_Start+0x136>
 8002f4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002f52:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d00f      	beq.n	8002f80 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f64:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f68:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f70:	e006      	b.n	8002f80 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002f7a:	e001      	b.n	8002f80 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	50000300 	.word	0x50000300
 8002f90:	50000100 	.word	0x50000100

08002f94 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d101      	bne.n	8002faa <HAL_ADC_Stop+0x16>
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	e023      	b.n	8002ff2 <HAL_ADC_Stop+0x5e>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2201      	movs	r2, #1
 8002fae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002fb2:	2103      	movs	r1, #3
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f000 fcf7 	bl	80039a8 <ADC_ConversionStop>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d111      	bne.n	8002fe8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f000 fe31 	bl	8003c2c <ADC_Disable>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002fce:	7bfb      	ldrb	r3, [r7, #15]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d109      	bne.n	8002fe8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002fdc:	f023 0301 	bic.w	r3, r3, #1
 8002fe0:	f043 0201 	orr.w	r2, r3, #1
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
	...

08002ffc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b088      	sub	sp, #32
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003006:	4867      	ldr	r0, [pc, #412]	@ (80031a4 <HAL_ADC_PollForConversion+0x1a8>)
 8003008:	f7ff fc6a 	bl	80028e0 <LL_ADC_GetMultimode>
 800300c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	2b08      	cmp	r3, #8
 8003014:	d102      	bne.n	800301c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003016:	2308      	movs	r3, #8
 8003018:	61fb      	str	r3, [r7, #28]
 800301a:	e02a      	b.n	8003072 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d005      	beq.n	800302e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	2b05      	cmp	r3, #5
 8003026:	d002      	beq.n	800302e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	2b09      	cmp	r3, #9
 800302c:	d111      	bne.n	8003052 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b00      	cmp	r3, #0
 800303a:	d007      	beq.n	800304c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003040:	f043 0220 	orr.w	r2, r3, #32
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0a6      	b.n	800319a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800304c:	2304      	movs	r3, #4
 800304e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003050:	e00f      	b.n	8003072 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003052:	4854      	ldr	r0, [pc, #336]	@ (80031a4 <HAL_ADC_PollForConversion+0x1a8>)
 8003054:	f7ff fc52 	bl	80028fc <LL_ADC_GetMultiDMATransfer>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d007      	beq.n	800306e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003062:	f043 0220 	orr.w	r2, r3, #32
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e095      	b.n	800319a <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800306e:	2304      	movs	r3, #4
 8003070:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003072:	f7ff fac9 	bl	8002608 <HAL_GetTick>
 8003076:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003078:	e021      	b.n	80030be <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003080:	d01d      	beq.n	80030be <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003082:	f7ff fac1 	bl	8002608 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	429a      	cmp	r2, r3
 8003090:	d302      	bcc.n	8003098 <HAL_ADC_PollForConversion+0x9c>
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d112      	bne.n	80030be <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10b      	bne.n	80030be <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030aa:	f043 0204 	orr.w	r2, r3, #4
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e06d      	b.n	800319a <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	4013      	ands	r3, r2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d0d6      	beq.n	800307a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff fb71 	bl	80027c4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d01c      	beq.n	8003122 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	7f5b      	ldrb	r3, [r3, #29]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d118      	bne.n	8003122 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0308 	and.w	r3, r3, #8
 80030fa:	2b08      	cmp	r3, #8
 80030fc:	d111      	bne.n	8003122 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003102:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800310e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d105      	bne.n	8003122 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800311a:	f043 0201 	orr.w	r2, r3, #1
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a20      	ldr	r2, [pc, #128]	@ (80031a8 <HAL_ADC_PollForConversion+0x1ac>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d002      	beq.n	8003132 <HAL_ADC_PollForConversion+0x136>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	e001      	b.n	8003136 <HAL_ADC_PollForConversion+0x13a>
 8003132:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	6812      	ldr	r2, [r2, #0]
 800313a:	4293      	cmp	r3, r2
 800313c:	d008      	beq.n	8003150 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d005      	beq.n	8003150 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	2b05      	cmp	r3, #5
 8003148:	d002      	beq.n	8003150 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	2b09      	cmp	r3, #9
 800314e:	d104      	bne.n	800315a <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	61bb      	str	r3, [r7, #24]
 8003158:	e00d      	b.n	8003176 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a12      	ldr	r2, [pc, #72]	@ (80031a8 <HAL_ADC_PollForConversion+0x1ac>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d002      	beq.n	800316a <HAL_ADC_PollForConversion+0x16e>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	e001      	b.n	800316e <HAL_ADC_PollForConversion+0x172>
 800316a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800316e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	2b08      	cmp	r3, #8
 800317a:	d104      	bne.n	8003186 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2208      	movs	r2, #8
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	e008      	b.n	8003198 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d103      	bne.n	8003198 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	220c      	movs	r2, #12
 8003196:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3720      	adds	r7, #32
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	50000300 	.word	0x50000300
 80031a8:	50000100 	.word	0x50000100

080031ac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
	...

080031c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b0b6      	sub	sp, #216	@ 0xd8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031d2:	2300      	movs	r3, #0
 80031d4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d101      	bne.n	80031ea <HAL_ADC_ConfigChannel+0x22>
 80031e6:	2302      	movs	r3, #2
 80031e8:	e3c8      	b.n	800397c <HAL_ADC_ConfigChannel+0x7b4>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7ff fc52 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f040 83ad 	bne.w	800395e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6818      	ldr	r0, [r3, #0]
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	6859      	ldr	r1, [r3, #4]
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	461a      	mov	r2, r3
 8003212:	f7ff faea 	bl	80027ea <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff fc40 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 8003220:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff fc60 	bl	8002aee <LL_ADC_INJ_IsConversionOngoing>
 800322e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003232:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003236:	2b00      	cmp	r3, #0
 8003238:	f040 81d9 	bne.w	80035ee <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800323c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003240:	2b00      	cmp	r3, #0
 8003242:	f040 81d4 	bne.w	80035ee <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800324e:	d10f      	bne.n	8003270 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6818      	ldr	r0, [r3, #0]
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2200      	movs	r2, #0
 800325a:	4619      	mov	r1, r3
 800325c:	f7ff faf1 	bl	8002842 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003268:	4618      	mov	r0, r3
 800326a:	f7ff fa98 	bl	800279e <LL_ADC_SetSamplingTimeCommonConfig>
 800326e:	e00e      	b.n	800328e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6818      	ldr	r0, [r3, #0]
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	6819      	ldr	r1, [r3, #0]
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	461a      	mov	r2, r3
 800327e:	f7ff fae0 	bl	8002842 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2100      	movs	r1, #0
 8003288:	4618      	mov	r0, r3
 800328a:	f7ff fa88 	bl	800279e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	695a      	ldr	r2, [r3, #20]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	08db      	lsrs	r3, r3, #3
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	2b04      	cmp	r3, #4
 80032ae:	d022      	beq.n	80032f6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6818      	ldr	r0, [r3, #0]
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	6919      	ldr	r1, [r3, #16]
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80032c0:	f7ff f9e2 	bl	8002688 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6818      	ldr	r0, [r3, #0]
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	6919      	ldr	r1, [r3, #16]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	461a      	mov	r2, r3
 80032d2:	f7ff fa2e 	bl	8002732 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6818      	ldr	r0, [r3, #0]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d102      	bne.n	80032ec <HAL_ADC_ConfigChannel+0x124>
 80032e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032ea:	e000      	b.n	80032ee <HAL_ADC_ConfigChannel+0x126>
 80032ec:	2300      	movs	r3, #0
 80032ee:	461a      	mov	r2, r3
 80032f0:	f7ff fa3a 	bl	8002768 <LL_ADC_SetOffsetSaturation>
 80032f4:	e17b      	b.n	80035ee <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2100      	movs	r1, #0
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff f9e7 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8003302:	4603      	mov	r3, r0
 8003304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003308:	2b00      	cmp	r3, #0
 800330a:	d10a      	bne.n	8003322 <HAL_ADC_ConfigChannel+0x15a>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2100      	movs	r1, #0
 8003312:	4618      	mov	r0, r3
 8003314:	f7ff f9dc 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8003318:	4603      	mov	r3, r0
 800331a:	0e9b      	lsrs	r3, r3, #26
 800331c:	f003 021f 	and.w	r2, r3, #31
 8003320:	e01e      	b.n	8003360 <HAL_ADC_ConfigChannel+0x198>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2100      	movs	r1, #0
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff f9d1 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 800332e:	4603      	mov	r3, r0
 8003330:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003334:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003338:	fa93 f3a3 	rbit	r3, r3
 800333c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003340:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003344:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003348:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d101      	bne.n	8003354 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003350:	2320      	movs	r3, #32
 8003352:	e004      	b.n	800335e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003354:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003358:	fab3 f383 	clz	r3, r3
 800335c:	b2db      	uxtb	r3, r3
 800335e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003368:	2b00      	cmp	r3, #0
 800336a:	d105      	bne.n	8003378 <HAL_ADC_ConfigChannel+0x1b0>
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	0e9b      	lsrs	r3, r3, #26
 8003372:	f003 031f 	and.w	r3, r3, #31
 8003376:	e018      	b.n	80033aa <HAL_ADC_ConfigChannel+0x1e2>
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003380:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003384:	fa93 f3a3 	rbit	r3, r3
 8003388:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800338c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003390:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003394:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003398:	2b00      	cmp	r3, #0
 800339a:	d101      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 800339c:	2320      	movs	r3, #32
 800339e:	e004      	b.n	80033aa <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80033a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033a4:	fab3 f383 	clz	r3, r3
 80033a8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d106      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2200      	movs	r2, #0
 80033b4:	2100      	movs	r1, #0
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7ff f9a0 	bl	80026fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2101      	movs	r1, #1
 80033c2:	4618      	mov	r0, r3
 80033c4:	f7ff f984 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 80033c8:	4603      	mov	r3, r0
 80033ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10a      	bne.n	80033e8 <HAL_ADC_ConfigChannel+0x220>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2101      	movs	r1, #1
 80033d8:	4618      	mov	r0, r3
 80033da:	f7ff f979 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 80033de:	4603      	mov	r3, r0
 80033e0:	0e9b      	lsrs	r3, r3, #26
 80033e2:	f003 021f 	and.w	r2, r3, #31
 80033e6:	e01e      	b.n	8003426 <HAL_ADC_ConfigChannel+0x25e>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2101      	movs	r1, #1
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7ff f96e 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 80033f4:	4603      	mov	r3, r0
 80033f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80033fe:	fa93 f3a3 	rbit	r3, r3
 8003402:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003406:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800340a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800340e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003416:	2320      	movs	r3, #32
 8003418:	e004      	b.n	8003424 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800341a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800341e:	fab3 f383 	clz	r3, r3
 8003422:	b2db      	uxtb	r3, r3
 8003424:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800342e:	2b00      	cmp	r3, #0
 8003430:	d105      	bne.n	800343e <HAL_ADC_ConfigChannel+0x276>
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	0e9b      	lsrs	r3, r3, #26
 8003438:	f003 031f 	and.w	r3, r3, #31
 800343c:	e018      	b.n	8003470 <HAL_ADC_ConfigChannel+0x2a8>
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003446:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800344a:	fa93 f3a3 	rbit	r3, r3
 800344e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003452:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003456:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800345a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003462:	2320      	movs	r3, #32
 8003464:	e004      	b.n	8003470 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003466:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800346a:	fab3 f383 	clz	r3, r3
 800346e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003470:	429a      	cmp	r2, r3
 8003472:	d106      	bne.n	8003482 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2200      	movs	r2, #0
 800347a:	2101      	movs	r1, #1
 800347c:	4618      	mov	r0, r3
 800347e:	f7ff f93d 	bl	80026fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2102      	movs	r1, #2
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff f921 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 800348e:	4603      	mov	r3, r0
 8003490:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10a      	bne.n	80034ae <HAL_ADC_ConfigChannel+0x2e6>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	2102      	movs	r1, #2
 800349e:	4618      	mov	r0, r3
 80034a0:	f7ff f916 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 80034a4:	4603      	mov	r3, r0
 80034a6:	0e9b      	lsrs	r3, r3, #26
 80034a8:	f003 021f 	and.w	r2, r3, #31
 80034ac:	e01e      	b.n	80034ec <HAL_ADC_ConfigChannel+0x324>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2102      	movs	r1, #2
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7ff f90b 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 80034ba:	4603      	mov	r3, r0
 80034bc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80034c4:	fa93 f3a3 	rbit	r3, r3
 80034c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80034cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80034d4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d101      	bne.n	80034e0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80034dc:	2320      	movs	r3, #32
 80034de:	e004      	b.n	80034ea <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80034e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80034e4:	fab3 f383 	clz	r3, r3
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d105      	bne.n	8003504 <HAL_ADC_ConfigChannel+0x33c>
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	0e9b      	lsrs	r3, r3, #26
 80034fe:	f003 031f 	and.w	r3, r3, #31
 8003502:	e016      	b.n	8003532 <HAL_ADC_ConfigChannel+0x36a>
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003510:	fa93 f3a3 	rbit	r3, r3
 8003514:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003516:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003518:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800351c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003524:	2320      	movs	r3, #32
 8003526:	e004      	b.n	8003532 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003528:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800352c:	fab3 f383 	clz	r3, r3
 8003530:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003532:	429a      	cmp	r2, r3
 8003534:	d106      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2200      	movs	r2, #0
 800353c:	2102      	movs	r1, #2
 800353e:	4618      	mov	r0, r3
 8003540:	f7ff f8dc 	bl	80026fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2103      	movs	r1, #3
 800354a:	4618      	mov	r0, r3
 800354c:	f7ff f8c0 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8003550:	4603      	mov	r3, r0
 8003552:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10a      	bne.n	8003570 <HAL_ADC_ConfigChannel+0x3a8>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2103      	movs	r1, #3
 8003560:	4618      	mov	r0, r3
 8003562:	f7ff f8b5 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 8003566:	4603      	mov	r3, r0
 8003568:	0e9b      	lsrs	r3, r3, #26
 800356a:	f003 021f 	and.w	r2, r3, #31
 800356e:	e017      	b.n	80035a0 <HAL_ADC_ConfigChannel+0x3d8>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2103      	movs	r1, #3
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff f8aa 	bl	80026d0 <LL_ADC_GetOffsetChannel>
 800357c:	4603      	mov	r3, r0
 800357e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003580:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003582:	fa93 f3a3 	rbit	r3, r3
 8003586:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003588:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800358a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800358c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003592:	2320      	movs	r3, #32
 8003594:	e003      	b.n	800359e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003596:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003598:	fab3 f383 	clz	r3, r3
 800359c:	b2db      	uxtb	r3, r3
 800359e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d105      	bne.n	80035b8 <HAL_ADC_ConfigChannel+0x3f0>
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	0e9b      	lsrs	r3, r3, #26
 80035b2:	f003 031f 	and.w	r3, r3, #31
 80035b6:	e011      	b.n	80035dc <HAL_ADC_ConfigChannel+0x414>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035c0:	fa93 f3a3 	rbit	r3, r3
 80035c4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80035c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80035c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80035ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80035d0:	2320      	movs	r3, #32
 80035d2:	e003      	b.n	80035dc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80035d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80035d6:	fab3 f383 	clz	r3, r3
 80035da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80035dc:	429a      	cmp	r2, r3
 80035de:	d106      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2200      	movs	r2, #0
 80035e6:	2103      	movs	r1, #3
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7ff f887 	bl	80026fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7ff fa06 	bl	8002a04 <LL_ADC_IsEnabled>
 80035f8:	4603      	mov	r3, r0
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f040 8140 	bne.w	8003880 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6818      	ldr	r0, [r3, #0]
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	6819      	ldr	r1, [r3, #0]
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	461a      	mov	r2, r3
 800360e:	f7ff f943 	bl	8002898 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	4a8f      	ldr	r2, [pc, #572]	@ (8003854 <HAL_ADC_ConfigChannel+0x68c>)
 8003618:	4293      	cmp	r3, r2
 800361a:	f040 8131 	bne.w	8003880 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10b      	bne.n	8003646 <HAL_ADC_ConfigChannel+0x47e>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	0e9b      	lsrs	r3, r3, #26
 8003634:	3301      	adds	r3, #1
 8003636:	f003 031f 	and.w	r3, r3, #31
 800363a:	2b09      	cmp	r3, #9
 800363c:	bf94      	ite	ls
 800363e:	2301      	movls	r3, #1
 8003640:	2300      	movhi	r3, #0
 8003642:	b2db      	uxtb	r3, r3
 8003644:	e019      	b.n	800367a <HAL_ADC_ConfigChannel+0x4b2>
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800364e:	fa93 f3a3 	rbit	r3, r3
 8003652:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003654:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003656:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003658:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800365a:	2b00      	cmp	r3, #0
 800365c:	d101      	bne.n	8003662 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800365e:	2320      	movs	r3, #32
 8003660:	e003      	b.n	800366a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003662:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003664:	fab3 f383 	clz	r3, r3
 8003668:	b2db      	uxtb	r3, r3
 800366a:	3301      	adds	r3, #1
 800366c:	f003 031f 	and.w	r3, r3, #31
 8003670:	2b09      	cmp	r3, #9
 8003672:	bf94      	ite	ls
 8003674:	2301      	movls	r3, #1
 8003676:	2300      	movhi	r3, #0
 8003678:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800367a:	2b00      	cmp	r3, #0
 800367c:	d079      	beq.n	8003772 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003686:	2b00      	cmp	r3, #0
 8003688:	d107      	bne.n	800369a <HAL_ADC_ConfigChannel+0x4d2>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	0e9b      	lsrs	r3, r3, #26
 8003690:	3301      	adds	r3, #1
 8003692:	069b      	lsls	r3, r3, #26
 8003694:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003698:	e015      	b.n	80036c6 <HAL_ADC_ConfigChannel+0x4fe>
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036a2:	fa93 f3a3 	rbit	r3, r3
 80036a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80036a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036aa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80036ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80036b2:	2320      	movs	r3, #32
 80036b4:	e003      	b.n	80036be <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80036b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036b8:	fab3 f383 	clz	r3, r3
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	3301      	adds	r3, #1
 80036c0:	069b      	lsls	r3, r3, #26
 80036c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d109      	bne.n	80036e6 <HAL_ADC_ConfigChannel+0x51e>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	0e9b      	lsrs	r3, r3, #26
 80036d8:	3301      	adds	r3, #1
 80036da:	f003 031f 	and.w	r3, r3, #31
 80036de:	2101      	movs	r1, #1
 80036e0:	fa01 f303 	lsl.w	r3, r1, r3
 80036e4:	e017      	b.n	8003716 <HAL_ADC_ConfigChannel+0x54e>
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036ee:	fa93 f3a3 	rbit	r3, r3
 80036f2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80036f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80036f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80036f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80036fe:	2320      	movs	r3, #32
 8003700:	e003      	b.n	800370a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003702:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003704:	fab3 f383 	clz	r3, r3
 8003708:	b2db      	uxtb	r3, r3
 800370a:	3301      	adds	r3, #1
 800370c:	f003 031f 	and.w	r3, r3, #31
 8003710:	2101      	movs	r1, #1
 8003712:	fa01 f303 	lsl.w	r3, r1, r3
 8003716:	ea42 0103 	orr.w	r1, r2, r3
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10a      	bne.n	800373c <HAL_ADC_ConfigChannel+0x574>
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	0e9b      	lsrs	r3, r3, #26
 800372c:	3301      	adds	r3, #1
 800372e:	f003 021f 	and.w	r2, r3, #31
 8003732:	4613      	mov	r3, r2
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	4413      	add	r3, r2
 8003738:	051b      	lsls	r3, r3, #20
 800373a:	e018      	b.n	800376e <HAL_ADC_ConfigChannel+0x5a6>
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003744:	fa93 f3a3 	rbit	r3, r3
 8003748:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800374a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800374c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800374e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003754:	2320      	movs	r3, #32
 8003756:	e003      	b.n	8003760 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800375a:	fab3 f383 	clz	r3, r3
 800375e:	b2db      	uxtb	r3, r3
 8003760:	3301      	adds	r3, #1
 8003762:	f003 021f 	and.w	r2, r3, #31
 8003766:	4613      	mov	r3, r2
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	4413      	add	r3, r2
 800376c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800376e:	430b      	orrs	r3, r1
 8003770:	e081      	b.n	8003876 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800377a:	2b00      	cmp	r3, #0
 800377c:	d107      	bne.n	800378e <HAL_ADC_ConfigChannel+0x5c6>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	0e9b      	lsrs	r3, r3, #26
 8003784:	3301      	adds	r3, #1
 8003786:	069b      	lsls	r3, r3, #26
 8003788:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800378c:	e015      	b.n	80037ba <HAL_ADC_ConfigChannel+0x5f2>
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003796:	fa93 f3a3 	rbit	r3, r3
 800379a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800379c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800379e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80037a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80037a6:	2320      	movs	r3, #32
 80037a8:	e003      	b.n	80037b2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80037aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ac:	fab3 f383 	clz	r3, r3
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	3301      	adds	r3, #1
 80037b4:	069b      	lsls	r3, r3, #26
 80037b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d109      	bne.n	80037da <HAL_ADC_ConfigChannel+0x612>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	0e9b      	lsrs	r3, r3, #26
 80037cc:	3301      	adds	r3, #1
 80037ce:	f003 031f 	and.w	r3, r3, #31
 80037d2:	2101      	movs	r1, #1
 80037d4:	fa01 f303 	lsl.w	r3, r1, r3
 80037d8:	e017      	b.n	800380a <HAL_ADC_ConfigChannel+0x642>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e0:	6a3b      	ldr	r3, [r7, #32]
 80037e2:	fa93 f3a3 	rbit	r3, r3
 80037e6:	61fb      	str	r3, [r7, #28]
  return result;
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80037ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80037f2:	2320      	movs	r3, #32
 80037f4:	e003      	b.n	80037fe <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80037f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f8:	fab3 f383 	clz	r3, r3
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	3301      	adds	r3, #1
 8003800:	f003 031f 	and.w	r3, r3, #31
 8003804:	2101      	movs	r1, #1
 8003806:	fa01 f303 	lsl.w	r3, r1, r3
 800380a:	ea42 0103 	orr.w	r1, r2, r3
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10d      	bne.n	8003836 <HAL_ADC_ConfigChannel+0x66e>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	0e9b      	lsrs	r3, r3, #26
 8003820:	3301      	adds	r3, #1
 8003822:	f003 021f 	and.w	r2, r3, #31
 8003826:	4613      	mov	r3, r2
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	4413      	add	r3, r2
 800382c:	3b1e      	subs	r3, #30
 800382e:	051b      	lsls	r3, r3, #20
 8003830:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003834:	e01e      	b.n	8003874 <HAL_ADC_ConfigChannel+0x6ac>
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	fa93 f3a3 	rbit	r3, r3
 8003842:	613b      	str	r3, [r7, #16]
  return result;
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d104      	bne.n	8003858 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800384e:	2320      	movs	r3, #32
 8003850:	e006      	b.n	8003860 <HAL_ADC_ConfigChannel+0x698>
 8003852:	bf00      	nop
 8003854:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	fab3 f383 	clz	r3, r3
 800385e:	b2db      	uxtb	r3, r3
 8003860:	3301      	adds	r3, #1
 8003862:	f003 021f 	and.w	r2, r3, #31
 8003866:	4613      	mov	r3, r2
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	4413      	add	r3, r2
 800386c:	3b1e      	subs	r3, #30
 800386e:	051b      	lsls	r3, r3, #20
 8003870:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003874:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800387a:	4619      	mov	r1, r3
 800387c:	f7fe ffe1 	bl	8002842 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	4b3f      	ldr	r3, [pc, #252]	@ (8003984 <HAL_ADC_ConfigChannel+0x7bc>)
 8003886:	4013      	ands	r3, r2
 8003888:	2b00      	cmp	r3, #0
 800388a:	d071      	beq.n	8003970 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800388c:	483e      	ldr	r0, [pc, #248]	@ (8003988 <HAL_ADC_ConfigChannel+0x7c0>)
 800388e:	f7fe feed 	bl	800266c <LL_ADC_GetCommonPathInternalCh>
 8003892:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a3c      	ldr	r2, [pc, #240]	@ (800398c <HAL_ADC_ConfigChannel+0x7c4>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d004      	beq.n	80038aa <HAL_ADC_ConfigChannel+0x6e2>
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a3a      	ldr	r2, [pc, #232]	@ (8003990 <HAL_ADC_ConfigChannel+0x7c8>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d127      	bne.n	80038fa <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d121      	bne.n	80038fa <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038be:	d157      	bne.n	8003970 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80038c4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80038c8:	4619      	mov	r1, r3
 80038ca:	482f      	ldr	r0, [pc, #188]	@ (8003988 <HAL_ADC_ConfigChannel+0x7c0>)
 80038cc:	f7fe febb 	bl	8002646 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038d0:	4b30      	ldr	r3, [pc, #192]	@ (8003994 <HAL_ADC_ConfigChannel+0x7cc>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	099b      	lsrs	r3, r3, #6
 80038d6:	4a30      	ldr	r2, [pc, #192]	@ (8003998 <HAL_ADC_ConfigChannel+0x7d0>)
 80038d8:	fba2 2303 	umull	r2, r3, r2, r3
 80038dc:	099b      	lsrs	r3, r3, #6
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	4613      	mov	r3, r2
 80038e2:	005b      	lsls	r3, r3, #1
 80038e4:	4413      	add	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80038ea:	e002      	b.n	80038f2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	3b01      	subs	r3, #1
 80038f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1f9      	bne.n	80038ec <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038f8:	e03a      	b.n	8003970 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a27      	ldr	r2, [pc, #156]	@ (800399c <HAL_ADC_ConfigChannel+0x7d4>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d113      	bne.n	800392c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003904:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003908:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d10d      	bne.n	800392c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a22      	ldr	r2, [pc, #136]	@ (80039a0 <HAL_ADC_ConfigChannel+0x7d8>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d02a      	beq.n	8003970 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800391a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800391e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003922:	4619      	mov	r1, r3
 8003924:	4818      	ldr	r0, [pc, #96]	@ (8003988 <HAL_ADC_ConfigChannel+0x7c0>)
 8003926:	f7fe fe8e 	bl	8002646 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800392a:	e021      	b.n	8003970 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a1c      	ldr	r2, [pc, #112]	@ (80039a4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d11c      	bne.n	8003970 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003936:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800393a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d116      	bne.n	8003970 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a16      	ldr	r2, [pc, #88]	@ (80039a0 <HAL_ADC_ConfigChannel+0x7d8>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d011      	beq.n	8003970 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800394c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003950:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003954:	4619      	mov	r1, r3
 8003956:	480c      	ldr	r0, [pc, #48]	@ (8003988 <HAL_ADC_ConfigChannel+0x7c0>)
 8003958:	f7fe fe75 	bl	8002646 <LL_ADC_SetCommonPathInternalCh>
 800395c:	e008      	b.n	8003970 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003962:	f043 0220 	orr.w	r2, r3, #32
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003978:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800397c:	4618      	mov	r0, r3
 800397e:	37d8      	adds	r7, #216	@ 0xd8
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	80080000 	.word	0x80080000
 8003988:	50000300 	.word	0x50000300
 800398c:	c3210000 	.word	0xc3210000
 8003990:	90c00010 	.word	0x90c00010
 8003994:	20000000 	.word	0x20000000
 8003998:	053e2d63 	.word	0x053e2d63
 800399c:	c7520000 	.word	0xc7520000
 80039a0:	50000100 	.word	0x50000100
 80039a4:	cb840000 	.word	0xcb840000

080039a8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b088      	sub	sp, #32
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80039b2:	2300      	movs	r3, #0
 80039b4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff f86e 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 80039c4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7ff f88f 	bl	8002aee <LL_ADC_INJ_IsConversionOngoing>
 80039d0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d103      	bne.n	80039e0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	f000 8098 	beq.w	8003b10 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d02a      	beq.n	8003a44 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	7f5b      	ldrb	r3, [r3, #29]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d126      	bne.n	8003a44 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	7f1b      	ldrb	r3, [r3, #28]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d122      	bne.n	8003a44 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80039fe:	2301      	movs	r3, #1
 8003a00:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003a02:	e014      	b.n	8003a2e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	4a45      	ldr	r2, [pc, #276]	@ (8003b1c <ADC_ConversionStop+0x174>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d90d      	bls.n	8003a28 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a10:	f043 0210 	orr.w	r2, r3, #16
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a1c:	f043 0201 	orr.w	r2, r3, #1
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	e074      	b.n	8003b12 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a38:	2b40      	cmp	r3, #64	@ 0x40
 8003a3a:	d1e3      	bne.n	8003a04 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2240      	movs	r2, #64	@ 0x40
 8003a42:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d014      	beq.n	8003a74 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7ff f826 	bl	8002aa0 <LL_ADC_REG_IsConversionOngoing>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00c      	beq.n	8003a74 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fe ffe3 	bl	8002a2a <LL_ADC_IsDisableOngoing>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d104      	bne.n	8003a74 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7ff f802 	bl	8002a78 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d014      	beq.n	8003aa4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff f835 	bl	8002aee <LL_ADC_INJ_IsConversionOngoing>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00c      	beq.n	8003aa4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7fe ffcb 	bl	8002a2a <LL_ADC_IsDisableOngoing>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d104      	bne.n	8003aa4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7ff f811 	bl	8002ac6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d005      	beq.n	8003ab6 <ADC_ConversionStop+0x10e>
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d105      	bne.n	8003abc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003ab0:	230c      	movs	r3, #12
 8003ab2:	617b      	str	r3, [r7, #20]
        break;
 8003ab4:	e005      	b.n	8003ac2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003ab6:	2308      	movs	r3, #8
 8003ab8:	617b      	str	r3, [r7, #20]
        break;
 8003aba:	e002      	b.n	8003ac2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003abc:	2304      	movs	r3, #4
 8003abe:	617b      	str	r3, [r7, #20]
        break;
 8003ac0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003ac2:	f7fe fda1 	bl	8002608 <HAL_GetTick>
 8003ac6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003ac8:	e01b      	b.n	8003b02 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003aca:	f7fe fd9d 	bl	8002608 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b05      	cmp	r3, #5
 8003ad6:	d914      	bls.n	8003b02 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689a      	ldr	r2, [r3, #8]
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00d      	beq.n	8003b02 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aea:	f043 0210 	orr.w	r2, r3, #16
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003af6:	f043 0201 	orr.w	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e007      	b.n	8003b12 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689a      	ldr	r2, [r3, #8]
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1dc      	bne.n	8003aca <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3720      	adds	r7, #32
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	a33fffff 	.word	0xa33fffff

08003b20 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7fe ff67 	bl	8002a04 <LL_ADC_IsEnabled>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d169      	bne.n	8003c10 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689a      	ldr	r2, [r3, #8]
 8003b42:	4b36      	ldr	r3, [pc, #216]	@ (8003c1c <ADC_Enable+0xfc>)
 8003b44:	4013      	ands	r3, r2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00d      	beq.n	8003b66 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b4e:	f043 0210 	orr.w	r2, r3, #16
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b5a:	f043 0201 	orr.w	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e055      	b.n	8003c12 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7fe ff22 	bl	80029b4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003b70:	482b      	ldr	r0, [pc, #172]	@ (8003c20 <ADC_Enable+0x100>)
 8003b72:	f7fe fd7b 	bl	800266c <LL_ADC_GetCommonPathInternalCh>
 8003b76:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003b78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d013      	beq.n	8003ba8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b80:	4b28      	ldr	r3, [pc, #160]	@ (8003c24 <ADC_Enable+0x104>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	099b      	lsrs	r3, r3, #6
 8003b86:	4a28      	ldr	r2, [pc, #160]	@ (8003c28 <ADC_Enable+0x108>)
 8003b88:	fba2 2303 	umull	r2, r3, r2, r3
 8003b8c:	099b      	lsrs	r3, r3, #6
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	4613      	mov	r3, r2
 8003b92:	005b      	lsls	r3, r3, #1
 8003b94:	4413      	add	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003b9a:	e002      	b.n	8003ba2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1f9      	bne.n	8003b9c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003ba8:	f7fe fd2e 	bl	8002608 <HAL_GetTick>
 8003bac:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bae:	e028      	b.n	8003c02 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f7fe ff25 	bl	8002a04 <LL_ADC_IsEnabled>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d104      	bne.n	8003bca <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7fe fef5 	bl	80029b4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003bca:	f7fe fd1d 	bl	8002608 <HAL_GetTick>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	1ad3      	subs	r3, r2, r3
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d914      	bls.n	8003c02 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d00d      	beq.n	8003c02 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bea:	f043 0210 	orr.w	r2, r3, #16
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bf6:	f043 0201 	orr.w	r2, r3, #1
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e007      	b.n	8003c12 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d1cf      	bne.n	8003bb0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3710      	adds	r7, #16
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	8000003f 	.word	0x8000003f
 8003c20:	50000300 	.word	0x50000300
 8003c24:	20000000 	.word	0x20000000
 8003c28:	053e2d63 	.word	0x053e2d63

08003c2c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fe fef6 	bl	8002a2a <LL_ADC_IsDisableOngoing>
 8003c3e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7fe fedd 	bl	8002a04 <LL_ADC_IsEnabled>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d047      	beq.n	8003ce0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d144      	bne.n	8003ce0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f003 030d 	and.w	r3, r3, #13
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d10c      	bne.n	8003c7e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fe feb7 	bl	80029dc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2203      	movs	r2, #3
 8003c74:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c76:	f7fe fcc7 	bl	8002608 <HAL_GetTick>
 8003c7a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c7c:	e029      	b.n	8003cd2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c82:	f043 0210 	orr.w	r2, r3, #16
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c8e:	f043 0201 	orr.w	r2, r3, #1
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e023      	b.n	8003ce2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c9a:	f7fe fcb5 	bl	8002608 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d914      	bls.n	8003cd2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00d      	beq.n	8003cd2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cba:	f043 0210 	orr.w	r2, r3, #16
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cc6:	f043 0201 	orr.w	r2, r3, #1
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e007      	b.n	8003ce2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f003 0301 	and.w	r3, r3, #1
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d1dc      	bne.n	8003c9a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3710      	adds	r7, #16
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <LL_ADC_IsEnabled>:
{
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f003 0301 	and.w	r3, r3, #1
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d101      	bne.n	8003d02 <LL_ADC_IsEnabled+0x18>
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e000      	b.n	8003d04 <LL_ADC_IsEnabled+0x1a>
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <LL_ADC_REG_IsConversionOngoing>:
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 0304 	and.w	r3, r3, #4
 8003d20:	2b04      	cmp	r3, #4
 8003d22:	d101      	bne.n	8003d28 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003d24:	2301      	movs	r3, #1
 8003d26:	e000      	b.n	8003d2a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
	...

08003d38 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003d38:	b590      	push	{r4, r7, lr}
 8003d3a:	b0a1      	sub	sp, #132	@ 0x84
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d101      	bne.n	8003d56 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003d52:	2302      	movs	r3, #2
 8003d54:	e08b      	b.n	8003e6e <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2201      	movs	r2, #1
 8003d5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003d5e:	2300      	movs	r3, #0
 8003d60:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003d62:	2300      	movs	r3, #0
 8003d64:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d6e:	d102      	bne.n	8003d76 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003d70:	4b41      	ldr	r3, [pc, #260]	@ (8003e78 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003d72:	60bb      	str	r3, [r7, #8]
 8003d74:	e001      	b.n	8003d7a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003d76:	2300      	movs	r3, #0
 8003d78:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d10b      	bne.n	8003d98 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d84:	f043 0220 	orr.w	r2, r3, #32
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e06a      	b.n	8003e6e <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7ff ffb8 	bl	8003d10 <LL_ADC_REG_IsConversionOngoing>
 8003da0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7ff ffb2 	bl	8003d10 <LL_ADC_REG_IsConversionOngoing>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d14c      	bne.n	8003e4c <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003db2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d149      	bne.n	8003e4c <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003db8:	4b30      	ldr	r3, [pc, #192]	@ (8003e7c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003dba:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d028      	beq.n	8003e16 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003dc4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	6859      	ldr	r1, [r3, #4]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003dd6:	035b      	lsls	r3, r3, #13
 8003dd8:	430b      	orrs	r3, r1
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dde:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003de0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003de4:	f7ff ff81 	bl	8003cea <LL_ADC_IsEnabled>
 8003de8:	4604      	mov	r4, r0
 8003dea:	4823      	ldr	r0, [pc, #140]	@ (8003e78 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003dec:	f7ff ff7d 	bl	8003cea <LL_ADC_IsEnabled>
 8003df0:	4603      	mov	r3, r0
 8003df2:	4323      	orrs	r3, r4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d133      	bne.n	8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003df8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003e00:	f023 030f 	bic.w	r3, r3, #15
 8003e04:	683a      	ldr	r2, [r7, #0]
 8003e06:	6811      	ldr	r1, [r2, #0]
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	6892      	ldr	r2, [r2, #8]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e12:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003e14:	e024      	b.n	8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003e16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e20:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e22:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003e26:	f7ff ff60 	bl	8003cea <LL_ADC_IsEnabled>
 8003e2a:	4604      	mov	r4, r0
 8003e2c:	4812      	ldr	r0, [pc, #72]	@ (8003e78 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003e2e:	f7ff ff5c 	bl	8003cea <LL_ADC_IsEnabled>
 8003e32:	4603      	mov	r3, r0
 8003e34:	4323      	orrs	r3, r4
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d112      	bne.n	8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003e3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003e42:	f023 030f 	bic.w	r3, r3, #15
 8003e46:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003e48:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003e4a:	e009      	b.n	8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e50:	f043 0220 	orr.w	r2, r3, #32
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003e5e:	e000      	b.n	8003e62 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003e60:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003e6a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3784      	adds	r7, #132	@ 0x84
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd90      	pop	{r4, r7, pc}
 8003e76:	bf00      	nop
 8003e78:	50000100 	.word	0x50000100
 8003e7c:	50000300 	.word	0x50000300

08003e80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b085      	sub	sp, #20
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e90:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e96:	68ba      	ldr	r2, [r7, #8]
 8003e98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ea8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003eac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003eb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003eb2:	4a04      	ldr	r2, [pc, #16]	@ (8003ec4 <__NVIC_SetPriorityGrouping+0x44>)
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	60d3      	str	r3, [r2, #12]
}
 8003eb8:	bf00      	nop
 8003eba:	3714      	adds	r7, #20
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	e000ed00 	.word	0xe000ed00

08003ec8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ecc:	4b04      	ldr	r3, [pc, #16]	@ (8003ee0 <__NVIC_GetPriorityGrouping+0x18>)
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	0a1b      	lsrs	r3, r3, #8
 8003ed2:	f003 0307 	and.w	r3, r3, #7
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	e000ed00 	.word	0xe000ed00

08003ee4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	4603      	mov	r3, r0
 8003eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	db0b      	blt.n	8003f0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ef6:	79fb      	ldrb	r3, [r7, #7]
 8003ef8:	f003 021f 	and.w	r2, r3, #31
 8003efc:	4907      	ldr	r1, [pc, #28]	@ (8003f1c <__NVIC_EnableIRQ+0x38>)
 8003efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f02:	095b      	lsrs	r3, r3, #5
 8003f04:	2001      	movs	r0, #1
 8003f06:	fa00 f202 	lsl.w	r2, r0, r2
 8003f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f0e:	bf00      	nop
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	e000e100 	.word	0xe000e100

08003f20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	4603      	mov	r3, r0
 8003f28:	6039      	str	r1, [r7, #0]
 8003f2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	db0a      	blt.n	8003f4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	b2da      	uxtb	r2, r3
 8003f38:	490c      	ldr	r1, [pc, #48]	@ (8003f6c <__NVIC_SetPriority+0x4c>)
 8003f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f3e:	0112      	lsls	r2, r2, #4
 8003f40:	b2d2      	uxtb	r2, r2
 8003f42:	440b      	add	r3, r1
 8003f44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f48:	e00a      	b.n	8003f60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	4908      	ldr	r1, [pc, #32]	@ (8003f70 <__NVIC_SetPriority+0x50>)
 8003f50:	79fb      	ldrb	r3, [r7, #7]
 8003f52:	f003 030f 	and.w	r3, r3, #15
 8003f56:	3b04      	subs	r3, #4
 8003f58:	0112      	lsls	r2, r2, #4
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	761a      	strb	r2, [r3, #24]
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr
 8003f6c:	e000e100 	.word	0xe000e100
 8003f70:	e000ed00 	.word	0xe000ed00

08003f74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b089      	sub	sp, #36	@ 0x24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	60f8      	str	r0, [r7, #12]
 8003f7c:	60b9      	str	r1, [r7, #8]
 8003f7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f003 0307 	and.w	r3, r3, #7
 8003f86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	f1c3 0307 	rsb	r3, r3, #7
 8003f8e:	2b04      	cmp	r3, #4
 8003f90:	bf28      	it	cs
 8003f92:	2304      	movcs	r3, #4
 8003f94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	3304      	adds	r3, #4
 8003f9a:	2b06      	cmp	r3, #6
 8003f9c:	d902      	bls.n	8003fa4 <NVIC_EncodePriority+0x30>
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	3b03      	subs	r3, #3
 8003fa2:	e000      	b.n	8003fa6 <NVIC_EncodePriority+0x32>
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	43da      	mvns	r2, r3
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	401a      	ands	r2, r3
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fbc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fc6:	43d9      	mvns	r1, r3
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fcc:	4313      	orrs	r3, r2
         );
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3724      	adds	r7, #36	@ 0x24
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
	...

08003fdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fec:	d301      	bcc.n	8003ff2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e00f      	b.n	8004012 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ff2:	4a0a      	ldr	r2, [pc, #40]	@ (800401c <SysTick_Config+0x40>)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ffa:	210f      	movs	r1, #15
 8003ffc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004000:	f7ff ff8e 	bl	8003f20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004004:	4b05      	ldr	r3, [pc, #20]	@ (800401c <SysTick_Config+0x40>)
 8004006:	2200      	movs	r2, #0
 8004008:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800400a:	4b04      	ldr	r3, [pc, #16]	@ (800401c <SysTick_Config+0x40>)
 800400c:	2207      	movs	r2, #7
 800400e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	e000e010 	.word	0xe000e010

08004020 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f7ff ff29 	bl	8003e80 <__NVIC_SetPriorityGrouping>
}
 800402e:	bf00      	nop
 8004030:	3708      	adds	r7, #8
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b086      	sub	sp, #24
 800403a:	af00      	add	r7, sp, #0
 800403c:	4603      	mov	r3, r0
 800403e:	60b9      	str	r1, [r7, #8]
 8004040:	607a      	str	r2, [r7, #4]
 8004042:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004044:	f7ff ff40 	bl	8003ec8 <__NVIC_GetPriorityGrouping>
 8004048:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	68b9      	ldr	r1, [r7, #8]
 800404e:	6978      	ldr	r0, [r7, #20]
 8004050:	f7ff ff90 	bl	8003f74 <NVIC_EncodePriority>
 8004054:	4602      	mov	r2, r0
 8004056:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800405a:	4611      	mov	r1, r2
 800405c:	4618      	mov	r0, r3
 800405e:	f7ff ff5f 	bl	8003f20 <__NVIC_SetPriority>
}
 8004062:	bf00      	nop
 8004064:	3718      	adds	r7, #24
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b082      	sub	sp, #8
 800406e:	af00      	add	r7, sp, #0
 8004070:	4603      	mov	r3, r0
 8004072:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004078:	4618      	mov	r0, r3
 800407a:	f7ff ff33 	bl	8003ee4 <__NVIC_EnableIRQ>
}
 800407e:	bf00      	nop
 8004080:	3708      	adds	r7, #8
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b082      	sub	sp, #8
 800408a:	af00      	add	r7, sp, #0
 800408c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f7ff ffa4 	bl	8003fdc <SysTick_Config>
 8004094:	4603      	mov	r3, r0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3708      	adds	r7, #8
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800409e:	b480      	push	{r7}
 80040a0:	b085      	sub	sp, #20
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040a6:	2300      	movs	r3, #0
 80040a8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d005      	beq.n	80040c2 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2204      	movs	r2, #4
 80040ba:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	73fb      	strb	r3, [r7, #15]
 80040c0:	e037      	b.n	8004132 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 020e 	bic.w	r2, r2, #14
 80040d0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040dc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80040e0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 0201 	bic.w	r2, r2, #1
 80040f0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f6:	f003 021f 	and.w	r2, r3, #31
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fe:	2101      	movs	r1, #1
 8004100:	fa01 f202 	lsl.w	r2, r1, r2
 8004104:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800410e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004114:	2b00      	cmp	r3, #0
 8004116:	d00c      	beq.n	8004132 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004122:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004126:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004130:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004142:	7bfb      	ldrb	r3, [r7, #15]
}
 8004144:	4618      	mov	r0, r3
 8004146:	3714      	adds	r7, #20
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004158:	2300      	movs	r3, #0
 800415a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d00d      	beq.n	8004184 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2204      	movs	r2, #4
 800416c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	73fb      	strb	r3, [r7, #15]
 8004182:	e047      	b.n	8004214 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 020e 	bic.w	r2, r2, #14
 8004192:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0201 	bic.w	r2, r2, #1
 80041a2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b8:	f003 021f 	and.w	r2, r3, #31
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c0:	2101      	movs	r1, #1
 80041c2:	fa01 f202 	lsl.w	r2, r1, r2
 80041c6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80041d0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00c      	beq.n	80041f4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80041e8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80041f2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2201      	movs	r2, #1
 80041f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004208:	2b00      	cmp	r3, #0
 800420a:	d003      	beq.n	8004214 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	4798      	blx	r3
    }
  }
  return status;
 8004214:	7bfb      	ldrb	r3, [r7, #15]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
	...

08004220 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004220:	b480      	push	{r7}
 8004222:	b087      	sub	sp, #28
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800422a:	2300      	movs	r3, #0
 800422c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800422e:	e15a      	b.n	80044e6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	2101      	movs	r1, #1
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	fa01 f303 	lsl.w	r3, r1, r3
 800423c:	4013      	ands	r3, r2
 800423e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2b00      	cmp	r3, #0
 8004244:	f000 814c 	beq.w	80044e0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f003 0303 	and.w	r3, r3, #3
 8004250:	2b01      	cmp	r3, #1
 8004252:	d005      	beq.n	8004260 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800425c:	2b02      	cmp	r3, #2
 800425e:	d130      	bne.n	80042c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	005b      	lsls	r3, r3, #1
 800426a:	2203      	movs	r2, #3
 800426c:	fa02 f303 	lsl.w	r3, r2, r3
 8004270:	43db      	mvns	r3, r3
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	4013      	ands	r3, r2
 8004276:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	68da      	ldr	r2, [r3, #12]
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	fa02 f303 	lsl.w	r3, r2, r3
 8004284:	693a      	ldr	r2, [r7, #16]
 8004286:	4313      	orrs	r3, r2
 8004288:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004296:	2201      	movs	r2, #1
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	fa02 f303 	lsl.w	r3, r2, r3
 800429e:	43db      	mvns	r3, r3
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	4013      	ands	r3, r2
 80042a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	091b      	lsrs	r3, r3, #4
 80042ac:	f003 0201 	and.w	r2, r3, #1
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	fa02 f303 	lsl.w	r3, r2, r3
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	2b03      	cmp	r3, #3
 80042cc:	d017      	beq.n	80042fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	005b      	lsls	r3, r3, #1
 80042d8:	2203      	movs	r2, #3
 80042da:	fa02 f303 	lsl.w	r3, r2, r3
 80042de:	43db      	mvns	r3, r3
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	4013      	ands	r3, r2
 80042e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	689a      	ldr	r2, [r3, #8]
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	fa02 f303 	lsl.w	r3, r2, r3
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f003 0303 	and.w	r3, r3, #3
 8004306:	2b02      	cmp	r3, #2
 8004308:	d123      	bne.n	8004352 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	08da      	lsrs	r2, r3, #3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	3208      	adds	r2, #8
 8004312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004316:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f003 0307 	and.w	r3, r3, #7
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	220f      	movs	r2, #15
 8004322:	fa02 f303 	lsl.w	r3, r2, r3
 8004326:	43db      	mvns	r3, r3
 8004328:	693a      	ldr	r2, [r7, #16]
 800432a:	4013      	ands	r3, r2
 800432c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	691a      	ldr	r2, [r3, #16]
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	f003 0307 	and.w	r3, r3, #7
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	fa02 f303 	lsl.w	r3, r2, r3
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	4313      	orrs	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	08da      	lsrs	r2, r3, #3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	3208      	adds	r2, #8
 800434c:	6939      	ldr	r1, [r7, #16]
 800434e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	005b      	lsls	r3, r3, #1
 800435c:	2203      	movs	r2, #3
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	43db      	mvns	r3, r3
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	4013      	ands	r3, r2
 8004368:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f003 0203 	and.w	r2, r3, #3
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	fa02 f303 	lsl.w	r3, r2, r3
 800437a:	693a      	ldr	r2, [r7, #16]
 800437c:	4313      	orrs	r3, r2
 800437e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	693a      	ldr	r2, [r7, #16]
 8004384:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800438e:	2b00      	cmp	r3, #0
 8004390:	f000 80a6 	beq.w	80044e0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004394:	4b5b      	ldr	r3, [pc, #364]	@ (8004504 <HAL_GPIO_Init+0x2e4>)
 8004396:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004398:	4a5a      	ldr	r2, [pc, #360]	@ (8004504 <HAL_GPIO_Init+0x2e4>)
 800439a:	f043 0301 	orr.w	r3, r3, #1
 800439e:	6613      	str	r3, [r2, #96]	@ 0x60
 80043a0:	4b58      	ldr	r3, [pc, #352]	@ (8004504 <HAL_GPIO_Init+0x2e4>)
 80043a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043a4:	f003 0301 	and.w	r3, r3, #1
 80043a8:	60bb      	str	r3, [r7, #8]
 80043aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043ac:	4a56      	ldr	r2, [pc, #344]	@ (8004508 <HAL_GPIO_Init+0x2e8>)
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	089b      	lsrs	r3, r3, #2
 80043b2:	3302      	adds	r3, #2
 80043b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f003 0303 	and.w	r3, r3, #3
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	220f      	movs	r2, #15
 80043c4:	fa02 f303 	lsl.w	r3, r2, r3
 80043c8:	43db      	mvns	r3, r3
 80043ca:	693a      	ldr	r2, [r7, #16]
 80043cc:	4013      	ands	r3, r2
 80043ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80043d6:	d01f      	beq.n	8004418 <HAL_GPIO_Init+0x1f8>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a4c      	ldr	r2, [pc, #304]	@ (800450c <HAL_GPIO_Init+0x2ec>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d019      	beq.n	8004414 <HAL_GPIO_Init+0x1f4>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a4b      	ldr	r2, [pc, #300]	@ (8004510 <HAL_GPIO_Init+0x2f0>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d013      	beq.n	8004410 <HAL_GPIO_Init+0x1f0>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a4a      	ldr	r2, [pc, #296]	@ (8004514 <HAL_GPIO_Init+0x2f4>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d00d      	beq.n	800440c <HAL_GPIO_Init+0x1ec>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a49      	ldr	r2, [pc, #292]	@ (8004518 <HAL_GPIO_Init+0x2f8>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d007      	beq.n	8004408 <HAL_GPIO_Init+0x1e8>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a48      	ldr	r2, [pc, #288]	@ (800451c <HAL_GPIO_Init+0x2fc>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d101      	bne.n	8004404 <HAL_GPIO_Init+0x1e4>
 8004400:	2305      	movs	r3, #5
 8004402:	e00a      	b.n	800441a <HAL_GPIO_Init+0x1fa>
 8004404:	2306      	movs	r3, #6
 8004406:	e008      	b.n	800441a <HAL_GPIO_Init+0x1fa>
 8004408:	2304      	movs	r3, #4
 800440a:	e006      	b.n	800441a <HAL_GPIO_Init+0x1fa>
 800440c:	2303      	movs	r3, #3
 800440e:	e004      	b.n	800441a <HAL_GPIO_Init+0x1fa>
 8004410:	2302      	movs	r3, #2
 8004412:	e002      	b.n	800441a <HAL_GPIO_Init+0x1fa>
 8004414:	2301      	movs	r3, #1
 8004416:	e000      	b.n	800441a <HAL_GPIO_Init+0x1fa>
 8004418:	2300      	movs	r3, #0
 800441a:	697a      	ldr	r2, [r7, #20]
 800441c:	f002 0203 	and.w	r2, r2, #3
 8004420:	0092      	lsls	r2, r2, #2
 8004422:	4093      	lsls	r3, r2
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	4313      	orrs	r3, r2
 8004428:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800442a:	4937      	ldr	r1, [pc, #220]	@ (8004508 <HAL_GPIO_Init+0x2e8>)
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	089b      	lsrs	r3, r3, #2
 8004430:	3302      	adds	r3, #2
 8004432:	693a      	ldr	r2, [r7, #16]
 8004434:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004438:	4b39      	ldr	r3, [pc, #228]	@ (8004520 <HAL_GPIO_Init+0x300>)
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	43db      	mvns	r3, r3
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	4013      	ands	r3, r2
 8004446:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004454:	693a      	ldr	r2, [r7, #16]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	4313      	orrs	r3, r2
 800445a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800445c:	4a30      	ldr	r2, [pc, #192]	@ (8004520 <HAL_GPIO_Init+0x300>)
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004462:	4b2f      	ldr	r3, [pc, #188]	@ (8004520 <HAL_GPIO_Init+0x300>)
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	43db      	mvns	r3, r3
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	4013      	ands	r3, r2
 8004470:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d003      	beq.n	8004486 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800447e:	693a      	ldr	r2, [r7, #16]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4313      	orrs	r3, r2
 8004484:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004486:	4a26      	ldr	r2, [pc, #152]	@ (8004520 <HAL_GPIO_Init+0x300>)
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800448c:	4b24      	ldr	r3, [pc, #144]	@ (8004520 <HAL_GPIO_Init+0x300>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	43db      	mvns	r3, r3
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	4013      	ands	r3, r2
 800449a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d003      	beq.n	80044b0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80044b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004520 <HAL_GPIO_Init+0x300>)
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80044b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004520 <HAL_GPIO_Init+0x300>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	43db      	mvns	r3, r3
 80044c0:	693a      	ldr	r2, [r7, #16]
 80044c2:	4013      	ands	r3, r2
 80044c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044da:	4a11      	ldr	r2, [pc, #68]	@ (8004520 <HAL_GPIO_Init+0x300>)
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	3301      	adds	r3, #1
 80044e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	fa22 f303 	lsr.w	r3, r2, r3
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f47f ae9d 	bne.w	8004230 <HAL_GPIO_Init+0x10>
  }
}
 80044f6:	bf00      	nop
 80044f8:	bf00      	nop
 80044fa:	371c      	adds	r7, #28
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	40021000 	.word	0x40021000
 8004508:	40010000 	.word	0x40010000
 800450c:	48000400 	.word	0x48000400
 8004510:	48000800 	.word	0x48000800
 8004514:	48000c00 	.word	0x48000c00
 8004518:	48001000 	.word	0x48001000
 800451c:	48001400 	.word	0x48001400
 8004520:	40010400 	.word	0x40010400

08004524 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	460b      	mov	r3, r1
 800452e:	807b      	strh	r3, [r7, #2]
 8004530:	4613      	mov	r3, r2
 8004532:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004534:	787b      	ldrb	r3, [r7, #1]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800453a:	887a      	ldrh	r2, [r7, #2]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004540:	e002      	b.n	8004548 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004542:	887a      	ldrh	r2, [r7, #2]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004548:	bf00      	nop
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d141      	bne.n	80045e6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004562:	4b4b      	ldr	r3, [pc, #300]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800456a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800456e:	d131      	bne.n	80045d4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004570:	4b47      	ldr	r3, [pc, #284]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004572:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004576:	4a46      	ldr	r2, [pc, #280]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004578:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800457c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004580:	4b43      	ldr	r3, [pc, #268]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004588:	4a41      	ldr	r2, [pc, #260]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800458a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800458e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004590:	4b40      	ldr	r3, [pc, #256]	@ (8004694 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2232      	movs	r2, #50	@ 0x32
 8004596:	fb02 f303 	mul.w	r3, r2, r3
 800459a:	4a3f      	ldr	r2, [pc, #252]	@ (8004698 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800459c:	fba2 2303 	umull	r2, r3, r2, r3
 80045a0:	0c9b      	lsrs	r3, r3, #18
 80045a2:	3301      	adds	r3, #1
 80045a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045a6:	e002      	b.n	80045ae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	3b01      	subs	r3, #1
 80045ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80045ae:	4b38      	ldr	r3, [pc, #224]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045b0:	695b      	ldr	r3, [r3, #20]
 80045b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ba:	d102      	bne.n	80045c2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d1f2      	bne.n	80045a8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80045c2:	4b33      	ldr	r3, [pc, #204]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045c4:	695b      	ldr	r3, [r3, #20]
 80045c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045ce:	d158      	bne.n	8004682 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e057      	b.n	8004684 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045d4:	4b2e      	ldr	r3, [pc, #184]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045da:	4a2d      	ldr	r2, [pc, #180]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80045e4:	e04d      	b.n	8004682 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045ec:	d141      	bne.n	8004672 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80045ee:	4b28      	ldr	r3, [pc, #160]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80045f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045fa:	d131      	bne.n	8004660 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80045fc:	4b24      	ldr	r3, [pc, #144]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80045fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004602:	4a23      	ldr	r2, [pc, #140]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004608:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800460c:	4b20      	ldr	r3, [pc, #128]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004614:	4a1e      	ldr	r2, [pc, #120]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004616:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800461a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800461c:	4b1d      	ldr	r3, [pc, #116]	@ (8004694 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2232      	movs	r2, #50	@ 0x32
 8004622:	fb02 f303 	mul.w	r3, r2, r3
 8004626:	4a1c      	ldr	r2, [pc, #112]	@ (8004698 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004628:	fba2 2303 	umull	r2, r3, r2, r3
 800462c:	0c9b      	lsrs	r3, r3, #18
 800462e:	3301      	adds	r3, #1
 8004630:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004632:	e002      	b.n	800463a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	3b01      	subs	r3, #1
 8004638:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800463a:	4b15      	ldr	r3, [pc, #84]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004646:	d102      	bne.n	800464e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1f2      	bne.n	8004634 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800464e:	4b10      	ldr	r3, [pc, #64]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800465a:	d112      	bne.n	8004682 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e011      	b.n	8004684 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004660:	4b0b      	ldr	r3, [pc, #44]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004662:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004666:	4a0a      	ldr	r2, [pc, #40]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004668:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800466c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004670:	e007      	b.n	8004682 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004672:	4b07      	ldr	r3, [pc, #28]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800467a:	4a05      	ldr	r2, [pc, #20]	@ (8004690 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800467c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004680:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004682:	2300      	movs	r3, #0
}
 8004684:	4618      	mov	r0, r3
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr
 8004690:	40007000 	.word	0x40007000
 8004694:	20000000 	.word	0x20000000
 8004698:	431bde83 	.word	0x431bde83

0800469c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800469c:	b480      	push	{r7}
 800469e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80046a0:	4b05      	ldr	r3, [pc, #20]	@ (80046b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	4a04      	ldr	r2, [pc, #16]	@ (80046b8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80046a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046aa:	6093      	str	r3, [r2, #8]
}
 80046ac:	bf00      	nop
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr
 80046b6:	bf00      	nop
 80046b8:	40007000 	.word	0x40007000

080046bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b088      	sub	sp, #32
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e2fe      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0301 	and.w	r3, r3, #1
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d075      	beq.n	80047c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046da:	4b97      	ldr	r3, [pc, #604]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f003 030c 	and.w	r3, r3, #12
 80046e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046e4:	4b94      	ldr	r3, [pc, #592]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	f003 0303 	and.w	r3, r3, #3
 80046ec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	2b0c      	cmp	r3, #12
 80046f2:	d102      	bne.n	80046fa <HAL_RCC_OscConfig+0x3e>
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	2b03      	cmp	r3, #3
 80046f8:	d002      	beq.n	8004700 <HAL_RCC_OscConfig+0x44>
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	2b08      	cmp	r3, #8
 80046fe:	d10b      	bne.n	8004718 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004700:	4b8d      	ldr	r3, [pc, #564]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d05b      	beq.n	80047c4 <HAL_RCC_OscConfig+0x108>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d157      	bne.n	80047c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e2d9      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004720:	d106      	bne.n	8004730 <HAL_RCC_OscConfig+0x74>
 8004722:	4b85      	ldr	r3, [pc, #532]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a84      	ldr	r2, [pc, #528]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004728:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800472c:	6013      	str	r3, [r2, #0]
 800472e:	e01d      	b.n	800476c <HAL_RCC_OscConfig+0xb0>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004738:	d10c      	bne.n	8004754 <HAL_RCC_OscConfig+0x98>
 800473a:	4b7f      	ldr	r3, [pc, #508]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a7e      	ldr	r2, [pc, #504]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004740:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004744:	6013      	str	r3, [r2, #0]
 8004746:	4b7c      	ldr	r3, [pc, #496]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a7b      	ldr	r2, [pc, #492]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 800474c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004750:	6013      	str	r3, [r2, #0]
 8004752:	e00b      	b.n	800476c <HAL_RCC_OscConfig+0xb0>
 8004754:	4b78      	ldr	r3, [pc, #480]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a77      	ldr	r2, [pc, #476]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 800475a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	4b75      	ldr	r3, [pc, #468]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a74      	ldr	r2, [pc, #464]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004766:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800476a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d013      	beq.n	800479c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004774:	f7fd ff48 	bl	8002608 <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800477c:	f7fd ff44 	bl	8002608 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b64      	cmp	r3, #100	@ 0x64
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e29e      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800478e:	4b6a      	ldr	r3, [pc, #424]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0f0      	beq.n	800477c <HAL_RCC_OscConfig+0xc0>
 800479a:	e014      	b.n	80047c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479c:	f7fd ff34 	bl	8002608 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a4:	f7fd ff30 	bl	8002608 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b64      	cmp	r3, #100	@ 0x64
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e28a      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047b6:	4b60      	ldr	r3, [pc, #384]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0xe8>
 80047c2:	e000      	b.n	80047c6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d075      	beq.n	80048be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047d2:	4b59      	ldr	r3, [pc, #356]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	f003 030c 	and.w	r3, r3, #12
 80047da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047dc:	4b56      	ldr	r3, [pc, #344]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	f003 0303 	and.w	r3, r3, #3
 80047e4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	2b0c      	cmp	r3, #12
 80047ea:	d102      	bne.n	80047f2 <HAL_RCC_OscConfig+0x136>
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d002      	beq.n	80047f8 <HAL_RCC_OscConfig+0x13c>
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	2b04      	cmp	r3, #4
 80047f6:	d11f      	bne.n	8004838 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047f8:	4b4f      	ldr	r3, [pc, #316]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004800:	2b00      	cmp	r3, #0
 8004802:	d005      	beq.n	8004810 <HAL_RCC_OscConfig+0x154>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e25d      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004810:	4b49      	ldr	r3, [pc, #292]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	061b      	lsls	r3, r3, #24
 800481e:	4946      	ldr	r1, [pc, #280]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004820:	4313      	orrs	r3, r2
 8004822:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004824:	4b45      	ldr	r3, [pc, #276]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4618      	mov	r0, r3
 800482a:	f7fd fea1 	bl	8002570 <HAL_InitTick>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d043      	beq.n	80048bc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e249      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d023      	beq.n	8004888 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004840:	4b3d      	ldr	r3, [pc, #244]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a3c      	ldr	r2, [pc, #240]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004846:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800484a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800484c:	f7fd fedc 	bl	8002608 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004854:	f7fd fed8 	bl	8002608 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e232      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004866:	4b34      	ldr	r3, [pc, #208]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800486e:	2b00      	cmp	r3, #0
 8004870:	d0f0      	beq.n	8004854 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004872:	4b31      	ldr	r3, [pc, #196]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	061b      	lsls	r3, r3, #24
 8004880:	492d      	ldr	r1, [pc, #180]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004882:	4313      	orrs	r3, r2
 8004884:	604b      	str	r3, [r1, #4]
 8004886:	e01a      	b.n	80048be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004888:	4b2b      	ldr	r3, [pc, #172]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a2a      	ldr	r2, [pc, #168]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 800488e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004892:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004894:	f7fd feb8 	bl	8002608 <HAL_GetTick>
 8004898:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800489a:	e008      	b.n	80048ae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800489c:	f7fd feb4 	bl	8002608 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d901      	bls.n	80048ae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e20e      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048ae:	4b22      	ldr	r3, [pc, #136]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d1f0      	bne.n	800489c <HAL_RCC_OscConfig+0x1e0>
 80048ba:	e000      	b.n	80048be <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80048bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0308 	and.w	r3, r3, #8
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d041      	beq.n	800494e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d01c      	beq.n	800490c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048d2:	4b19      	ldr	r3, [pc, #100]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 80048d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048d8:	4a17      	ldr	r2, [pc, #92]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 80048da:	f043 0301 	orr.w	r3, r3, #1
 80048de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048e2:	f7fd fe91 	bl	8002608 <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048e8:	e008      	b.n	80048fc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048ea:	f7fd fe8d 	bl	8002608 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e1e7      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 80048fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004902:	f003 0302 	and.w	r3, r3, #2
 8004906:	2b00      	cmp	r3, #0
 8004908:	d0ef      	beq.n	80048ea <HAL_RCC_OscConfig+0x22e>
 800490a:	e020      	b.n	800494e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800490c:	4b0a      	ldr	r3, [pc, #40]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 800490e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004912:	4a09      	ldr	r2, [pc, #36]	@ (8004938 <HAL_RCC_OscConfig+0x27c>)
 8004914:	f023 0301 	bic.w	r3, r3, #1
 8004918:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800491c:	f7fd fe74 	bl	8002608 <HAL_GetTick>
 8004920:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004922:	e00d      	b.n	8004940 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004924:	f7fd fe70 	bl	8002608 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b02      	cmp	r3, #2
 8004930:	d906      	bls.n	8004940 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e1ca      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
 8004936:	bf00      	nop
 8004938:	40021000 	.word	0x40021000
 800493c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004940:	4b8c      	ldr	r3, [pc, #560]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004942:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d1ea      	bne.n	8004924 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0304 	and.w	r3, r3, #4
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 80a6 	beq.w	8004aa8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800495c:	2300      	movs	r3, #0
 800495e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004960:	4b84      	ldr	r3, [pc, #528]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004968:	2b00      	cmp	r3, #0
 800496a:	d101      	bne.n	8004970 <HAL_RCC_OscConfig+0x2b4>
 800496c:	2301      	movs	r3, #1
 800496e:	e000      	b.n	8004972 <HAL_RCC_OscConfig+0x2b6>
 8004970:	2300      	movs	r3, #0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00d      	beq.n	8004992 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004976:	4b7f      	ldr	r3, [pc, #508]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800497a:	4a7e      	ldr	r2, [pc, #504]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 800497c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004980:	6593      	str	r3, [r2, #88]	@ 0x58
 8004982:	4b7c      	ldr	r3, [pc, #496]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800498a:	60fb      	str	r3, [r7, #12]
 800498c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800498e:	2301      	movs	r3, #1
 8004990:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004992:	4b79      	ldr	r3, [pc, #484]	@ (8004b78 <HAL_RCC_OscConfig+0x4bc>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800499a:	2b00      	cmp	r3, #0
 800499c:	d118      	bne.n	80049d0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800499e:	4b76      	ldr	r3, [pc, #472]	@ (8004b78 <HAL_RCC_OscConfig+0x4bc>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a75      	ldr	r2, [pc, #468]	@ (8004b78 <HAL_RCC_OscConfig+0x4bc>)
 80049a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049aa:	f7fd fe2d 	bl	8002608 <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049b0:	e008      	b.n	80049c4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049b2:	f7fd fe29 	bl	8002608 <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e183      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049c4:	4b6c      	ldr	r3, [pc, #432]	@ (8004b78 <HAL_RCC_OscConfig+0x4bc>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0f0      	beq.n	80049b2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d108      	bne.n	80049ea <HAL_RCC_OscConfig+0x32e>
 80049d8:	4b66      	ldr	r3, [pc, #408]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 80049da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049de:	4a65      	ldr	r2, [pc, #404]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 80049e0:	f043 0301 	orr.w	r3, r3, #1
 80049e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049e8:	e024      	b.n	8004a34 <HAL_RCC_OscConfig+0x378>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	2b05      	cmp	r3, #5
 80049f0:	d110      	bne.n	8004a14 <HAL_RCC_OscConfig+0x358>
 80049f2:	4b60      	ldr	r3, [pc, #384]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 80049f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f8:	4a5e      	ldr	r2, [pc, #376]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 80049fa:	f043 0304 	orr.w	r3, r3, #4
 80049fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a02:	4b5c      	ldr	r3, [pc, #368]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a08:	4a5a      	ldr	r2, [pc, #360]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004a0a:	f043 0301 	orr.w	r3, r3, #1
 8004a0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a12:	e00f      	b.n	8004a34 <HAL_RCC_OscConfig+0x378>
 8004a14:	4b57      	ldr	r3, [pc, #348]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a1a:	4a56      	ldr	r2, [pc, #344]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004a1c:	f023 0301 	bic.w	r3, r3, #1
 8004a20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004a24:	4b53      	ldr	r3, [pc, #332]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a2a:	4a52      	ldr	r2, [pc, #328]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004a2c:	f023 0304 	bic.w	r3, r3, #4
 8004a30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d016      	beq.n	8004a6a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a3c:	f7fd fde4 	bl	8002608 <HAL_GetTick>
 8004a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a42:	e00a      	b.n	8004a5a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a44:	f7fd fde0 	bl	8002608 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e138      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a5a:	4b46      	ldr	r3, [pc, #280]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a60:	f003 0302 	and.w	r3, r3, #2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d0ed      	beq.n	8004a44 <HAL_RCC_OscConfig+0x388>
 8004a68:	e015      	b.n	8004a96 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a6a:	f7fd fdcd 	bl	8002608 <HAL_GetTick>
 8004a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a70:	e00a      	b.n	8004a88 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a72:	f7fd fdc9 	bl	8002608 <HAL_GetTick>
 8004a76:	4602      	mov	r2, r0
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d901      	bls.n	8004a88 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004a84:	2303      	movs	r3, #3
 8004a86:	e121      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a88:	4b3a      	ldr	r3, [pc, #232]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1ed      	bne.n	8004a72 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a96:	7ffb      	ldrb	r3, [r7, #31]
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d105      	bne.n	8004aa8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a9c:	4b35      	ldr	r3, [pc, #212]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa0:	4a34      	ldr	r2, [pc, #208]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004aa2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004aa6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 0320 	and.w	r3, r3, #32
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d03c      	beq.n	8004b2e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	699b      	ldr	r3, [r3, #24]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d01c      	beq.n	8004af6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004abc:	4b2d      	ldr	r3, [pc, #180]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004abe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ac2:	4a2c      	ldr	r2, [pc, #176]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004ac4:	f043 0301 	orr.w	r3, r3, #1
 8004ac8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004acc:	f7fd fd9c 	bl	8002608 <HAL_GetTick>
 8004ad0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ad2:	e008      	b.n	8004ae6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ad4:	f7fd fd98 	bl	8002608 <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e0f2      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ae6:	4b23      	ldr	r3, [pc, #140]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004ae8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004aec:	f003 0302 	and.w	r3, r3, #2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d0ef      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x418>
 8004af4:	e01b      	b.n	8004b2e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004af6:	4b1f      	ldr	r3, [pc, #124]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004af8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004afc:	4a1d      	ldr	r2, [pc, #116]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004afe:	f023 0301 	bic.w	r3, r3, #1
 8004b02:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b06:	f7fd fd7f 	bl	8002608 <HAL_GetTick>
 8004b0a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b0c:	e008      	b.n	8004b20 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b0e:	f7fd fd7b 	bl	8002608 <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d901      	bls.n	8004b20 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e0d5      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004b20:	4b14      	ldr	r3, [pc, #80]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004b22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1ef      	bne.n	8004b0e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	f000 80c9 	beq.w	8004cca <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b38:	4b0e      	ldr	r3, [pc, #56]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f003 030c 	and.w	r3, r3, #12
 8004b40:	2b0c      	cmp	r3, #12
 8004b42:	f000 8083 	beq.w	8004c4c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d15e      	bne.n	8004c0c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b4e:	4b09      	ldr	r3, [pc, #36]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a08      	ldr	r2, [pc, #32]	@ (8004b74 <HAL_RCC_OscConfig+0x4b8>)
 8004b54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b5a:	f7fd fd55 	bl	8002608 <HAL_GetTick>
 8004b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b60:	e00c      	b.n	8004b7c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b62:	f7fd fd51 	bl	8002608 <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d905      	bls.n	8004b7c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e0ab      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
 8004b74:	40021000 	.word	0x40021000
 8004b78:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b7c:	4b55      	ldr	r3, [pc, #340]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1ec      	bne.n	8004b62 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b88:	4b52      	ldr	r3, [pc, #328]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004b8a:	68da      	ldr	r2, [r3, #12]
 8004b8c:	4b52      	ldr	r3, [pc, #328]	@ (8004cd8 <HAL_RCC_OscConfig+0x61c>)
 8004b8e:	4013      	ands	r3, r2
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	6a11      	ldr	r1, [r2, #32]
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004b98:	3a01      	subs	r2, #1
 8004b9a:	0112      	lsls	r2, r2, #4
 8004b9c:	4311      	orrs	r1, r2
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004ba2:	0212      	lsls	r2, r2, #8
 8004ba4:	4311      	orrs	r1, r2
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004baa:	0852      	lsrs	r2, r2, #1
 8004bac:	3a01      	subs	r2, #1
 8004bae:	0552      	lsls	r2, r2, #21
 8004bb0:	4311      	orrs	r1, r2
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004bb6:	0852      	lsrs	r2, r2, #1
 8004bb8:	3a01      	subs	r2, #1
 8004bba:	0652      	lsls	r2, r2, #25
 8004bbc:	4311      	orrs	r1, r2
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004bc2:	06d2      	lsls	r2, r2, #27
 8004bc4:	430a      	orrs	r2, r1
 8004bc6:	4943      	ldr	r1, [pc, #268]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bcc:	4b41      	ldr	r3, [pc, #260]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a40      	ldr	r2, [pc, #256]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004bd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bd6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bd8:	4b3e      	ldr	r3, [pc, #248]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	4a3d      	ldr	r2, [pc, #244]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004bde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004be2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004be4:	f7fd fd10 	bl	8002608 <HAL_GetTick>
 8004be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bea:	e008      	b.n	8004bfe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bec:	f7fd fd0c 	bl	8002608 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d901      	bls.n	8004bfe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	e066      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bfe:	4b35      	ldr	r3, [pc, #212]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d0f0      	beq.n	8004bec <HAL_RCC_OscConfig+0x530>
 8004c0a:	e05e      	b.n	8004cca <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c0c:	4b31      	ldr	r3, [pc, #196]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a30      	ldr	r2, [pc, #192]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004c12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c18:	f7fd fcf6 	bl	8002608 <HAL_GetTick>
 8004c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c1e:	e008      	b.n	8004c32 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c20:	f7fd fcf2 	bl	8002608 <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d901      	bls.n	8004c32 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e04c      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c32:	4b28      	ldr	r3, [pc, #160]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d1f0      	bne.n	8004c20 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004c3e:	4b25      	ldr	r3, [pc, #148]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004c40:	68da      	ldr	r2, [r3, #12]
 8004c42:	4924      	ldr	r1, [pc, #144]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004c44:	4b25      	ldr	r3, [pc, #148]	@ (8004cdc <HAL_RCC_OscConfig+0x620>)
 8004c46:	4013      	ands	r3, r2
 8004c48:	60cb      	str	r3, [r1, #12]
 8004c4a:	e03e      	b.n	8004cca <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	69db      	ldr	r3, [r3, #28]
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d101      	bne.n	8004c58 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e039      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004c58:	4b1e      	ldr	r3, [pc, #120]	@ (8004cd4 <HAL_RCC_OscConfig+0x618>)
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	f003 0203 	and.w	r2, r3, #3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6a1b      	ldr	r3, [r3, #32]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d12c      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c76:	3b01      	subs	r3, #1
 8004c78:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d123      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c88:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d11b      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c98:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d113      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca8:	085b      	lsrs	r3, r3, #1
 8004caa:	3b01      	subs	r3, #1
 8004cac:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d109      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cbc:	085b      	lsrs	r3, r3, #1
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d001      	beq.n	8004cca <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e000      	b.n	8004ccc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004cca:	2300      	movs	r3, #0
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3720      	adds	r7, #32
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40021000 	.word	0x40021000
 8004cd8:	019f800c 	.word	0x019f800c
 8004cdc:	feeefffc 	.word	0xfeeefffc

08004ce0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b086      	sub	sp, #24
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004cea:	2300      	movs	r3, #0
 8004cec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e11e      	b.n	8004f36 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004cf8:	4b91      	ldr	r3, [pc, #580]	@ (8004f40 <HAL_RCC_ClockConfig+0x260>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 030f 	and.w	r3, r3, #15
 8004d00:	683a      	ldr	r2, [r7, #0]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d910      	bls.n	8004d28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d06:	4b8e      	ldr	r3, [pc, #568]	@ (8004f40 <HAL_RCC_ClockConfig+0x260>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f023 020f 	bic.w	r2, r3, #15
 8004d0e:	498c      	ldr	r1, [pc, #560]	@ (8004f40 <HAL_RCC_ClockConfig+0x260>)
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d16:	4b8a      	ldr	r3, [pc, #552]	@ (8004f40 <HAL_RCC_ClockConfig+0x260>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 030f 	and.w	r3, r3, #15
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d001      	beq.n	8004d28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e106      	b.n	8004f36 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0301 	and.w	r3, r3, #1
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d073      	beq.n	8004e1c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	2b03      	cmp	r3, #3
 8004d3a:	d129      	bne.n	8004d90 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d3c:	4b81      	ldr	r3, [pc, #516]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d101      	bne.n	8004d4c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e0f4      	b.n	8004f36 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004d4c:	f000 f99c 	bl	8005088 <RCC_GetSysClockFreqFromPLLSource>
 8004d50:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	4a7c      	ldr	r2, [pc, #496]	@ (8004f48 <HAL_RCC_ClockConfig+0x268>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d93f      	bls.n	8004dda <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004d5a:	4b7a      	ldr	r3, [pc, #488]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d009      	beq.n	8004d7a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d033      	beq.n	8004dda <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d12f      	bne.n	8004dda <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d7a:	4b72      	ldr	r3, [pc, #456]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d82:	4a70      	ldr	r2, [pc, #448]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004d84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d88:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004d8a:	2380      	movs	r3, #128	@ 0x80
 8004d8c:	617b      	str	r3, [r7, #20]
 8004d8e:	e024      	b.n	8004dda <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d107      	bne.n	8004da8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d98:	4b6a      	ldr	r3, [pc, #424]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d109      	bne.n	8004db8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e0c6      	b.n	8004f36 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004da8:	4b66      	ldr	r3, [pc, #408]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d101      	bne.n	8004db8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e0be      	b.n	8004f36 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004db8:	f000 f8ce 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 8004dbc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	4a61      	ldr	r2, [pc, #388]	@ (8004f48 <HAL_RCC_ClockConfig+0x268>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d909      	bls.n	8004dda <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004dc6:	4b5f      	ldr	r3, [pc, #380]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dce:	4a5d      	ldr	r2, [pc, #372]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004dd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dd4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004dd6:	2380      	movs	r3, #128	@ 0x80
 8004dd8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004dda:	4b5a      	ldr	r3, [pc, #360]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	f023 0203 	bic.w	r2, r3, #3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	4957      	ldr	r1, [pc, #348]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dec:	f7fd fc0c 	bl	8002608 <HAL_GetTick>
 8004df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004df2:	e00a      	b.n	8004e0a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004df4:	f7fd fc08 	bl	8002608 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d901      	bls.n	8004e0a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e095      	b.n	8004f36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e0a:	4b4e      	ldr	r3, [pc, #312]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 020c 	and.w	r2, r3, #12
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d1eb      	bne.n	8004df4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d023      	beq.n	8004e70 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0304 	and.w	r3, r3, #4
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d005      	beq.n	8004e40 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e34:	4b43      	ldr	r3, [pc, #268]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	4a42      	ldr	r2, [pc, #264]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004e3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004e3e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0308 	and.w	r3, r3, #8
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d007      	beq.n	8004e5c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004e4c:	4b3d      	ldr	r3, [pc, #244]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004e54:	4a3b      	ldr	r2, [pc, #236]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004e56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004e5a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e5c:	4b39      	ldr	r3, [pc, #228]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	4936      	ldr	r1, [pc, #216]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	608b      	str	r3, [r1, #8]
 8004e6e:	e008      	b.n	8004e82 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	2b80      	cmp	r3, #128	@ 0x80
 8004e74:	d105      	bne.n	8004e82 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004e76:	4b33      	ldr	r3, [pc, #204]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	4a32      	ldr	r2, [pc, #200]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004e7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e80:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e82:	4b2f      	ldr	r3, [pc, #188]	@ (8004f40 <HAL_RCC_ClockConfig+0x260>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 030f 	and.w	r3, r3, #15
 8004e8a:	683a      	ldr	r2, [r7, #0]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d21d      	bcs.n	8004ecc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e90:	4b2b      	ldr	r3, [pc, #172]	@ (8004f40 <HAL_RCC_ClockConfig+0x260>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f023 020f 	bic.w	r2, r3, #15
 8004e98:	4929      	ldr	r1, [pc, #164]	@ (8004f40 <HAL_RCC_ClockConfig+0x260>)
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ea0:	f7fd fbb2 	bl	8002608 <HAL_GetTick>
 8004ea4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ea6:	e00a      	b.n	8004ebe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ea8:	f7fd fbae 	bl	8002608 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d901      	bls.n	8004ebe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e03b      	b.n	8004f36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ebe:	4b20      	ldr	r3, [pc, #128]	@ (8004f40 <HAL_RCC_ClockConfig+0x260>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 030f 	and.w	r3, r3, #15
 8004ec6:	683a      	ldr	r2, [r7, #0]
 8004ec8:	429a      	cmp	r2, r3
 8004eca:	d1ed      	bne.n	8004ea8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0304 	and.w	r3, r3, #4
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d008      	beq.n	8004eea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	4917      	ldr	r1, [pc, #92]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0308 	and.w	r3, r3, #8
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d009      	beq.n	8004f0a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ef6:	4b13      	ldr	r3, [pc, #76]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	00db      	lsls	r3, r3, #3
 8004f04:	490f      	ldr	r1, [pc, #60]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f0a:	f000 f825 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	4b0c      	ldr	r3, [pc, #48]	@ (8004f44 <HAL_RCC_ClockConfig+0x264>)
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	091b      	lsrs	r3, r3, #4
 8004f16:	f003 030f 	and.w	r3, r3, #15
 8004f1a:	490c      	ldr	r1, [pc, #48]	@ (8004f4c <HAL_RCC_ClockConfig+0x26c>)
 8004f1c:	5ccb      	ldrb	r3, [r1, r3]
 8004f1e:	f003 031f 	and.w	r3, r3, #31
 8004f22:	fa22 f303 	lsr.w	r3, r2, r3
 8004f26:	4a0a      	ldr	r2, [pc, #40]	@ (8004f50 <HAL_RCC_ClockConfig+0x270>)
 8004f28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8004f54 <HAL_RCC_ClockConfig+0x274>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7fd fb1e 	bl	8002570 <HAL_InitTick>
 8004f34:	4603      	mov	r3, r0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3718      	adds	r7, #24
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	40022000 	.word	0x40022000
 8004f44:	40021000 	.word	0x40021000
 8004f48:	04c4b400 	.word	0x04c4b400
 8004f4c:	0800cafc 	.word	0x0800cafc
 8004f50:	20000000 	.word	0x20000000
 8004f54:	20000004 	.word	0x20000004

08004f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b087      	sub	sp, #28
 8004f5c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004f5e:	4b2c      	ldr	r3, [pc, #176]	@ (8005010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f003 030c 	and.w	r3, r3, #12
 8004f66:	2b04      	cmp	r3, #4
 8004f68:	d102      	bne.n	8004f70 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8005014 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f6c:	613b      	str	r3, [r7, #16]
 8004f6e:	e047      	b.n	8005000 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004f70:	4b27      	ldr	r3, [pc, #156]	@ (8005010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f003 030c 	and.w	r3, r3, #12
 8004f78:	2b08      	cmp	r3, #8
 8004f7a:	d102      	bne.n	8004f82 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f7c:	4b25      	ldr	r3, [pc, #148]	@ (8005014 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004f7e:	613b      	str	r3, [r7, #16]
 8004f80:	e03e      	b.n	8005000 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004f82:	4b23      	ldr	r3, [pc, #140]	@ (8005010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f003 030c 	and.w	r3, r3, #12
 8004f8a:	2b0c      	cmp	r3, #12
 8004f8c:	d136      	bne.n	8004ffc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f8e:	4b20      	ldr	r3, [pc, #128]	@ (8005010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f98:	4b1d      	ldr	r3, [pc, #116]	@ (8005010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	091b      	lsrs	r3, r3, #4
 8004f9e:	f003 030f 	and.w	r3, r3, #15
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2b03      	cmp	r3, #3
 8004faa:	d10c      	bne.n	8004fc6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004fac:	4a19      	ldr	r2, [pc, #100]	@ (8005014 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fb4:	4a16      	ldr	r2, [pc, #88]	@ (8005010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fb6:	68d2      	ldr	r2, [r2, #12]
 8004fb8:	0a12      	lsrs	r2, r2, #8
 8004fba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004fbe:	fb02 f303 	mul.w	r3, r2, r3
 8004fc2:	617b      	str	r3, [r7, #20]
      break;
 8004fc4:	e00c      	b.n	8004fe0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004fc6:	4a13      	ldr	r2, [pc, #76]	@ (8005014 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fce:	4a10      	ldr	r2, [pc, #64]	@ (8005010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fd0:	68d2      	ldr	r2, [r2, #12]
 8004fd2:	0a12      	lsrs	r2, r2, #8
 8004fd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004fd8:	fb02 f303 	mul.w	r3, r2, r3
 8004fdc:	617b      	str	r3, [r7, #20]
      break;
 8004fde:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8005010 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	0e5b      	lsrs	r3, r3, #25
 8004fe6:	f003 0303 	and.w	r3, r3, #3
 8004fea:	3301      	adds	r3, #1
 8004fec:	005b      	lsls	r3, r3, #1
 8004fee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff8:	613b      	str	r3, [r7, #16]
 8004ffa:	e001      	b.n	8005000 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005000:	693b      	ldr	r3, [r7, #16]
}
 8005002:	4618      	mov	r0, r3
 8005004:	371c      	adds	r7, #28
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	40021000 	.word	0x40021000
 8005014:	00f42400 	.word	0x00f42400

08005018 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005018:	b480      	push	{r7}
 800501a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800501c:	4b03      	ldr	r3, [pc, #12]	@ (800502c <HAL_RCC_GetHCLKFreq+0x14>)
 800501e:	681b      	ldr	r3, [r3, #0]
}
 8005020:	4618      	mov	r0, r3
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	20000000 	.word	0x20000000

08005030 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005034:	f7ff fff0 	bl	8005018 <HAL_RCC_GetHCLKFreq>
 8005038:	4602      	mov	r2, r0
 800503a:	4b06      	ldr	r3, [pc, #24]	@ (8005054 <HAL_RCC_GetPCLK1Freq+0x24>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	0a1b      	lsrs	r3, r3, #8
 8005040:	f003 0307 	and.w	r3, r3, #7
 8005044:	4904      	ldr	r1, [pc, #16]	@ (8005058 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005046:	5ccb      	ldrb	r3, [r1, r3]
 8005048:	f003 031f 	and.w	r3, r3, #31
 800504c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005050:	4618      	mov	r0, r3
 8005052:	bd80      	pop	{r7, pc}
 8005054:	40021000 	.word	0x40021000
 8005058:	0800cb0c 	.word	0x0800cb0c

0800505c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005060:	f7ff ffda 	bl	8005018 <HAL_RCC_GetHCLKFreq>
 8005064:	4602      	mov	r2, r0
 8005066:	4b06      	ldr	r3, [pc, #24]	@ (8005080 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	0adb      	lsrs	r3, r3, #11
 800506c:	f003 0307 	and.w	r3, r3, #7
 8005070:	4904      	ldr	r1, [pc, #16]	@ (8005084 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005072:	5ccb      	ldrb	r3, [r1, r3]
 8005074:	f003 031f 	and.w	r3, r3, #31
 8005078:	fa22 f303 	lsr.w	r3, r2, r3
}
 800507c:	4618      	mov	r0, r3
 800507e:	bd80      	pop	{r7, pc}
 8005080:	40021000 	.word	0x40021000
 8005084:	0800cb0c 	.word	0x0800cb0c

08005088 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005088:	b480      	push	{r7}
 800508a:	b087      	sub	sp, #28
 800508c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800508e:	4b1e      	ldr	r3, [pc, #120]	@ (8005108 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	f003 0303 	and.w	r3, r3, #3
 8005096:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005098:	4b1b      	ldr	r3, [pc, #108]	@ (8005108 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	091b      	lsrs	r3, r3, #4
 800509e:	f003 030f 	and.w	r3, r3, #15
 80050a2:	3301      	adds	r3, #1
 80050a4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	2b03      	cmp	r3, #3
 80050aa:	d10c      	bne.n	80050c6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80050ac:	4a17      	ldr	r2, [pc, #92]	@ (800510c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b4:	4a14      	ldr	r2, [pc, #80]	@ (8005108 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80050b6:	68d2      	ldr	r2, [r2, #12]
 80050b8:	0a12      	lsrs	r2, r2, #8
 80050ba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050be:	fb02 f303 	mul.w	r3, r2, r3
 80050c2:	617b      	str	r3, [r7, #20]
    break;
 80050c4:	e00c      	b.n	80050e0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80050c6:	4a11      	ldr	r2, [pc, #68]	@ (800510c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ce:	4a0e      	ldr	r2, [pc, #56]	@ (8005108 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80050d0:	68d2      	ldr	r2, [r2, #12]
 80050d2:	0a12      	lsrs	r2, r2, #8
 80050d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80050d8:	fb02 f303 	mul.w	r3, r2, r3
 80050dc:	617b      	str	r3, [r7, #20]
    break;
 80050de:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80050e0:	4b09      	ldr	r3, [pc, #36]	@ (8005108 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	0e5b      	lsrs	r3, r3, #25
 80050e6:	f003 0303 	and.w	r3, r3, #3
 80050ea:	3301      	adds	r3, #1
 80050ec:	005b      	lsls	r3, r3, #1
 80050ee:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80050fa:	687b      	ldr	r3, [r7, #4]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	371c      	adds	r7, #28
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr
 8005108:	40021000 	.word	0x40021000
 800510c:	00f42400 	.word	0x00f42400

08005110 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b086      	sub	sp, #24
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005118:	2300      	movs	r3, #0
 800511a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800511c:	2300      	movs	r3, #0
 800511e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005128:	2b00      	cmp	r3, #0
 800512a:	f000 8098 	beq.w	800525e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800512e:	2300      	movs	r3, #0
 8005130:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005132:	4b43      	ldr	r3, [pc, #268]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d10d      	bne.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800513e:	4b40      	ldr	r3, [pc, #256]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005142:	4a3f      	ldr	r2, [pc, #252]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005144:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005148:	6593      	str	r3, [r2, #88]	@ 0x58
 800514a:	4b3d      	ldr	r3, [pc, #244]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800514c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800514e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005152:	60bb      	str	r3, [r7, #8]
 8005154:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005156:	2301      	movs	r3, #1
 8005158:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800515a:	4b3a      	ldr	r3, [pc, #232]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a39      	ldr	r2, [pc, #228]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005164:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005166:	f7fd fa4f 	bl	8002608 <HAL_GetTick>
 800516a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800516c:	e009      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800516e:	f7fd fa4b 	bl	8002608 <HAL_GetTick>
 8005172:	4602      	mov	r2, r0
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	2b02      	cmp	r3, #2
 800517a:	d902      	bls.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	74fb      	strb	r3, [r7, #19]
        break;
 8005180:	e005      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005182:	4b30      	ldr	r3, [pc, #192]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800518a:	2b00      	cmp	r3, #0
 800518c:	d0ef      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800518e:	7cfb      	ldrb	r3, [r7, #19]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d159      	bne.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005194:	4b2a      	ldr	r3, [pc, #168]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800519a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800519e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d01e      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051aa:	697a      	ldr	r2, [r7, #20]
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d019      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80051b0:	4b23      	ldr	r3, [pc, #140]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051bc:	4b20      	ldr	r3, [pc, #128]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051c2:	4a1f      	ldr	r2, [pc, #124]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051cc:	4b1c      	ldr	r3, [pc, #112]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051d2:	4a1b      	ldr	r2, [pc, #108]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80051dc:	4a18      	ldr	r2, [pc, #96]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	f003 0301 	and.w	r3, r3, #1
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d016      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051ee:	f7fd fa0b 	bl	8002608 <HAL_GetTick>
 80051f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80051f4:	e00b      	b.n	800520e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051f6:	f7fd fa07 	bl	8002608 <HAL_GetTick>
 80051fa:	4602      	mov	r2, r0
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005204:	4293      	cmp	r3, r2
 8005206:	d902      	bls.n	800520e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	74fb      	strb	r3, [r7, #19]
            break;
 800520c:	e006      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800520e:	4b0c      	ldr	r3, [pc, #48]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0ec      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800521c:	7cfb      	ldrb	r3, [r7, #19]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d10b      	bne.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005222:	4b07      	ldr	r3, [pc, #28]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005228:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005230:	4903      	ldr	r1, [pc, #12]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005232:	4313      	orrs	r3, r2
 8005234:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005238:	e008      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800523a:	7cfb      	ldrb	r3, [r7, #19]
 800523c:	74bb      	strb	r3, [r7, #18]
 800523e:	e005      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005240:	40021000 	.word	0x40021000
 8005244:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005248:	7cfb      	ldrb	r3, [r7, #19]
 800524a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800524c:	7c7b      	ldrb	r3, [r7, #17]
 800524e:	2b01      	cmp	r3, #1
 8005250:	d105      	bne.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005252:	4ba6      	ldr	r3, [pc, #664]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005256:	4aa5      	ldr	r2, [pc, #660]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005258:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800525c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d00a      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800526a:	4ba0      	ldr	r3, [pc, #640]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800526c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005270:	f023 0203 	bic.w	r2, r3, #3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	499c      	ldr	r1, [pc, #624]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800527a:	4313      	orrs	r3, r2
 800527c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00a      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800528c:	4b97      	ldr	r3, [pc, #604]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800528e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005292:	f023 020c 	bic.w	r2, r3, #12
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	4994      	ldr	r1, [pc, #592]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800529c:	4313      	orrs	r3, r2
 800529e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0304 	and.w	r3, r3, #4
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00a      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80052ae:	4b8f      	ldr	r3, [pc, #572]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	498b      	ldr	r1, [pc, #556]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0308 	and.w	r3, r3, #8
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00a      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80052d0:	4b86      	ldr	r3, [pc, #536]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	4983      	ldr	r1, [pc, #524]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052e0:	4313      	orrs	r3, r2
 80052e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0320 	and.w	r3, r3, #32
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00a      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052f2:	4b7e      	ldr	r3, [pc, #504]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80052f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052f8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	497a      	ldr	r1, [pc, #488]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005302:	4313      	orrs	r3, r2
 8005304:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00a      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005314:	4b75      	ldr	r3, [pc, #468]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800531a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	4972      	ldr	r1, [pc, #456]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005324:	4313      	orrs	r3, r2
 8005326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00a      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005336:	4b6d      	ldr	r3, [pc, #436]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800533c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	69db      	ldr	r3, [r3, #28]
 8005344:	4969      	ldr	r1, [pc, #420]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005346:	4313      	orrs	r3, r2
 8005348:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005354:	2b00      	cmp	r3, #0
 8005356:	d00a      	beq.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005358:	4b64      	ldr	r3, [pc, #400]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800535a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800535e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a1b      	ldr	r3, [r3, #32]
 8005366:	4961      	ldr	r1, [pc, #388]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005368:	4313      	orrs	r3, r2
 800536a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00a      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800537a:	4b5c      	ldr	r3, [pc, #368]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800537c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005380:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005388:	4958      	ldr	r1, [pc, #352]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800538a:	4313      	orrs	r3, r2
 800538c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005398:	2b00      	cmp	r3, #0
 800539a:	d015      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800539c:	4b53      	ldr	r3, [pc, #332]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800539e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053aa:	4950      	ldr	r1, [pc, #320]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053ba:	d105      	bne.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053bc:	4b4b      	ldr	r3, [pc, #300]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	4a4a      	ldr	r2, [pc, #296]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053c6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d015      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80053d4:	4b45      	ldr	r3, [pc, #276]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053da:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e2:	4942      	ldr	r1, [pc, #264]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053e4:	4313      	orrs	r3, r2
 80053e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053f2:	d105      	bne.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053f4:	4b3d      	ldr	r3, [pc, #244]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	4a3c      	ldr	r2, [pc, #240]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053fe:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005408:	2b00      	cmp	r3, #0
 800540a:	d015      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800540c:	4b37      	ldr	r3, [pc, #220]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800540e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005412:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800541a:	4934      	ldr	r1, [pc, #208]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800541c:	4313      	orrs	r3, r2
 800541e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005426:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800542a:	d105      	bne.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800542c:	4b2f      	ldr	r3, [pc, #188]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	4a2e      	ldr	r2, [pc, #184]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005432:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005436:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d015      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005444:	4b29      	ldr	r3, [pc, #164]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800544a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005452:	4926      	ldr	r1, [pc, #152]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005454:	4313      	orrs	r3, r2
 8005456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800545e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005462:	d105      	bne.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005464:	4b21      	ldr	r3, [pc, #132]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	4a20      	ldr	r2, [pc, #128]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800546a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800546e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d015      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800547c:	4b1b      	ldr	r3, [pc, #108]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800547e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005482:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800548a:	4918      	ldr	r1, [pc, #96]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800548c:	4313      	orrs	r3, r2
 800548e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005496:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800549a:	d105      	bne.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800549c:	4b13      	ldr	r3, [pc, #76]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	4a12      	ldr	r2, [pc, #72]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d015      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80054b4:	4b0d      	ldr	r3, [pc, #52]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054c2:	490a      	ldr	r1, [pc, #40]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054d2:	d105      	bne.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80054d4:	4b05      	ldr	r3, [pc, #20]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	4a04      	ldr	r2, [pc, #16]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80054e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3718      	adds	r7, #24
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	40021000 	.word	0x40021000

080054f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d101      	bne.n	8005502 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e09d      	b.n	800563e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005506:	2b00      	cmp	r3, #0
 8005508:	d108      	bne.n	800551c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005512:	d009      	beq.n	8005528 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	61da      	str	r2, [r3, #28]
 800551a:	e005      	b.n	8005528 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d106      	bne.n	8005548 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f7fc f824 	bl	8001590 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2202      	movs	r2, #2
 800554c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800555e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	68db      	ldr	r3, [r3, #12]
 8005564:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005568:	d902      	bls.n	8005570 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800556a:	2300      	movs	r3, #0
 800556c:	60fb      	str	r3, [r7, #12]
 800556e:	e002      	b.n	8005576 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005570:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005574:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800557e:	d007      	beq.n	8005590 <HAL_SPI_Init+0xa0>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005588:	d002      	beq.n	8005590 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80055a0:	431a      	orrs	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	f003 0302 	and.w	r3, r3, #2
 80055aa:	431a      	orrs	r2, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	695b      	ldr	r3, [r3, #20]
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	431a      	orrs	r2, r3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055be:	431a      	orrs	r2, r3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	69db      	ldr	r3, [r3, #28]
 80055c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80055c8:	431a      	orrs	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055d2:	ea42 0103 	orr.w	r1, r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055da:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	430a      	orrs	r2, r1
 80055e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	0c1b      	lsrs	r3, r3, #16
 80055ec:	f003 0204 	and.w	r2, r3, #4
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f4:	f003 0310 	and.w	r3, r3, #16
 80055f8:	431a      	orrs	r2, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055fe:	f003 0308 	and.w	r3, r3, #8
 8005602:	431a      	orrs	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800560c:	ea42 0103 	orr.w	r1, r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	430a      	orrs	r2, r1
 800561c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	69da      	ldr	r2, [r3, #28]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800562c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}

08005646 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005646:	b580      	push	{r7, lr}
 8005648:	b082      	sub	sp, #8
 800564a:	af00      	add	r7, sp, #0
 800564c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d101      	bne.n	8005658 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e049      	b.n	80056ec <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b00      	cmp	r3, #0
 8005662:	d106      	bne.n	8005672 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f7fc fa7b 	bl	8001b68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2202      	movs	r2, #2
 8005676:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681a      	ldr	r2, [r3, #0]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	3304      	adds	r3, #4
 8005682:	4619      	mov	r1, r3
 8005684:	4610      	mov	r0, r2
 8005686:	f000 fce1 	bl	800604c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2201      	movs	r2, #1
 800568e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2201      	movs	r2, #1
 8005696:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2201      	movs	r2, #1
 80056ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2201      	movs	r2, #1
 80056be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2201      	movs	r2, #1
 80056c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2201      	movs	r2, #1
 80056ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2201      	movs	r2, #1
 80056d6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3708      	adds	r7, #8
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d101      	bne.n	8005706 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e049      	b.n	800579a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d106      	bne.n	8005720 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 f841 	bl	80057a2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2202      	movs	r2, #2
 8005724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	3304      	adds	r3, #4
 8005730:	4619      	mov	r1, r3
 8005732:	4610      	mov	r0, r2
 8005734:	f000 fc8a 	bl	800604c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80057a2:	b480      	push	{r7}
 80057a4:	b083      	sub	sp, #12
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80057aa:	bf00      	nop
 80057ac:	370c      	adds	r7, #12
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
	...

080057b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d109      	bne.n	80057dc <HAL_TIM_PWM_Start+0x24>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	bf14      	ite	ne
 80057d4:	2301      	movne	r3, #1
 80057d6:	2300      	moveq	r3, #0
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	e03c      	b.n	8005856 <HAL_TIM_PWM_Start+0x9e>
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	2b04      	cmp	r3, #4
 80057e0:	d109      	bne.n	80057f6 <HAL_TIM_PWM_Start+0x3e>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	bf14      	ite	ne
 80057ee:	2301      	movne	r3, #1
 80057f0:	2300      	moveq	r3, #0
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	e02f      	b.n	8005856 <HAL_TIM_PWM_Start+0x9e>
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d109      	bne.n	8005810 <HAL_TIM_PWM_Start+0x58>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005802:	b2db      	uxtb	r3, r3
 8005804:	2b01      	cmp	r3, #1
 8005806:	bf14      	ite	ne
 8005808:	2301      	movne	r3, #1
 800580a:	2300      	moveq	r3, #0
 800580c:	b2db      	uxtb	r3, r3
 800580e:	e022      	b.n	8005856 <HAL_TIM_PWM_Start+0x9e>
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	2b0c      	cmp	r3, #12
 8005814:	d109      	bne.n	800582a <HAL_TIM_PWM_Start+0x72>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b01      	cmp	r3, #1
 8005820:	bf14      	ite	ne
 8005822:	2301      	movne	r3, #1
 8005824:	2300      	moveq	r3, #0
 8005826:	b2db      	uxtb	r3, r3
 8005828:	e015      	b.n	8005856 <HAL_TIM_PWM_Start+0x9e>
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	2b10      	cmp	r3, #16
 800582e:	d109      	bne.n	8005844 <HAL_TIM_PWM_Start+0x8c>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005836:	b2db      	uxtb	r3, r3
 8005838:	2b01      	cmp	r3, #1
 800583a:	bf14      	ite	ne
 800583c:	2301      	movne	r3, #1
 800583e:	2300      	moveq	r3, #0
 8005840:	b2db      	uxtb	r3, r3
 8005842:	e008      	b.n	8005856 <HAL_TIM_PWM_Start+0x9e>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800584a:	b2db      	uxtb	r3, r3
 800584c:	2b01      	cmp	r3, #1
 800584e:	bf14      	ite	ne
 8005850:	2301      	movne	r3, #1
 8005852:	2300      	moveq	r3, #0
 8005854:	b2db      	uxtb	r3, r3
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e097      	b.n	800598e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d104      	bne.n	800586e <HAL_TIM_PWM_Start+0xb6>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800586c:	e023      	b.n	80058b6 <HAL_TIM_PWM_Start+0xfe>
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b04      	cmp	r3, #4
 8005872:	d104      	bne.n	800587e <HAL_TIM_PWM_Start+0xc6>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2202      	movs	r2, #2
 8005878:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800587c:	e01b      	b.n	80058b6 <HAL_TIM_PWM_Start+0xfe>
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	2b08      	cmp	r3, #8
 8005882:	d104      	bne.n	800588e <HAL_TIM_PWM_Start+0xd6>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2202      	movs	r2, #2
 8005888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800588c:	e013      	b.n	80058b6 <HAL_TIM_PWM_Start+0xfe>
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2b0c      	cmp	r3, #12
 8005892:	d104      	bne.n	800589e <HAL_TIM_PWM_Start+0xe6>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2202      	movs	r2, #2
 8005898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800589c:	e00b      	b.n	80058b6 <HAL_TIM_PWM_Start+0xfe>
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2b10      	cmp	r3, #16
 80058a2:	d104      	bne.n	80058ae <HAL_TIM_PWM_Start+0xf6>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2202      	movs	r2, #2
 80058a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058ac:	e003      	b.n	80058b6 <HAL_TIM_PWM_Start+0xfe>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2202      	movs	r2, #2
 80058b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2201      	movs	r2, #1
 80058bc:	6839      	ldr	r1, [r7, #0]
 80058be:	4618      	mov	r0, r3
 80058c0:	f000 fff2 	bl	80068a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a33      	ldr	r2, [pc, #204]	@ (8005998 <HAL_TIM_PWM_Start+0x1e0>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d013      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x13e>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a32      	ldr	r2, [pc, #200]	@ (800599c <HAL_TIM_PWM_Start+0x1e4>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d00e      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x13e>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a30      	ldr	r2, [pc, #192]	@ (80059a0 <HAL_TIM_PWM_Start+0x1e8>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d009      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x13e>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a2f      	ldr	r2, [pc, #188]	@ (80059a4 <HAL_TIM_PWM_Start+0x1ec>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d004      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x13e>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a2d      	ldr	r2, [pc, #180]	@ (80059a8 <HAL_TIM_PWM_Start+0x1f0>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d101      	bne.n	80058fa <HAL_TIM_PWM_Start+0x142>
 80058f6:	2301      	movs	r3, #1
 80058f8:	e000      	b.n	80058fc <HAL_TIM_PWM_Start+0x144>
 80058fa:	2300      	movs	r3, #0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d007      	beq.n	8005910 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800590e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a20      	ldr	r2, [pc, #128]	@ (8005998 <HAL_TIM_PWM_Start+0x1e0>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d018      	beq.n	800594c <HAL_TIM_PWM_Start+0x194>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005922:	d013      	beq.n	800594c <HAL_TIM_PWM_Start+0x194>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a20      	ldr	r2, [pc, #128]	@ (80059ac <HAL_TIM_PWM_Start+0x1f4>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d00e      	beq.n	800594c <HAL_TIM_PWM_Start+0x194>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a1f      	ldr	r2, [pc, #124]	@ (80059b0 <HAL_TIM_PWM_Start+0x1f8>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d009      	beq.n	800594c <HAL_TIM_PWM_Start+0x194>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a17      	ldr	r2, [pc, #92]	@ (800599c <HAL_TIM_PWM_Start+0x1e4>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d004      	beq.n	800594c <HAL_TIM_PWM_Start+0x194>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a16      	ldr	r2, [pc, #88]	@ (80059a0 <HAL_TIM_PWM_Start+0x1e8>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d115      	bne.n	8005978 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	689a      	ldr	r2, [r3, #8]
 8005952:	4b18      	ldr	r3, [pc, #96]	@ (80059b4 <HAL_TIM_PWM_Start+0x1fc>)
 8005954:	4013      	ands	r3, r2
 8005956:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2b06      	cmp	r3, #6
 800595c:	d015      	beq.n	800598a <HAL_TIM_PWM_Start+0x1d2>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005964:	d011      	beq.n	800598a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f042 0201 	orr.w	r2, r2, #1
 8005974:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005976:	e008      	b.n	800598a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f042 0201 	orr.w	r2, r2, #1
 8005986:	601a      	str	r2, [r3, #0]
 8005988:	e000      	b.n	800598c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800598a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3710      	adds	r7, #16
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	40012c00 	.word	0x40012c00
 800599c:	40013400 	.word	0x40013400
 80059a0:	40014000 	.word	0x40014000
 80059a4:	40014400 	.word	0x40014400
 80059a8:	40014800 	.word	0x40014800
 80059ac:	40000400 	.word	0x40000400
 80059b0:	40000800 	.word	0x40000800
 80059b4:	00010007 	.word	0x00010007

080059b8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2200      	movs	r2, #0
 80059c8:	6839      	ldr	r1, [r7, #0]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 ff6c 	bl	80068a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a3e      	ldr	r2, [pc, #248]	@ (8005ad0 <HAL_TIM_PWM_Stop+0x118>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d013      	beq.n	8005a02 <HAL_TIM_PWM_Stop+0x4a>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a3d      	ldr	r2, [pc, #244]	@ (8005ad4 <HAL_TIM_PWM_Stop+0x11c>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d00e      	beq.n	8005a02 <HAL_TIM_PWM_Stop+0x4a>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a3b      	ldr	r2, [pc, #236]	@ (8005ad8 <HAL_TIM_PWM_Stop+0x120>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d009      	beq.n	8005a02 <HAL_TIM_PWM_Stop+0x4a>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a3a      	ldr	r2, [pc, #232]	@ (8005adc <HAL_TIM_PWM_Stop+0x124>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d004      	beq.n	8005a02 <HAL_TIM_PWM_Stop+0x4a>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a38      	ldr	r2, [pc, #224]	@ (8005ae0 <HAL_TIM_PWM_Stop+0x128>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d101      	bne.n	8005a06 <HAL_TIM_PWM_Stop+0x4e>
 8005a02:	2301      	movs	r3, #1
 8005a04:	e000      	b.n	8005a08 <HAL_TIM_PWM_Stop+0x50>
 8005a06:	2300      	movs	r3, #0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d017      	beq.n	8005a3c <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6a1a      	ldr	r2, [r3, #32]
 8005a12:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a16:	4013      	ands	r3, r2
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d10f      	bne.n	8005a3c <HAL_TIM_PWM_Stop+0x84>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	6a1a      	ldr	r2, [r3, #32]
 8005a22:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005a26:	4013      	ands	r3, r2
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d107      	bne.n	8005a3c <HAL_TIM_PWM_Stop+0x84>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005a3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	6a1a      	ldr	r2, [r3, #32]
 8005a42:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a46:	4013      	ands	r3, r2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d10f      	bne.n	8005a6c <HAL_TIM_PWM_Stop+0xb4>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6a1a      	ldr	r2, [r3, #32]
 8005a52:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005a56:	4013      	ands	r3, r2
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d107      	bne.n	8005a6c <HAL_TIM_PWM_Stop+0xb4>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f022 0201 	bic.w	r2, r2, #1
 8005a6a:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d104      	bne.n	8005a7c <HAL_TIM_PWM_Stop+0xc4>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a7a:	e023      	b.n	8005ac4 <HAL_TIM_PWM_Stop+0x10c>
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	2b04      	cmp	r3, #4
 8005a80:	d104      	bne.n	8005a8c <HAL_TIM_PWM_Stop+0xd4>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a8a:	e01b      	b.n	8005ac4 <HAL_TIM_PWM_Stop+0x10c>
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	2b08      	cmp	r3, #8
 8005a90:	d104      	bne.n	8005a9c <HAL_TIM_PWM_Stop+0xe4>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2201      	movs	r2, #1
 8005a96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a9a:	e013      	b.n	8005ac4 <HAL_TIM_PWM_Stop+0x10c>
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	2b0c      	cmp	r3, #12
 8005aa0:	d104      	bne.n	8005aac <HAL_TIM_PWM_Stop+0xf4>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005aaa:	e00b      	b.n	8005ac4 <HAL_TIM_PWM_Stop+0x10c>
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	2b10      	cmp	r3, #16
 8005ab0:	d104      	bne.n	8005abc <HAL_TIM_PWM_Stop+0x104>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005aba:	e003      	b.n	8005ac4 <HAL_TIM_PWM_Stop+0x10c>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3708      	adds	r7, #8
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
 8005ace:	bf00      	nop
 8005ad0:	40012c00 	.word	0x40012c00
 8005ad4:	40013400 	.word	0x40013400
 8005ad8:	40014000 	.word	0x40014000
 8005adc:	40014400 	.word	0x40014400
 8005ae0:	40014800 	.word	0x40014800

08005ae4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b086      	sub	sp, #24
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d101      	bne.n	8005af8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e097      	b.n	8005c28 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d106      	bne.n	8005b12 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	f7fc f84b 	bl	8001ba8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2202      	movs	r2, #2
 8005b16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	6812      	ldr	r2, [r2, #0]
 8005b24:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005b28:	f023 0307 	bic.w	r3, r3, #7
 8005b2c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	3304      	adds	r3, #4
 8005b36:	4619      	mov	r1, r3
 8005b38:	4610      	mov	r0, r2
 8005b3a:	f000 fa87 	bl	800604c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	6a1b      	ldr	r3, [r3, #32]
 8005b54:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b66:	f023 0303 	bic.w	r3, r3, #3
 8005b6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	689a      	ldr	r2, [r3, #8]
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	699b      	ldr	r3, [r3, #24]
 8005b74:	021b      	lsls	r3, r3, #8
 8005b76:	4313      	orrs	r3, r2
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005b84:	f023 030c 	bic.w	r3, r3, #12
 8005b88:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b90:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	68da      	ldr	r2, [r3, #12]
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	69db      	ldr	r3, [r3, #28]
 8005b9e:	021b      	lsls	r3, r3, #8
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	693a      	ldr	r2, [r7, #16]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	011a      	lsls	r2, r3, #4
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	031b      	lsls	r3, r3, #12
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	693a      	ldr	r2, [r7, #16]
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005bc2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005bca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	011b      	lsls	r3, r3, #4
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2201      	movs	r2, #1
 8005bfa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2201      	movs	r2, #1
 8005c02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2201      	movs	r2, #1
 8005c12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2201      	movs	r2, #1
 8005c22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c26:	2300      	movs	r3, #0
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3718      	adds	r7, #24
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d101      	bne.n	8005c4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c4a:	2302      	movs	r3, #2
 8005c4c:	e0ff      	b.n	8005e4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2b14      	cmp	r3, #20
 8005c5a:	f200 80f0 	bhi.w	8005e3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005c5e:	a201      	add	r2, pc, #4	@ (adr r2, 8005c64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c64:	08005cb9 	.word	0x08005cb9
 8005c68:	08005e3f 	.word	0x08005e3f
 8005c6c:	08005e3f 	.word	0x08005e3f
 8005c70:	08005e3f 	.word	0x08005e3f
 8005c74:	08005cf9 	.word	0x08005cf9
 8005c78:	08005e3f 	.word	0x08005e3f
 8005c7c:	08005e3f 	.word	0x08005e3f
 8005c80:	08005e3f 	.word	0x08005e3f
 8005c84:	08005d3b 	.word	0x08005d3b
 8005c88:	08005e3f 	.word	0x08005e3f
 8005c8c:	08005e3f 	.word	0x08005e3f
 8005c90:	08005e3f 	.word	0x08005e3f
 8005c94:	08005d7b 	.word	0x08005d7b
 8005c98:	08005e3f 	.word	0x08005e3f
 8005c9c:	08005e3f 	.word	0x08005e3f
 8005ca0:	08005e3f 	.word	0x08005e3f
 8005ca4:	08005dbd 	.word	0x08005dbd
 8005ca8:	08005e3f 	.word	0x08005e3f
 8005cac:	08005e3f 	.word	0x08005e3f
 8005cb0:	08005e3f 	.word	0x08005e3f
 8005cb4:	08005dfd 	.word	0x08005dfd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68b9      	ldr	r1, [r7, #8]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fa60 	bl	8006184 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	699a      	ldr	r2, [r3, #24]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f042 0208 	orr.w	r2, r2, #8
 8005cd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	699a      	ldr	r2, [r3, #24]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f022 0204 	bic.w	r2, r2, #4
 8005ce2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	6999      	ldr	r1, [r3, #24]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	691a      	ldr	r2, [r3, #16]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	619a      	str	r2, [r3, #24]
      break;
 8005cf6:	e0a5      	b.n	8005e44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68b9      	ldr	r1, [r7, #8]
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f000 fad0 	bl	80062a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	699a      	ldr	r2, [r3, #24]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	699a      	ldr	r2, [r3, #24]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	6999      	ldr	r1, [r3, #24]
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	021a      	lsls	r2, r3, #8
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	619a      	str	r2, [r3, #24]
      break;
 8005d38:	e084      	b.n	8005e44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68b9      	ldr	r1, [r7, #8]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f000 fb39 	bl	80063b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	69da      	ldr	r2, [r3, #28]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f042 0208 	orr.w	r2, r2, #8
 8005d54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	69da      	ldr	r2, [r3, #28]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f022 0204 	bic.w	r2, r2, #4
 8005d64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	69d9      	ldr	r1, [r3, #28]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	691a      	ldr	r2, [r3, #16]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	430a      	orrs	r2, r1
 8005d76:	61da      	str	r2, [r3, #28]
      break;
 8005d78:	e064      	b.n	8005e44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68b9      	ldr	r1, [r7, #8]
 8005d80:	4618      	mov	r0, r3
 8005d82:	f000 fba1 	bl	80064c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	69da      	ldr	r2, [r3, #28]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	69da      	ldr	r2, [r3, #28]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005da4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	69d9      	ldr	r1, [r3, #28]
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	691b      	ldr	r3, [r3, #16]
 8005db0:	021a      	lsls	r2, r3, #8
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	430a      	orrs	r2, r1
 8005db8:	61da      	str	r2, [r3, #28]
      break;
 8005dba:	e043      	b.n	8005e44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68b9      	ldr	r1, [r7, #8]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f000 fc0a 	bl	80065dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f042 0208 	orr.w	r2, r2, #8
 8005dd6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f022 0204 	bic.w	r2, r2, #4
 8005de6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	691a      	ldr	r2, [r3, #16]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005dfa:	e023      	b.n	8005e44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68b9      	ldr	r1, [r7, #8]
 8005e02:	4618      	mov	r0, r3
 8005e04:	f000 fc4e 	bl	80066a4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e16:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e26:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	021a      	lsls	r2, r3, #8
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005e3c:	e002      	b.n	8005e44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	75fb      	strb	r3, [r7, #23]
      break;
 8005e42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3718      	adds	r7, #24
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop

08005e58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e62:	2300      	movs	r3, #0
 8005e64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d101      	bne.n	8005e74 <HAL_TIM_ConfigClockSource+0x1c>
 8005e70:	2302      	movs	r3, #2
 8005e72:	e0de      	b.n	8006032 <HAL_TIM_ConfigClockSource+0x1da>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005e92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68ba      	ldr	r2, [r7, #8]
 8005ea6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a63      	ldr	r2, [pc, #396]	@ (800603c <HAL_TIM_ConfigClockSource+0x1e4>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	f000 80a9 	beq.w	8006006 <HAL_TIM_ConfigClockSource+0x1ae>
 8005eb4:	4a61      	ldr	r2, [pc, #388]	@ (800603c <HAL_TIM_ConfigClockSource+0x1e4>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	f200 80ae 	bhi.w	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005ebc:	4a60      	ldr	r2, [pc, #384]	@ (8006040 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	f000 80a1 	beq.w	8006006 <HAL_TIM_ConfigClockSource+0x1ae>
 8005ec4:	4a5e      	ldr	r2, [pc, #376]	@ (8006040 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	f200 80a6 	bhi.w	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005ecc:	4a5d      	ldr	r2, [pc, #372]	@ (8006044 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	f000 8099 	beq.w	8006006 <HAL_TIM_ConfigClockSource+0x1ae>
 8005ed4:	4a5b      	ldr	r2, [pc, #364]	@ (8006044 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	f200 809e 	bhi.w	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005edc:	4a5a      	ldr	r2, [pc, #360]	@ (8006048 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	f000 8091 	beq.w	8006006 <HAL_TIM_ConfigClockSource+0x1ae>
 8005ee4:	4a58      	ldr	r2, [pc, #352]	@ (8006048 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	f200 8096 	bhi.w	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005eec:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005ef0:	f000 8089 	beq.w	8006006 <HAL_TIM_ConfigClockSource+0x1ae>
 8005ef4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005ef8:	f200 808e 	bhi.w	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005efc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f00:	d03e      	beq.n	8005f80 <HAL_TIM_ConfigClockSource+0x128>
 8005f02:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f06:	f200 8087 	bhi.w	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005f0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f0e:	f000 8086 	beq.w	800601e <HAL_TIM_ConfigClockSource+0x1c6>
 8005f12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f16:	d87f      	bhi.n	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005f18:	2b70      	cmp	r3, #112	@ 0x70
 8005f1a:	d01a      	beq.n	8005f52 <HAL_TIM_ConfigClockSource+0xfa>
 8005f1c:	2b70      	cmp	r3, #112	@ 0x70
 8005f1e:	d87b      	bhi.n	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005f20:	2b60      	cmp	r3, #96	@ 0x60
 8005f22:	d050      	beq.n	8005fc6 <HAL_TIM_ConfigClockSource+0x16e>
 8005f24:	2b60      	cmp	r3, #96	@ 0x60
 8005f26:	d877      	bhi.n	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005f28:	2b50      	cmp	r3, #80	@ 0x50
 8005f2a:	d03c      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0x14e>
 8005f2c:	2b50      	cmp	r3, #80	@ 0x50
 8005f2e:	d873      	bhi.n	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005f30:	2b40      	cmp	r3, #64	@ 0x40
 8005f32:	d058      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0x18e>
 8005f34:	2b40      	cmp	r3, #64	@ 0x40
 8005f36:	d86f      	bhi.n	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005f38:	2b30      	cmp	r3, #48	@ 0x30
 8005f3a:	d064      	beq.n	8006006 <HAL_TIM_ConfigClockSource+0x1ae>
 8005f3c:	2b30      	cmp	r3, #48	@ 0x30
 8005f3e:	d86b      	bhi.n	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005f40:	2b20      	cmp	r3, #32
 8005f42:	d060      	beq.n	8006006 <HAL_TIM_ConfigClockSource+0x1ae>
 8005f44:	2b20      	cmp	r3, #32
 8005f46:	d867      	bhi.n	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d05c      	beq.n	8006006 <HAL_TIM_ConfigClockSource+0x1ae>
 8005f4c:	2b10      	cmp	r3, #16
 8005f4e:	d05a      	beq.n	8006006 <HAL_TIM_ConfigClockSource+0x1ae>
 8005f50:	e062      	b.n	8006018 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f62:	f000 fc81 	bl	8006868 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68ba      	ldr	r2, [r7, #8]
 8005f7c:	609a      	str	r2, [r3, #8]
      break;
 8005f7e:	e04f      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f90:	f000 fc6a 	bl	8006868 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	689a      	ldr	r2, [r3, #8]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fa2:	609a      	str	r2, [r3, #8]
      break;
 8005fa4:	e03c      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	f000 fbdc 	bl	8006770 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2150      	movs	r1, #80	@ 0x50
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 fc35 	bl	800682e <TIM_ITRx_SetConfig>
      break;
 8005fc4:	e02c      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	f000 fbfb 	bl	80067ce <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2160      	movs	r1, #96	@ 0x60
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f000 fc25 	bl	800682e <TIM_ITRx_SetConfig>
      break;
 8005fe4:	e01c      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	f000 fbbc 	bl	8006770 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2140      	movs	r1, #64	@ 0x40
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 fc15 	bl	800682e <TIM_ITRx_SetConfig>
      break;
 8006004:	e00c      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4619      	mov	r1, r3
 8006010:	4610      	mov	r0, r2
 8006012:	f000 fc0c 	bl	800682e <TIM_ITRx_SetConfig>
      break;
 8006016:	e003      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	73fb      	strb	r3, [r7, #15]
      break;
 800601c:	e000      	b.n	8006020 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800601e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006030:	7bfb      	ldrb	r3, [r7, #15]
}
 8006032:	4618      	mov	r0, r3
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	00100070 	.word	0x00100070
 8006040:	00100040 	.word	0x00100040
 8006044:	00100030 	.word	0x00100030
 8006048:	00100020 	.word	0x00100020

0800604c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800604c:	b480      	push	{r7}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a42      	ldr	r2, [pc, #264]	@ (8006168 <TIM_Base_SetConfig+0x11c>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d00f      	beq.n	8006084 <TIM_Base_SetConfig+0x38>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800606a:	d00b      	beq.n	8006084 <TIM_Base_SetConfig+0x38>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a3f      	ldr	r2, [pc, #252]	@ (800616c <TIM_Base_SetConfig+0x120>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d007      	beq.n	8006084 <TIM_Base_SetConfig+0x38>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a3e      	ldr	r2, [pc, #248]	@ (8006170 <TIM_Base_SetConfig+0x124>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d003      	beq.n	8006084 <TIM_Base_SetConfig+0x38>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a3d      	ldr	r2, [pc, #244]	@ (8006174 <TIM_Base_SetConfig+0x128>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d108      	bne.n	8006096 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800608a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	4313      	orrs	r3, r2
 8006094:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a33      	ldr	r2, [pc, #204]	@ (8006168 <TIM_Base_SetConfig+0x11c>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d01b      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060a4:	d017      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a30      	ldr	r2, [pc, #192]	@ (800616c <TIM_Base_SetConfig+0x120>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d013      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a2f      	ldr	r2, [pc, #188]	@ (8006170 <TIM_Base_SetConfig+0x124>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d00f      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a2e      	ldr	r2, [pc, #184]	@ (8006174 <TIM_Base_SetConfig+0x128>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d00b      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006178 <TIM_Base_SetConfig+0x12c>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d007      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a2c      	ldr	r2, [pc, #176]	@ (800617c <TIM_Base_SetConfig+0x130>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d003      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a2b      	ldr	r2, [pc, #172]	@ (8006180 <TIM_Base_SetConfig+0x134>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d108      	bne.n	80060e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	689a      	ldr	r2, [r3, #8]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a16      	ldr	r2, [pc, #88]	@ (8006168 <TIM_Base_SetConfig+0x11c>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d00f      	beq.n	8006134 <TIM_Base_SetConfig+0xe8>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	4a17      	ldr	r2, [pc, #92]	@ (8006174 <TIM_Base_SetConfig+0x128>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d00b      	beq.n	8006134 <TIM_Base_SetConfig+0xe8>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a16      	ldr	r2, [pc, #88]	@ (8006178 <TIM_Base_SetConfig+0x12c>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d007      	beq.n	8006134 <TIM_Base_SetConfig+0xe8>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a15      	ldr	r2, [pc, #84]	@ (800617c <TIM_Base_SetConfig+0x130>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d003      	beq.n	8006134 <TIM_Base_SetConfig+0xe8>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a14      	ldr	r2, [pc, #80]	@ (8006180 <TIM_Base_SetConfig+0x134>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d103      	bne.n	800613c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	691a      	ldr	r2, [r3, #16]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	f003 0301 	and.w	r3, r3, #1
 800614a:	2b01      	cmp	r3, #1
 800614c:	d105      	bne.n	800615a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	f023 0201 	bic.w	r2, r3, #1
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	611a      	str	r2, [r3, #16]
  }
}
 800615a:	bf00      	nop
 800615c:	3714      	adds	r7, #20
 800615e:	46bd      	mov	sp, r7
 8006160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	40012c00 	.word	0x40012c00
 800616c:	40000400 	.word	0x40000400
 8006170:	40000800 	.word	0x40000800
 8006174:	40013400 	.word	0x40013400
 8006178:	40014000 	.word	0x40014000
 800617c:	40014400 	.word	0x40014400
 8006180:	40014800 	.word	0x40014800

08006184 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006184:	b480      	push	{r7}
 8006186:	b087      	sub	sp, #28
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a1b      	ldr	r3, [r3, #32]
 8006192:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a1b      	ldr	r3, [r3, #32]
 8006198:	f023 0201 	bic.w	r2, r3, #1
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f023 0303 	bic.w	r3, r3, #3
 80061be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	4313      	orrs	r3, r2
 80061c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	f023 0302 	bic.w	r3, r3, #2
 80061d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	4313      	orrs	r3, r2
 80061da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a2c      	ldr	r2, [pc, #176]	@ (8006290 <TIM_OC1_SetConfig+0x10c>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d00f      	beq.n	8006204 <TIM_OC1_SetConfig+0x80>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a2b      	ldr	r2, [pc, #172]	@ (8006294 <TIM_OC1_SetConfig+0x110>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d00b      	beq.n	8006204 <TIM_OC1_SetConfig+0x80>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a2a      	ldr	r2, [pc, #168]	@ (8006298 <TIM_OC1_SetConfig+0x114>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d007      	beq.n	8006204 <TIM_OC1_SetConfig+0x80>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4a29      	ldr	r2, [pc, #164]	@ (800629c <TIM_OC1_SetConfig+0x118>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d003      	beq.n	8006204 <TIM_OC1_SetConfig+0x80>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a28      	ldr	r2, [pc, #160]	@ (80062a0 <TIM_OC1_SetConfig+0x11c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d10c      	bne.n	800621e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	f023 0308 	bic.w	r3, r3, #8
 800620a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	697a      	ldr	r2, [r7, #20]
 8006212:	4313      	orrs	r3, r2
 8006214:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	f023 0304 	bic.w	r3, r3, #4
 800621c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	4a1b      	ldr	r2, [pc, #108]	@ (8006290 <TIM_OC1_SetConfig+0x10c>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d00f      	beq.n	8006246 <TIM_OC1_SetConfig+0xc2>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	4a1a      	ldr	r2, [pc, #104]	@ (8006294 <TIM_OC1_SetConfig+0x110>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d00b      	beq.n	8006246 <TIM_OC1_SetConfig+0xc2>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4a19      	ldr	r2, [pc, #100]	@ (8006298 <TIM_OC1_SetConfig+0x114>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d007      	beq.n	8006246 <TIM_OC1_SetConfig+0xc2>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	4a18      	ldr	r2, [pc, #96]	@ (800629c <TIM_OC1_SetConfig+0x118>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d003      	beq.n	8006246 <TIM_OC1_SetConfig+0xc2>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a17      	ldr	r2, [pc, #92]	@ (80062a0 <TIM_OC1_SetConfig+0x11c>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d111      	bne.n	800626a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800624c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006254:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	695b      	ldr	r3, [r3, #20]
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	4313      	orrs	r3, r2
 800625e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	693a      	ldr	r2, [r7, #16]
 8006266:	4313      	orrs	r3, r2
 8006268:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	685a      	ldr	r2, [r3, #4]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	621a      	str	r2, [r3, #32]
}
 8006284:	bf00      	nop
 8006286:	371c      	adds	r7, #28
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr
 8006290:	40012c00 	.word	0x40012c00
 8006294:	40013400 	.word	0x40013400
 8006298:	40014000 	.word	0x40014000
 800629c:	40014400 	.word	0x40014400
 80062a0:	40014800 	.word	0x40014800

080062a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b087      	sub	sp, #28
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a1b      	ldr	r3, [r3, #32]
 80062b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a1b      	ldr	r3, [r3, #32]
 80062b8:	f023 0210 	bic.w	r2, r3, #16
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80062d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	021b      	lsls	r3, r3, #8
 80062e6:	68fa      	ldr	r2, [r7, #12]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	f023 0320 	bic.w	r3, r3, #32
 80062f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	011b      	lsls	r3, r3, #4
 80062fa:	697a      	ldr	r2, [r7, #20]
 80062fc:	4313      	orrs	r3, r2
 80062fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a28      	ldr	r2, [pc, #160]	@ (80063a4 <TIM_OC2_SetConfig+0x100>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d003      	beq.n	8006310 <TIM_OC2_SetConfig+0x6c>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a27      	ldr	r2, [pc, #156]	@ (80063a8 <TIM_OC2_SetConfig+0x104>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d10d      	bne.n	800632c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006316:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	011b      	lsls	r3, r3, #4
 800631e:	697a      	ldr	r2, [r7, #20]
 8006320:	4313      	orrs	r3, r2
 8006322:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800632a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a1d      	ldr	r2, [pc, #116]	@ (80063a4 <TIM_OC2_SetConfig+0x100>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d00f      	beq.n	8006354 <TIM_OC2_SetConfig+0xb0>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4a1c      	ldr	r2, [pc, #112]	@ (80063a8 <TIM_OC2_SetConfig+0x104>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d00b      	beq.n	8006354 <TIM_OC2_SetConfig+0xb0>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a1b      	ldr	r2, [pc, #108]	@ (80063ac <TIM_OC2_SetConfig+0x108>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d007      	beq.n	8006354 <TIM_OC2_SetConfig+0xb0>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	4a1a      	ldr	r2, [pc, #104]	@ (80063b0 <TIM_OC2_SetConfig+0x10c>)
 8006348:	4293      	cmp	r3, r2
 800634a:	d003      	beq.n	8006354 <TIM_OC2_SetConfig+0xb0>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	4a19      	ldr	r2, [pc, #100]	@ (80063b4 <TIM_OC2_SetConfig+0x110>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d113      	bne.n	800637c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800635a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006362:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	695b      	ldr	r3, [r3, #20]
 8006368:	009b      	lsls	r3, r3, #2
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	4313      	orrs	r3, r2
 800636e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	699b      	ldr	r3, [r3, #24]
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	4313      	orrs	r3, r2
 800637a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	693a      	ldr	r2, [r7, #16]
 8006380:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	68fa      	ldr	r2, [r7, #12]
 8006386:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	685a      	ldr	r2, [r3, #4]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	621a      	str	r2, [r3, #32]
}
 8006396:	bf00      	nop
 8006398:	371c      	adds	r7, #28
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	40012c00 	.word	0x40012c00
 80063a8:	40013400 	.word	0x40013400
 80063ac:	40014000 	.word	0x40014000
 80063b0:	40014400 	.word	0x40014400
 80063b4:	40014800 	.word	0x40014800

080063b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b087      	sub	sp, #28
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a1b      	ldr	r3, [r3, #32]
 80063c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6a1b      	ldr	r3, [r3, #32]
 80063cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f023 0303 	bic.w	r3, r3, #3
 80063f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006404:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	021b      	lsls	r3, r3, #8
 800640c:	697a      	ldr	r2, [r7, #20]
 800640e:	4313      	orrs	r3, r2
 8006410:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	4a27      	ldr	r2, [pc, #156]	@ (80064b4 <TIM_OC3_SetConfig+0xfc>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d003      	beq.n	8006422 <TIM_OC3_SetConfig+0x6a>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	4a26      	ldr	r2, [pc, #152]	@ (80064b8 <TIM_OC3_SetConfig+0x100>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d10d      	bne.n	800643e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006428:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	021b      	lsls	r3, r3, #8
 8006430:	697a      	ldr	r2, [r7, #20]
 8006432:	4313      	orrs	r3, r2
 8006434:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800643c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a1c      	ldr	r2, [pc, #112]	@ (80064b4 <TIM_OC3_SetConfig+0xfc>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d00f      	beq.n	8006466 <TIM_OC3_SetConfig+0xae>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a1b      	ldr	r2, [pc, #108]	@ (80064b8 <TIM_OC3_SetConfig+0x100>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d00b      	beq.n	8006466 <TIM_OC3_SetConfig+0xae>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a1a      	ldr	r2, [pc, #104]	@ (80064bc <TIM_OC3_SetConfig+0x104>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d007      	beq.n	8006466 <TIM_OC3_SetConfig+0xae>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a19      	ldr	r2, [pc, #100]	@ (80064c0 <TIM_OC3_SetConfig+0x108>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d003      	beq.n	8006466 <TIM_OC3_SetConfig+0xae>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a18      	ldr	r2, [pc, #96]	@ (80064c4 <TIM_OC3_SetConfig+0x10c>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d113      	bne.n	800648e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800646c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006474:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	011b      	lsls	r3, r3, #4
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	4313      	orrs	r3, r2
 8006480:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	699b      	ldr	r3, [r3, #24]
 8006486:	011b      	lsls	r3, r3, #4
 8006488:	693a      	ldr	r2, [r7, #16]
 800648a:	4313      	orrs	r3, r2
 800648c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	68fa      	ldr	r2, [r7, #12]
 8006498:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	685a      	ldr	r2, [r3, #4]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	697a      	ldr	r2, [r7, #20]
 80064a6:	621a      	str	r2, [r3, #32]
}
 80064a8:	bf00      	nop
 80064aa:	371c      	adds	r7, #28
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr
 80064b4:	40012c00 	.word	0x40012c00
 80064b8:	40013400 	.word	0x40013400
 80064bc:	40014000 	.word	0x40014000
 80064c0:	40014400 	.word	0x40014400
 80064c4:	40014800 	.word	0x40014800

080064c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b087      	sub	sp, #28
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a1b      	ldr	r3, [r3, #32]
 80064d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6a1b      	ldr	r3, [r3, #32]
 80064dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	69db      	ldr	r3, [r3, #28]
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	021b      	lsls	r3, r3, #8
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	4313      	orrs	r3, r2
 800650e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006516:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	031b      	lsls	r3, r3, #12
 800651e:	697a      	ldr	r2, [r7, #20]
 8006520:	4313      	orrs	r3, r2
 8006522:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	4a28      	ldr	r2, [pc, #160]	@ (80065c8 <TIM_OC4_SetConfig+0x100>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d003      	beq.n	8006534 <TIM_OC4_SetConfig+0x6c>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a27      	ldr	r2, [pc, #156]	@ (80065cc <TIM_OC4_SetConfig+0x104>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d10d      	bne.n	8006550 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800653a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	031b      	lsls	r3, r3, #12
 8006542:	697a      	ldr	r2, [r7, #20]
 8006544:	4313      	orrs	r3, r2
 8006546:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800654e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a1d      	ldr	r2, [pc, #116]	@ (80065c8 <TIM_OC4_SetConfig+0x100>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d00f      	beq.n	8006578 <TIM_OC4_SetConfig+0xb0>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a1c      	ldr	r2, [pc, #112]	@ (80065cc <TIM_OC4_SetConfig+0x104>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d00b      	beq.n	8006578 <TIM_OC4_SetConfig+0xb0>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a1b      	ldr	r2, [pc, #108]	@ (80065d0 <TIM_OC4_SetConfig+0x108>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d007      	beq.n	8006578 <TIM_OC4_SetConfig+0xb0>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a1a      	ldr	r2, [pc, #104]	@ (80065d4 <TIM_OC4_SetConfig+0x10c>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d003      	beq.n	8006578 <TIM_OC4_SetConfig+0xb0>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a19      	ldr	r2, [pc, #100]	@ (80065d8 <TIM_OC4_SetConfig+0x110>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d113      	bne.n	80065a0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800657e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006586:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	695b      	ldr	r3, [r3, #20]
 800658c:	019b      	lsls	r3, r3, #6
 800658e:	693a      	ldr	r2, [r7, #16]
 8006590:	4313      	orrs	r3, r2
 8006592:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	699b      	ldr	r3, [r3, #24]
 8006598:	019b      	lsls	r3, r3, #6
 800659a:	693a      	ldr	r2, [r7, #16]
 800659c:	4313      	orrs	r3, r2
 800659e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	693a      	ldr	r2, [r7, #16]
 80065a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	68fa      	ldr	r2, [r7, #12]
 80065aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	685a      	ldr	r2, [r3, #4]
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	697a      	ldr	r2, [r7, #20]
 80065b8:	621a      	str	r2, [r3, #32]
}
 80065ba:	bf00      	nop
 80065bc:	371c      	adds	r7, #28
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	40012c00 	.word	0x40012c00
 80065cc:	40013400 	.word	0x40013400
 80065d0:	40014000 	.word	0x40014000
 80065d4:	40014400 	.word	0x40014400
 80065d8:	40014800 	.word	0x40014800

080065dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80065dc:	b480      	push	{r7}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a1b      	ldr	r3, [r3, #32]
 80065ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a1b      	ldr	r3, [r3, #32]
 80065f0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800660a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800660e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	4313      	orrs	r3, r2
 8006618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006620:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	689b      	ldr	r3, [r3, #8]
 8006626:	041b      	lsls	r3, r3, #16
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	4313      	orrs	r3, r2
 800662c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a17      	ldr	r2, [pc, #92]	@ (8006690 <TIM_OC5_SetConfig+0xb4>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d00f      	beq.n	8006656 <TIM_OC5_SetConfig+0x7a>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a16      	ldr	r2, [pc, #88]	@ (8006694 <TIM_OC5_SetConfig+0xb8>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d00b      	beq.n	8006656 <TIM_OC5_SetConfig+0x7a>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a15      	ldr	r2, [pc, #84]	@ (8006698 <TIM_OC5_SetConfig+0xbc>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d007      	beq.n	8006656 <TIM_OC5_SetConfig+0x7a>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a14      	ldr	r2, [pc, #80]	@ (800669c <TIM_OC5_SetConfig+0xc0>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d003      	beq.n	8006656 <TIM_OC5_SetConfig+0x7a>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a13      	ldr	r2, [pc, #76]	@ (80066a0 <TIM_OC5_SetConfig+0xc4>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d109      	bne.n	800666a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800665c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	695b      	ldr	r3, [r3, #20]
 8006662:	021b      	lsls	r3, r3, #8
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	4313      	orrs	r3, r2
 8006668:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685a      	ldr	r2, [r3, #4]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	693a      	ldr	r2, [r7, #16]
 8006682:	621a      	str	r2, [r3, #32]
}
 8006684:	bf00      	nop
 8006686:	371c      	adds	r7, #28
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr
 8006690:	40012c00 	.word	0x40012c00
 8006694:	40013400 	.word	0x40013400
 8006698:	40014000 	.word	0x40014000
 800669c:	40014400 	.word	0x40014400
 80066a0:	40014800 	.word	0x40014800

080066a4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a1b      	ldr	r3, [r3, #32]
 80066b8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	021b      	lsls	r3, r3, #8
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	4313      	orrs	r3, r2
 80066e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80066ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	051b      	lsls	r3, r3, #20
 80066f2:	693a      	ldr	r2, [r7, #16]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a18      	ldr	r2, [pc, #96]	@ (800675c <TIM_OC6_SetConfig+0xb8>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d00f      	beq.n	8006720 <TIM_OC6_SetConfig+0x7c>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a17      	ldr	r2, [pc, #92]	@ (8006760 <TIM_OC6_SetConfig+0xbc>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d00b      	beq.n	8006720 <TIM_OC6_SetConfig+0x7c>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a16      	ldr	r2, [pc, #88]	@ (8006764 <TIM_OC6_SetConfig+0xc0>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d007      	beq.n	8006720 <TIM_OC6_SetConfig+0x7c>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a15      	ldr	r2, [pc, #84]	@ (8006768 <TIM_OC6_SetConfig+0xc4>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d003      	beq.n	8006720 <TIM_OC6_SetConfig+0x7c>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4a14      	ldr	r2, [pc, #80]	@ (800676c <TIM_OC6_SetConfig+0xc8>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d109      	bne.n	8006734 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006726:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	029b      	lsls	r3, r3, #10
 800672e:	697a      	ldr	r2, [r7, #20]
 8006730:	4313      	orrs	r3, r2
 8006732:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	697a      	ldr	r2, [r7, #20]
 8006738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68fa      	ldr	r2, [r7, #12]
 800673e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	621a      	str	r2, [r3, #32]
}
 800674e:	bf00      	nop
 8006750:	371c      	adds	r7, #28
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop
 800675c:	40012c00 	.word	0x40012c00
 8006760:	40013400 	.word	0x40013400
 8006764:	40014000 	.word	0x40014000
 8006768:	40014400 	.word	0x40014400
 800676c:	40014800 	.word	0x40014800

08006770 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006770:	b480      	push	{r7}
 8006772:	b087      	sub	sp, #28
 8006774:	af00      	add	r7, sp, #0
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6a1b      	ldr	r3, [r3, #32]
 8006780:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	f023 0201 	bic.w	r2, r3, #1
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800679a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	011b      	lsls	r3, r3, #4
 80067a0:	693a      	ldr	r2, [r7, #16]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f023 030a 	bic.w	r3, r3, #10
 80067ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80067ae:	697a      	ldr	r2, [r7, #20]
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	621a      	str	r2, [r3, #32]
}
 80067c2:	bf00      	nop
 80067c4:	371c      	adds	r7, #28
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr

080067ce <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067ce:	b480      	push	{r7}
 80067d0:	b087      	sub	sp, #28
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	60f8      	str	r0, [r7, #12]
 80067d6:	60b9      	str	r1, [r7, #8]
 80067d8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6a1b      	ldr	r3, [r3, #32]
 80067de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6a1b      	ldr	r3, [r3, #32]
 80067e4:	f023 0210 	bic.w	r2, r3, #16
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	699b      	ldr	r3, [r3, #24]
 80067f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	031b      	lsls	r3, r3, #12
 80067fe:	693a      	ldr	r2, [r7, #16]
 8006800:	4313      	orrs	r3, r2
 8006802:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800680a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	011b      	lsls	r3, r3, #4
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	4313      	orrs	r3, r2
 8006814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	693a      	ldr	r2, [r7, #16]
 800681a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	697a      	ldr	r2, [r7, #20]
 8006820:	621a      	str	r2, [r3, #32]
}
 8006822:	bf00      	nop
 8006824:	371c      	adds	r7, #28
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800682e:	b480      	push	{r7}
 8006830:	b085      	sub	sp, #20
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
 8006836:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006844:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006848:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800684a:	683a      	ldr	r2, [r7, #0]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	4313      	orrs	r3, r2
 8006850:	f043 0307 	orr.w	r3, r3, #7
 8006854:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	609a      	str	r2, [r3, #8]
}
 800685c:	bf00      	nop
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006868:	b480      	push	{r7}
 800686a:	b087      	sub	sp, #28
 800686c:	af00      	add	r7, sp, #0
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	60b9      	str	r1, [r7, #8]
 8006872:	607a      	str	r2, [r7, #4]
 8006874:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006882:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	021a      	lsls	r2, r3, #8
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	431a      	orrs	r2, r3
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	4313      	orrs	r3, r2
 8006890:	697a      	ldr	r2, [r7, #20]
 8006892:	4313      	orrs	r3, r2
 8006894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	697a      	ldr	r2, [r7, #20]
 800689a:	609a      	str	r2, [r3, #8]
}
 800689c:	bf00      	nop
 800689e:	371c      	adds	r7, #28
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr

080068a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b087      	sub	sp, #28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	f003 031f 	and.w	r3, r3, #31
 80068ba:	2201      	movs	r2, #1
 80068bc:	fa02 f303 	lsl.w	r3, r2, r3
 80068c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6a1a      	ldr	r2, [r3, #32]
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	43db      	mvns	r3, r3
 80068ca:	401a      	ands	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6a1a      	ldr	r2, [r3, #32]
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	f003 031f 	and.w	r3, r3, #31
 80068da:	6879      	ldr	r1, [r7, #4]
 80068dc:	fa01 f303 	lsl.w	r3, r1, r3
 80068e0:	431a      	orrs	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	621a      	str	r2, [r3, #32]
}
 80068e6:	bf00      	nop
 80068e8:	371c      	adds	r7, #28
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
	...

080068f4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d109      	bne.n	8006918 <HAL_TIMEx_PWMN_Start+0x24>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800690a:	b2db      	uxtb	r3, r3
 800690c:	2b01      	cmp	r3, #1
 800690e:	bf14      	ite	ne
 8006910:	2301      	movne	r3, #1
 8006912:	2300      	moveq	r3, #0
 8006914:	b2db      	uxtb	r3, r3
 8006916:	e022      	b.n	800695e <HAL_TIMEx_PWMN_Start+0x6a>
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	2b04      	cmp	r3, #4
 800691c:	d109      	bne.n	8006932 <HAL_TIMEx_PWMN_Start+0x3e>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b01      	cmp	r3, #1
 8006928:	bf14      	ite	ne
 800692a:	2301      	movne	r3, #1
 800692c:	2300      	moveq	r3, #0
 800692e:	b2db      	uxtb	r3, r3
 8006930:	e015      	b.n	800695e <HAL_TIMEx_PWMN_Start+0x6a>
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	2b08      	cmp	r3, #8
 8006936:	d109      	bne.n	800694c <HAL_TIMEx_PWMN_Start+0x58>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b01      	cmp	r3, #1
 8006942:	bf14      	ite	ne
 8006944:	2301      	movne	r3, #1
 8006946:	2300      	moveq	r3, #0
 8006948:	b2db      	uxtb	r3, r3
 800694a:	e008      	b.n	800695e <HAL_TIMEx_PWMN_Start+0x6a>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006952:	b2db      	uxtb	r3, r3
 8006954:	2b01      	cmp	r3, #1
 8006956:	bf14      	ite	ne
 8006958:	2301      	movne	r3, #1
 800695a:	2300      	moveq	r3, #0
 800695c:	b2db      	uxtb	r3, r3
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e069      	b.n	8006a3a <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d104      	bne.n	8006976 <HAL_TIMEx_PWMN_Start+0x82>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2202      	movs	r2, #2
 8006970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006974:	e013      	b.n	800699e <HAL_TIMEx_PWMN_Start+0xaa>
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	2b04      	cmp	r3, #4
 800697a:	d104      	bne.n	8006986 <HAL_TIMEx_PWMN_Start+0x92>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2202      	movs	r2, #2
 8006980:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006984:	e00b      	b.n	800699e <HAL_TIMEx_PWMN_Start+0xaa>
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	2b08      	cmp	r3, #8
 800698a:	d104      	bne.n	8006996 <HAL_TIMEx_PWMN_Start+0xa2>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2202      	movs	r2, #2
 8006990:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006994:	e003      	b.n	800699e <HAL_TIMEx_PWMN_Start+0xaa>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2202      	movs	r2, #2
 800699a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	2204      	movs	r2, #4
 80069a4:	6839      	ldr	r1, [r7, #0]
 80069a6:	4618      	mov	r0, r3
 80069a8:	f000 f9c4 	bl	8006d34 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80069ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a20      	ldr	r2, [pc, #128]	@ (8006a44 <HAL_TIMEx_PWMN_Start+0x150>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d018      	beq.n	80069f8 <HAL_TIMEx_PWMN_Start+0x104>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069ce:	d013      	beq.n	80069f8 <HAL_TIMEx_PWMN_Start+0x104>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	4a1c      	ldr	r2, [pc, #112]	@ (8006a48 <HAL_TIMEx_PWMN_Start+0x154>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d00e      	beq.n	80069f8 <HAL_TIMEx_PWMN_Start+0x104>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a1b      	ldr	r2, [pc, #108]	@ (8006a4c <HAL_TIMEx_PWMN_Start+0x158>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d009      	beq.n	80069f8 <HAL_TIMEx_PWMN_Start+0x104>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a19      	ldr	r2, [pc, #100]	@ (8006a50 <HAL_TIMEx_PWMN_Start+0x15c>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d004      	beq.n	80069f8 <HAL_TIMEx_PWMN_Start+0x104>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a18      	ldr	r2, [pc, #96]	@ (8006a54 <HAL_TIMEx_PWMN_Start+0x160>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d115      	bne.n	8006a24 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	689a      	ldr	r2, [r3, #8]
 80069fe:	4b16      	ldr	r3, [pc, #88]	@ (8006a58 <HAL_TIMEx_PWMN_Start+0x164>)
 8006a00:	4013      	ands	r3, r2
 8006a02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2b06      	cmp	r3, #6
 8006a08:	d015      	beq.n	8006a36 <HAL_TIMEx_PWMN_Start+0x142>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a10:	d011      	beq.n	8006a36 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f042 0201 	orr.w	r2, r2, #1
 8006a20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a22:	e008      	b.n	8006a36 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	681a      	ldr	r2, [r3, #0]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f042 0201 	orr.w	r2, r2, #1
 8006a32:	601a      	str	r2, [r3, #0]
 8006a34:	e000      	b.n	8006a38 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a36:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a38:	2300      	movs	r3, #0
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3710      	adds	r7, #16
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	40012c00 	.word	0x40012c00
 8006a48:	40000400 	.word	0x40000400
 8006a4c:	40000800 	.word	0x40000800
 8006a50:	40013400 	.word	0x40013400
 8006a54:	40014000 	.word	0x40014000
 8006a58:	00010007 	.word	0x00010007

08006a5c <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	6839      	ldr	r1, [r7, #0]
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f000 f960 	bl	8006d34 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	6a1a      	ldr	r2, [r3, #32]
 8006a7a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006a7e:	4013      	ands	r3, r2
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10f      	bne.n	8006aa4 <HAL_TIMEx_PWMN_Stop+0x48>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6a1a      	ldr	r2, [r3, #32]
 8006a8a:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006a8e:	4013      	ands	r3, r2
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d107      	bne.n	8006aa4 <HAL_TIMEx_PWMN_Stop+0x48>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006aa2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	6a1a      	ldr	r2, [r3, #32]
 8006aaa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006aae:	4013      	ands	r3, r2
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d10f      	bne.n	8006ad4 <HAL_TIMEx_PWMN_Stop+0x78>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	6a1a      	ldr	r2, [r3, #32]
 8006aba:	f244 4344 	movw	r3, #17476	@ 0x4444
 8006abe:	4013      	ands	r3, r2
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d107      	bne.n	8006ad4 <HAL_TIMEx_PWMN_Stop+0x78>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f022 0201 	bic.w	r2, r2, #1
 8006ad2:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d104      	bne.n	8006ae4 <HAL_TIMEx_PWMN_Stop+0x88>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2201      	movs	r2, #1
 8006ade:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ae2:	e013      	b.n	8006b0c <HAL_TIMEx_PWMN_Stop+0xb0>
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	2b04      	cmp	r3, #4
 8006ae8:	d104      	bne.n	8006af4 <HAL_TIMEx_PWMN_Stop+0x98>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2201      	movs	r2, #1
 8006aee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006af2:	e00b      	b.n	8006b0c <HAL_TIMEx_PWMN_Stop+0xb0>
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	2b08      	cmp	r3, #8
 8006af8:	d104      	bne.n	8006b04 <HAL_TIMEx_PWMN_Stop+0xa8>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2201      	movs	r2, #1
 8006afe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006b02:	e003      	b.n	8006b0c <HAL_TIMEx_PWMN_Stop+0xb0>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8006b0c:	2300      	movs	r3, #0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3708      	adds	r7, #8
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
	...

08006b18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d101      	bne.n	8006b30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	e065      	b.n	8006bfc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2202      	movs	r2, #2
 8006b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a2c      	ldr	r2, [pc, #176]	@ (8006c08 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d004      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a2b      	ldr	r2, [pc, #172]	@ (8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d108      	bne.n	8006b76 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006b6a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006b7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b80:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a1b      	ldr	r2, [pc, #108]	@ (8006c08 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d018      	beq.n	8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ba6:	d013      	beq.n	8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a18      	ldr	r2, [pc, #96]	@ (8006c10 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d00e      	beq.n	8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a17      	ldr	r2, [pc, #92]	@ (8006c14 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d009      	beq.n	8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a12      	ldr	r2, [pc, #72]	@ (8006c0c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d004      	beq.n	8006bd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a13      	ldr	r2, [pc, #76]	@ (8006c18 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d10c      	bne.n	8006bea <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	68ba      	ldr	r2, [r7, #8]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68ba      	ldr	r2, [r7, #8]
 8006be8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2201      	movs	r2, #1
 8006bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006bfa:	2300      	movs	r3, #0
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3714      	adds	r7, #20
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr
 8006c08:	40012c00 	.word	0x40012c00
 8006c0c:	40013400 	.word	0x40013400
 8006c10:	40000400 	.word	0x40000400
 8006c14:	40000800 	.word	0x40000800
 8006c18:	40014000 	.word	0x40014000

08006c1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c26:	2300      	movs	r3, #0
 8006c28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d101      	bne.n	8006c38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c34:	2302      	movs	r3, #2
 8006c36:	e073      	b.n	8006d20 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	695b      	ldr	r3, [r3, #20]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	699b      	ldr	r3, [r3, #24]
 8006cac:	041b      	lsls	r3, r3, #16
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	69db      	ldr	r3, [r3, #28]
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a19      	ldr	r2, [pc, #100]	@ (8006d2c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d004      	beq.n	8006cd4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a18      	ldr	r2, [pc, #96]	@ (8006d30 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d11c      	bne.n	8006d0e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cde:	051b      	lsls	r3, r3, #20
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	6a1b      	ldr	r3, [r3, #32]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68fa      	ldr	r2, [r7, #12]
 8006d14:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr
 8006d2c:	40012c00 	.word	0x40012c00
 8006d30:	40013400 	.word	0x40013400

08006d34 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b087      	sub	sp, #28
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	f003 030f 	and.w	r3, r3, #15
 8006d46:	2204      	movs	r2, #4
 8006d48:	fa02 f303 	lsl.w	r3, r2, r3
 8006d4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6a1a      	ldr	r2, [r3, #32]
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	43db      	mvns	r3, r3
 8006d56:	401a      	ands	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6a1a      	ldr	r2, [r3, #32]
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	f003 030f 	and.w	r3, r3, #15
 8006d66:	6879      	ldr	r1, [r7, #4]
 8006d68:	fa01 f303 	lsl.w	r3, r1, r3
 8006d6c:	431a      	orrs	r2, r3
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	621a      	str	r2, [r3, #32]
}
 8006d72:	bf00      	nop
 8006d74:	371c      	adds	r7, #28
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr

08006d7e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d7e:	b580      	push	{r7, lr}
 8006d80:	b082      	sub	sp, #8
 8006d82:	af00      	add	r7, sp, #0
 8006d84:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d101      	bne.n	8006d90 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e042      	b.n	8006e16 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d106      	bne.n	8006da8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7fb f864 	bl	8001e70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2224      	movs	r2, #36	@ 0x24
 8006dac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f022 0201 	bic.w	r2, r2, #1
 8006dbe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d002      	beq.n	8006dce <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f000 fee9 	bl	8007ba0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 fc1a 	bl	8007608 <UART_SetConfig>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d101      	bne.n	8006dde <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	e01b      	b.n	8006e16 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685a      	ldr	r2, [r3, #4]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006dec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	689a      	ldr	r2, [r3, #8]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006dfc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f042 0201 	orr.w	r2, r2, #1
 8006e0c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f000 ff68 	bl	8007ce4 <UART_CheckIdleState>
 8006e14:	4603      	mov	r3, r0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3708      	adds	r7, #8
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}

08006e1e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e1e:	b580      	push	{r7, lr}
 8006e20:	b08a      	sub	sp, #40	@ 0x28
 8006e22:	af02      	add	r7, sp, #8
 8006e24:	60f8      	str	r0, [r7, #12]
 8006e26:	60b9      	str	r1, [r7, #8]
 8006e28:	603b      	str	r3, [r7, #0]
 8006e2a:	4613      	mov	r3, r2
 8006e2c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e34:	2b20      	cmp	r3, #32
 8006e36:	d17b      	bne.n	8006f30 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d002      	beq.n	8006e44 <HAL_UART_Transmit+0x26>
 8006e3e:	88fb      	ldrh	r3, [r7, #6]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d101      	bne.n	8006e48 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e074      	b.n	8006f32 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2221      	movs	r2, #33	@ 0x21
 8006e54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e58:	f7fb fbd6 	bl	8002608 <HAL_GetTick>
 8006e5c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	88fa      	ldrh	r2, [r7, #6]
 8006e62:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	88fa      	ldrh	r2, [r7, #6]
 8006e6a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e76:	d108      	bne.n	8006e8a <HAL_UART_Transmit+0x6c>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	691b      	ldr	r3, [r3, #16]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d104      	bne.n	8006e8a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006e80:	2300      	movs	r3, #0
 8006e82:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	61bb      	str	r3, [r7, #24]
 8006e88:	e003      	b.n	8006e92 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e92:	e030      	b.n	8006ef6 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	9300      	str	r3, [sp, #0]
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	2180      	movs	r1, #128	@ 0x80
 8006e9e:	68f8      	ldr	r0, [r7, #12]
 8006ea0:	f000 ffca 	bl	8007e38 <UART_WaitOnFlagUntilTimeout>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d005      	beq.n	8006eb6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2220      	movs	r2, #32
 8006eae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006eb2:	2303      	movs	r3, #3
 8006eb4:	e03d      	b.n	8006f32 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006eb6:	69fb      	ldr	r3, [r7, #28]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d10b      	bne.n	8006ed4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ebc:	69bb      	ldr	r3, [r7, #24]
 8006ebe:	881b      	ldrh	r3, [r3, #0]
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006eca:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	3302      	adds	r3, #2
 8006ed0:	61bb      	str	r3, [r7, #24]
 8006ed2:	e007      	b.n	8006ee4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	781a      	ldrb	r2, [r3, #0]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006ede:	69fb      	ldr	r3, [r7, #28]
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	3b01      	subs	r3, #1
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1c8      	bne.n	8006e94 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	9300      	str	r3, [sp, #0]
 8006f06:	697b      	ldr	r3, [r7, #20]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	2140      	movs	r1, #64	@ 0x40
 8006f0c:	68f8      	ldr	r0, [r7, #12]
 8006f0e:	f000 ff93 	bl	8007e38 <UART_WaitOnFlagUntilTimeout>
 8006f12:	4603      	mov	r3, r0
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d005      	beq.n	8006f24 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2220      	movs	r2, #32
 8006f1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006f20:	2303      	movs	r3, #3
 8006f22:	e006      	b.n	8006f32 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2220      	movs	r2, #32
 8006f28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	e000      	b.n	8006f32 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006f30:	2302      	movs	r3, #2
  }
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3720      	adds	r7, #32
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
	...

08006f3c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b0ba      	sub	sp, #232	@ 0xe8
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	69db      	ldr	r3, [r3, #28]
 8006f4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006f62:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006f66:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006f6a:	4013      	ands	r3, r2
 8006f6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006f70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d11b      	bne.n	8006fb0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006f78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f7c:	f003 0320 	and.w	r3, r3, #32
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d015      	beq.n	8006fb0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006f84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f88:	f003 0320 	and.w	r3, r3, #32
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d105      	bne.n	8006f9c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006f90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d009      	beq.n	8006fb0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f000 8300 	beq.w	80075a6 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	4798      	blx	r3
      }
      return;
 8006fae:	e2fa      	b.n	80075a6 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006fb0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 8123 	beq.w	8007200 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006fba:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006fbe:	4b8d      	ldr	r3, [pc, #564]	@ (80071f4 <HAL_UART_IRQHandler+0x2b8>)
 8006fc0:	4013      	ands	r3, r2
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d106      	bne.n	8006fd4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006fc6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006fca:	4b8b      	ldr	r3, [pc, #556]	@ (80071f8 <HAL_UART_IRQHandler+0x2bc>)
 8006fcc:	4013      	ands	r3, r2
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	f000 8116 	beq.w	8007200 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fd8:	f003 0301 	and.w	r3, r3, #1
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d011      	beq.n	8007004 <HAL_UART_IRQHandler+0xc8>
 8006fe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d00b      	beq.n	8007004 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ffa:	f043 0201 	orr.w	r2, r3, #1
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007008:	f003 0302 	and.w	r3, r3, #2
 800700c:	2b00      	cmp	r3, #0
 800700e:	d011      	beq.n	8007034 <HAL_UART_IRQHandler+0xf8>
 8007010:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007014:	f003 0301 	and.w	r3, r3, #1
 8007018:	2b00      	cmp	r3, #0
 800701a:	d00b      	beq.n	8007034 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2202      	movs	r2, #2
 8007022:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800702a:	f043 0204 	orr.w	r2, r3, #4
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007038:	f003 0304 	and.w	r3, r3, #4
 800703c:	2b00      	cmp	r3, #0
 800703e:	d011      	beq.n	8007064 <HAL_UART_IRQHandler+0x128>
 8007040:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007044:	f003 0301 	and.w	r3, r3, #1
 8007048:	2b00      	cmp	r3, #0
 800704a:	d00b      	beq.n	8007064 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	2204      	movs	r2, #4
 8007052:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800705a:	f043 0202 	orr.w	r2, r3, #2
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007068:	f003 0308 	and.w	r3, r3, #8
 800706c:	2b00      	cmp	r3, #0
 800706e:	d017      	beq.n	80070a0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007074:	f003 0320 	and.w	r3, r3, #32
 8007078:	2b00      	cmp	r3, #0
 800707a:	d105      	bne.n	8007088 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800707c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007080:	4b5c      	ldr	r3, [pc, #368]	@ (80071f4 <HAL_UART_IRQHandler+0x2b8>)
 8007082:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007084:	2b00      	cmp	r3, #0
 8007086:	d00b      	beq.n	80070a0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	2208      	movs	r2, #8
 800708e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007096:	f043 0208 	orr.w	r2, r3, #8
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80070a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d012      	beq.n	80070d2 <HAL_UART_IRQHandler+0x196>
 80070ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d00c      	beq.n	80070d2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80070c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070c8:	f043 0220 	orr.w	r2, r3, #32
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d8:	2b00      	cmp	r3, #0
 80070da:	f000 8266 	beq.w	80075aa <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80070de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070e2:	f003 0320 	and.w	r3, r3, #32
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d013      	beq.n	8007112 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80070ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070ee:	f003 0320 	and.w	r3, r3, #32
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d105      	bne.n	8007102 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80070f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d007      	beq.n	8007112 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007106:	2b00      	cmp	r3, #0
 8007108:	d003      	beq.n	8007112 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007118:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007126:	2b40      	cmp	r3, #64	@ 0x40
 8007128:	d005      	beq.n	8007136 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800712a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800712e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007132:	2b00      	cmp	r3, #0
 8007134:	d054      	beq.n	80071e0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 feeb 	bl	8007f12 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007146:	2b40      	cmp	r3, #64	@ 0x40
 8007148:	d146      	bne.n	80071d8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	3308      	adds	r3, #8
 8007150:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007154:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007158:	e853 3f00 	ldrex	r3, [r3]
 800715c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007160:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007168:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	3308      	adds	r3, #8
 8007172:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007176:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800717a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007182:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007186:	e841 2300 	strex	r3, r2, [r1]
 800718a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800718e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1d9      	bne.n	800714a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800719c:	2b00      	cmp	r3, #0
 800719e:	d017      	beq.n	80071d0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071a6:	4a15      	ldr	r2, [pc, #84]	@ (80071fc <HAL_UART_IRQHandler+0x2c0>)
 80071a8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7fc ffcd 	bl	8004150 <HAL_DMA_Abort_IT>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d019      	beq.n	80071f0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071c4:	687a      	ldr	r2, [r7, #4]
 80071c6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80071ca:	4610      	mov	r0, r2
 80071cc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ce:	e00f      	b.n	80071f0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f7fa f8a3 	bl	800131c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071d6:	e00b      	b.n	80071f0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f7fa f89f 	bl	800131c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071de:	e007      	b.n	80071f0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f7fa f89b 	bl	800131c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80071ee:	e1dc      	b.n	80075aa <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071f0:	bf00      	nop
    return;
 80071f2:	e1da      	b.n	80075aa <HAL_UART_IRQHandler+0x66e>
 80071f4:	10000001 	.word	0x10000001
 80071f8:	04000120 	.word	0x04000120
 80071fc:	08007fdf 	.word	0x08007fdf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007204:	2b01      	cmp	r3, #1
 8007206:	f040 8170 	bne.w	80074ea <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800720a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800720e:	f003 0310 	and.w	r3, r3, #16
 8007212:	2b00      	cmp	r3, #0
 8007214:	f000 8169 	beq.w	80074ea <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800721c:	f003 0310 	and.w	r3, r3, #16
 8007220:	2b00      	cmp	r3, #0
 8007222:	f000 8162 	beq.w	80074ea <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2210      	movs	r2, #16
 800722c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007238:	2b40      	cmp	r3, #64	@ 0x40
 800723a:	f040 80d8 	bne.w	80073ee <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800724c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007250:	2b00      	cmp	r3, #0
 8007252:	f000 80af 	beq.w	80073b4 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800725c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007260:	429a      	cmp	r2, r3
 8007262:	f080 80a7 	bcs.w	80073b4 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800726c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f003 0320 	and.w	r3, r3, #32
 800727e:	2b00      	cmp	r3, #0
 8007280:	f040 8087 	bne.w	8007392 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007290:	e853 3f00 	ldrex	r3, [r3]
 8007294:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007298:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800729c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	461a      	mov	r2, r3
 80072aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80072ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80072b2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80072ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80072be:	e841 2300 	strex	r3, r2, [r1]
 80072c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80072c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d1da      	bne.n	8007284 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3308      	adds	r3, #8
 80072d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072d8:	e853 3f00 	ldrex	r3, [r3]
 80072dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80072de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80072e0:	f023 0301 	bic.w	r3, r3, #1
 80072e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	3308      	adds	r3, #8
 80072ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80072f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80072f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80072fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80072fe:	e841 2300 	strex	r3, r2, [r1]
 8007302:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007304:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1e1      	bne.n	80072ce <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	3308      	adds	r3, #8
 8007310:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007312:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007314:	e853 3f00 	ldrex	r3, [r3]
 8007318:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800731a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800731c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007320:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	3308      	adds	r3, #8
 800732a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800732e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007330:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007332:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007334:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007336:	e841 2300 	strex	r3, r2, [r1]
 800733a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800733c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800733e:	2b00      	cmp	r3, #0
 8007340:	d1e3      	bne.n	800730a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2220      	movs	r2, #32
 8007346:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007358:	e853 3f00 	ldrex	r3, [r3]
 800735c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800735e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007360:	f023 0310 	bic.w	r3, r3, #16
 8007364:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	461a      	mov	r2, r3
 800736e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007372:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007374:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007376:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007378:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800737a:	e841 2300 	strex	r3, r2, [r1]
 800737e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007380:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007382:	2b00      	cmp	r3, #0
 8007384:	d1e4      	bne.n	8007350 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800738c:	4618      	mov	r0, r3
 800738e:	f7fc fe86 	bl	800409e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2202      	movs	r2, #2
 8007396:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80073a4:	b29b      	uxth	r3, r3
 80073a6:	1ad3      	subs	r3, r2, r3
 80073a8:	b29b      	uxth	r3, r3
 80073aa:	4619      	mov	r1, r3
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 f911 	bl	80075d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80073b2:	e0fc      	b.n	80075ae <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80073be:	429a      	cmp	r2, r3
 80073c0:	f040 80f5 	bne.w	80075ae <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f003 0320 	and.w	r3, r3, #32
 80073d2:	2b20      	cmp	r3, #32
 80073d4:	f040 80eb 	bne.w	80075ae <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2202      	movs	r2, #2
 80073dc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073e4:	4619      	mov	r1, r3
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f000 f8f4 	bl	80075d4 <HAL_UARTEx_RxEventCallback>
      return;
 80073ec:	e0df      	b.n	80075ae <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	1ad3      	subs	r3, r2, r3
 80073fe:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007408:	b29b      	uxth	r3, r3
 800740a:	2b00      	cmp	r3, #0
 800740c:	f000 80d1 	beq.w	80075b2 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007410:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007414:	2b00      	cmp	r3, #0
 8007416:	f000 80cc 	beq.w	80075b2 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007422:	e853 3f00 	ldrex	r3, [r3]
 8007426:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800742e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	461a      	mov	r2, r3
 8007438:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800743c:	647b      	str	r3, [r7, #68]	@ 0x44
 800743e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007440:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007442:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007444:	e841 2300 	strex	r3, r2, [r1]
 8007448:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800744a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800744c:	2b00      	cmp	r3, #0
 800744e:	d1e4      	bne.n	800741a <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	3308      	adds	r3, #8
 8007456:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745a:	e853 3f00 	ldrex	r3, [r3]
 800745e:	623b      	str	r3, [r7, #32]
   return(result);
 8007460:	6a3b      	ldr	r3, [r7, #32]
 8007462:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007466:	f023 0301 	bic.w	r3, r3, #1
 800746a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	3308      	adds	r3, #8
 8007474:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007478:	633a      	str	r2, [r7, #48]	@ 0x30
 800747a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800747c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800747e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007480:	e841 2300 	strex	r3, r2, [r1]
 8007484:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007488:	2b00      	cmp	r3, #0
 800748a:	d1e1      	bne.n	8007450 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2220      	movs	r2, #32
 8007490:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	e853 3f00 	ldrex	r3, [r3]
 80074ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f023 0310 	bic.w	r3, r3, #16
 80074b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	461a      	mov	r2, r3
 80074be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80074c2:	61fb      	str	r3, [r7, #28]
 80074c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c6:	69b9      	ldr	r1, [r7, #24]
 80074c8:	69fa      	ldr	r2, [r7, #28]
 80074ca:	e841 2300 	strex	r3, r2, [r1]
 80074ce:	617b      	str	r3, [r7, #20]
   return(result);
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d1e4      	bne.n	80074a0 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2202      	movs	r2, #2
 80074da:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80074dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80074e0:	4619      	mov	r1, r3
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f876 	bl	80075d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80074e8:	e063      	b.n	80075b2 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80074ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00e      	beq.n	8007514 <HAL_UART_IRQHandler+0x5d8>
 80074f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d008      	beq.n	8007514 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800750a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 fda7 	bl	8008060 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007512:	e051      	b.n	80075b8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007518:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800751c:	2b00      	cmp	r3, #0
 800751e:	d014      	beq.n	800754a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007528:	2b00      	cmp	r3, #0
 800752a:	d105      	bne.n	8007538 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800752c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007530:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d008      	beq.n	800754a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800753c:	2b00      	cmp	r3, #0
 800753e:	d03a      	beq.n	80075b6 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	4798      	blx	r3
    }
    return;
 8007548:	e035      	b.n	80075b6 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800754a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800754e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007552:	2b00      	cmp	r3, #0
 8007554:	d009      	beq.n	800756a <HAL_UART_IRQHandler+0x62e>
 8007556:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800755a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800755e:	2b00      	cmp	r3, #0
 8007560:	d003      	beq.n	800756a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 fd51 	bl	800800a <UART_EndTransmit_IT>
    return;
 8007568:	e026      	b.n	80075b8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800756a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800756e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d009      	beq.n	800758a <HAL_UART_IRQHandler+0x64e>
 8007576:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800757a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800757e:	2b00      	cmp	r3, #0
 8007580:	d003      	beq.n	800758a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 fd80 	bl	8008088 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007588:	e016      	b.n	80075b8 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800758a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800758e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d010      	beq.n	80075b8 <HAL_UART_IRQHandler+0x67c>
 8007596:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800759a:	2b00      	cmp	r3, #0
 800759c:	da0c      	bge.n	80075b8 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 fd68 	bl	8008074 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075a4:	e008      	b.n	80075b8 <HAL_UART_IRQHandler+0x67c>
      return;
 80075a6:	bf00      	nop
 80075a8:	e006      	b.n	80075b8 <HAL_UART_IRQHandler+0x67c>
    return;
 80075aa:	bf00      	nop
 80075ac:	e004      	b.n	80075b8 <HAL_UART_IRQHandler+0x67c>
      return;
 80075ae:	bf00      	nop
 80075b0:	e002      	b.n	80075b8 <HAL_UART_IRQHandler+0x67c>
      return;
 80075b2:	bf00      	nop
 80075b4:	e000      	b.n	80075b8 <HAL_UART_IRQHandler+0x67c>
    return;
 80075b6:	bf00      	nop
  }
}
 80075b8:	37e8      	adds	r7, #232	@ 0xe8
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop

080075c0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80075c8:	bf00      	nop
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	460b      	mov	r3, r1
 80075de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80075e0:	bf00      	nop
 80075e2:	370c      	adds	r7, #12
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	370c      	adds	r7, #12
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr
	...

08007608 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800760c:	b08c      	sub	sp, #48	@ 0x30
 800760e:	af00      	add	r7, sp, #0
 8007610:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007612:	2300      	movs	r3, #0
 8007614:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	689a      	ldr	r2, [r3, #8]
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	431a      	orrs	r2, r3
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	431a      	orrs	r2, r3
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	69db      	ldr	r3, [r3, #28]
 800762c:	4313      	orrs	r3, r2
 800762e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007630:	697b      	ldr	r3, [r7, #20]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	4bab      	ldr	r3, [pc, #684]	@ (80078e4 <UART_SetConfig+0x2dc>)
 8007638:	4013      	ands	r3, r2
 800763a:	697a      	ldr	r2, [r7, #20]
 800763c:	6812      	ldr	r2, [r2, #0]
 800763e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007640:	430b      	orrs	r3, r1
 8007642:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	68da      	ldr	r2, [r3, #12]
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	430a      	orrs	r2, r1
 8007658:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	699b      	ldr	r3, [r3, #24]
 800765e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4aa0      	ldr	r2, [pc, #640]	@ (80078e8 <UART_SetConfig+0x2e0>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d004      	beq.n	8007674 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	6a1b      	ldr	r3, [r3, #32]
 800766e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007670:	4313      	orrs	r3, r2
 8007672:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800767e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007682:	697a      	ldr	r2, [r7, #20]
 8007684:	6812      	ldr	r2, [r2, #0]
 8007686:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007688:	430b      	orrs	r3, r1
 800768a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800768c:	697b      	ldr	r3, [r7, #20]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007692:	f023 010f 	bic.w	r1, r3, #15
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	430a      	orrs	r2, r1
 80076a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	4a91      	ldr	r2, [pc, #580]	@ (80078ec <UART_SetConfig+0x2e4>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d125      	bne.n	80076f8 <UART_SetConfig+0xf0>
 80076ac:	4b90      	ldr	r3, [pc, #576]	@ (80078f0 <UART_SetConfig+0x2e8>)
 80076ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076b2:	f003 0303 	and.w	r3, r3, #3
 80076b6:	2b03      	cmp	r3, #3
 80076b8:	d81a      	bhi.n	80076f0 <UART_SetConfig+0xe8>
 80076ba:	a201      	add	r2, pc, #4	@ (adr r2, 80076c0 <UART_SetConfig+0xb8>)
 80076bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076c0:	080076d1 	.word	0x080076d1
 80076c4:	080076e1 	.word	0x080076e1
 80076c8:	080076d9 	.word	0x080076d9
 80076cc:	080076e9 	.word	0x080076e9
 80076d0:	2301      	movs	r3, #1
 80076d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076d6:	e0d6      	b.n	8007886 <UART_SetConfig+0x27e>
 80076d8:	2302      	movs	r3, #2
 80076da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076de:	e0d2      	b.n	8007886 <UART_SetConfig+0x27e>
 80076e0:	2304      	movs	r3, #4
 80076e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076e6:	e0ce      	b.n	8007886 <UART_SetConfig+0x27e>
 80076e8:	2308      	movs	r3, #8
 80076ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ee:	e0ca      	b.n	8007886 <UART_SetConfig+0x27e>
 80076f0:	2310      	movs	r3, #16
 80076f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076f6:	e0c6      	b.n	8007886 <UART_SetConfig+0x27e>
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4a7d      	ldr	r2, [pc, #500]	@ (80078f4 <UART_SetConfig+0x2ec>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d138      	bne.n	8007774 <UART_SetConfig+0x16c>
 8007702:	4b7b      	ldr	r3, [pc, #492]	@ (80078f0 <UART_SetConfig+0x2e8>)
 8007704:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007708:	f003 030c 	and.w	r3, r3, #12
 800770c:	2b0c      	cmp	r3, #12
 800770e:	d82d      	bhi.n	800776c <UART_SetConfig+0x164>
 8007710:	a201      	add	r2, pc, #4	@ (adr r2, 8007718 <UART_SetConfig+0x110>)
 8007712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007716:	bf00      	nop
 8007718:	0800774d 	.word	0x0800774d
 800771c:	0800776d 	.word	0x0800776d
 8007720:	0800776d 	.word	0x0800776d
 8007724:	0800776d 	.word	0x0800776d
 8007728:	0800775d 	.word	0x0800775d
 800772c:	0800776d 	.word	0x0800776d
 8007730:	0800776d 	.word	0x0800776d
 8007734:	0800776d 	.word	0x0800776d
 8007738:	08007755 	.word	0x08007755
 800773c:	0800776d 	.word	0x0800776d
 8007740:	0800776d 	.word	0x0800776d
 8007744:	0800776d 	.word	0x0800776d
 8007748:	08007765 	.word	0x08007765
 800774c:	2300      	movs	r3, #0
 800774e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007752:	e098      	b.n	8007886 <UART_SetConfig+0x27e>
 8007754:	2302      	movs	r3, #2
 8007756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800775a:	e094      	b.n	8007886 <UART_SetConfig+0x27e>
 800775c:	2304      	movs	r3, #4
 800775e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007762:	e090      	b.n	8007886 <UART_SetConfig+0x27e>
 8007764:	2308      	movs	r3, #8
 8007766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800776a:	e08c      	b.n	8007886 <UART_SetConfig+0x27e>
 800776c:	2310      	movs	r3, #16
 800776e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007772:	e088      	b.n	8007886 <UART_SetConfig+0x27e>
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a5f      	ldr	r2, [pc, #380]	@ (80078f8 <UART_SetConfig+0x2f0>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d125      	bne.n	80077ca <UART_SetConfig+0x1c2>
 800777e:	4b5c      	ldr	r3, [pc, #368]	@ (80078f0 <UART_SetConfig+0x2e8>)
 8007780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007784:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007788:	2b30      	cmp	r3, #48	@ 0x30
 800778a:	d016      	beq.n	80077ba <UART_SetConfig+0x1b2>
 800778c:	2b30      	cmp	r3, #48	@ 0x30
 800778e:	d818      	bhi.n	80077c2 <UART_SetConfig+0x1ba>
 8007790:	2b20      	cmp	r3, #32
 8007792:	d00a      	beq.n	80077aa <UART_SetConfig+0x1a2>
 8007794:	2b20      	cmp	r3, #32
 8007796:	d814      	bhi.n	80077c2 <UART_SetConfig+0x1ba>
 8007798:	2b00      	cmp	r3, #0
 800779a:	d002      	beq.n	80077a2 <UART_SetConfig+0x19a>
 800779c:	2b10      	cmp	r3, #16
 800779e:	d008      	beq.n	80077b2 <UART_SetConfig+0x1aa>
 80077a0:	e00f      	b.n	80077c2 <UART_SetConfig+0x1ba>
 80077a2:	2300      	movs	r3, #0
 80077a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077a8:	e06d      	b.n	8007886 <UART_SetConfig+0x27e>
 80077aa:	2302      	movs	r3, #2
 80077ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077b0:	e069      	b.n	8007886 <UART_SetConfig+0x27e>
 80077b2:	2304      	movs	r3, #4
 80077b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077b8:	e065      	b.n	8007886 <UART_SetConfig+0x27e>
 80077ba:	2308      	movs	r3, #8
 80077bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077c0:	e061      	b.n	8007886 <UART_SetConfig+0x27e>
 80077c2:	2310      	movs	r3, #16
 80077c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077c8:	e05d      	b.n	8007886 <UART_SetConfig+0x27e>
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a4b      	ldr	r2, [pc, #300]	@ (80078fc <UART_SetConfig+0x2f4>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d125      	bne.n	8007820 <UART_SetConfig+0x218>
 80077d4:	4b46      	ldr	r3, [pc, #280]	@ (80078f0 <UART_SetConfig+0x2e8>)
 80077d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80077da:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80077de:	2bc0      	cmp	r3, #192	@ 0xc0
 80077e0:	d016      	beq.n	8007810 <UART_SetConfig+0x208>
 80077e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80077e4:	d818      	bhi.n	8007818 <UART_SetConfig+0x210>
 80077e6:	2b80      	cmp	r3, #128	@ 0x80
 80077e8:	d00a      	beq.n	8007800 <UART_SetConfig+0x1f8>
 80077ea:	2b80      	cmp	r3, #128	@ 0x80
 80077ec:	d814      	bhi.n	8007818 <UART_SetConfig+0x210>
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d002      	beq.n	80077f8 <UART_SetConfig+0x1f0>
 80077f2:	2b40      	cmp	r3, #64	@ 0x40
 80077f4:	d008      	beq.n	8007808 <UART_SetConfig+0x200>
 80077f6:	e00f      	b.n	8007818 <UART_SetConfig+0x210>
 80077f8:	2300      	movs	r3, #0
 80077fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80077fe:	e042      	b.n	8007886 <UART_SetConfig+0x27e>
 8007800:	2302      	movs	r3, #2
 8007802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007806:	e03e      	b.n	8007886 <UART_SetConfig+0x27e>
 8007808:	2304      	movs	r3, #4
 800780a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800780e:	e03a      	b.n	8007886 <UART_SetConfig+0x27e>
 8007810:	2308      	movs	r3, #8
 8007812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007816:	e036      	b.n	8007886 <UART_SetConfig+0x27e>
 8007818:	2310      	movs	r3, #16
 800781a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800781e:	e032      	b.n	8007886 <UART_SetConfig+0x27e>
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a30      	ldr	r2, [pc, #192]	@ (80078e8 <UART_SetConfig+0x2e0>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d12a      	bne.n	8007880 <UART_SetConfig+0x278>
 800782a:	4b31      	ldr	r3, [pc, #196]	@ (80078f0 <UART_SetConfig+0x2e8>)
 800782c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007830:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007834:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007838:	d01a      	beq.n	8007870 <UART_SetConfig+0x268>
 800783a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800783e:	d81b      	bhi.n	8007878 <UART_SetConfig+0x270>
 8007840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007844:	d00c      	beq.n	8007860 <UART_SetConfig+0x258>
 8007846:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800784a:	d815      	bhi.n	8007878 <UART_SetConfig+0x270>
 800784c:	2b00      	cmp	r3, #0
 800784e:	d003      	beq.n	8007858 <UART_SetConfig+0x250>
 8007850:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007854:	d008      	beq.n	8007868 <UART_SetConfig+0x260>
 8007856:	e00f      	b.n	8007878 <UART_SetConfig+0x270>
 8007858:	2300      	movs	r3, #0
 800785a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800785e:	e012      	b.n	8007886 <UART_SetConfig+0x27e>
 8007860:	2302      	movs	r3, #2
 8007862:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007866:	e00e      	b.n	8007886 <UART_SetConfig+0x27e>
 8007868:	2304      	movs	r3, #4
 800786a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800786e:	e00a      	b.n	8007886 <UART_SetConfig+0x27e>
 8007870:	2308      	movs	r3, #8
 8007872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007876:	e006      	b.n	8007886 <UART_SetConfig+0x27e>
 8007878:	2310      	movs	r3, #16
 800787a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800787e:	e002      	b.n	8007886 <UART_SetConfig+0x27e>
 8007880:	2310      	movs	r3, #16
 8007882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a17      	ldr	r2, [pc, #92]	@ (80078e8 <UART_SetConfig+0x2e0>)
 800788c:	4293      	cmp	r3, r2
 800788e:	f040 80a8 	bne.w	80079e2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007892:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007896:	2b08      	cmp	r3, #8
 8007898:	d834      	bhi.n	8007904 <UART_SetConfig+0x2fc>
 800789a:	a201      	add	r2, pc, #4	@ (adr r2, 80078a0 <UART_SetConfig+0x298>)
 800789c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a0:	080078c5 	.word	0x080078c5
 80078a4:	08007905 	.word	0x08007905
 80078a8:	080078cd 	.word	0x080078cd
 80078ac:	08007905 	.word	0x08007905
 80078b0:	080078d3 	.word	0x080078d3
 80078b4:	08007905 	.word	0x08007905
 80078b8:	08007905 	.word	0x08007905
 80078bc:	08007905 	.word	0x08007905
 80078c0:	080078db 	.word	0x080078db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078c4:	f7fd fbb4 	bl	8005030 <HAL_RCC_GetPCLK1Freq>
 80078c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80078ca:	e021      	b.n	8007910 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007900 <UART_SetConfig+0x2f8>)
 80078ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80078d0:	e01e      	b.n	8007910 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078d2:	f7fd fb41 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 80078d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80078d8:	e01a      	b.n	8007910 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80078e0:	e016      	b.n	8007910 <UART_SetConfig+0x308>
 80078e2:	bf00      	nop
 80078e4:	cfff69f3 	.word	0xcfff69f3
 80078e8:	40008000 	.word	0x40008000
 80078ec:	40013800 	.word	0x40013800
 80078f0:	40021000 	.word	0x40021000
 80078f4:	40004400 	.word	0x40004400
 80078f8:	40004800 	.word	0x40004800
 80078fc:	40004c00 	.word	0x40004c00
 8007900:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007904:	2300      	movs	r3, #0
 8007906:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007908:	2301      	movs	r3, #1
 800790a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800790e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007912:	2b00      	cmp	r3, #0
 8007914:	f000 812a 	beq.w	8007b6c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800791c:	4a9e      	ldr	r2, [pc, #632]	@ (8007b98 <UART_SetConfig+0x590>)
 800791e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007922:	461a      	mov	r2, r3
 8007924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007926:	fbb3 f3f2 	udiv	r3, r3, r2
 800792a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	685a      	ldr	r2, [r3, #4]
 8007930:	4613      	mov	r3, r2
 8007932:	005b      	lsls	r3, r3, #1
 8007934:	4413      	add	r3, r2
 8007936:	69ba      	ldr	r2, [r7, #24]
 8007938:	429a      	cmp	r2, r3
 800793a:	d305      	bcc.n	8007948 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007942:	69ba      	ldr	r2, [r7, #24]
 8007944:	429a      	cmp	r2, r3
 8007946:	d903      	bls.n	8007950 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800794e:	e10d      	b.n	8007b6c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007952:	2200      	movs	r2, #0
 8007954:	60bb      	str	r3, [r7, #8]
 8007956:	60fa      	str	r2, [r7, #12]
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795c:	4a8e      	ldr	r2, [pc, #568]	@ (8007b98 <UART_SetConfig+0x590>)
 800795e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007962:	b29b      	uxth	r3, r3
 8007964:	2200      	movs	r2, #0
 8007966:	603b      	str	r3, [r7, #0]
 8007968:	607a      	str	r2, [r7, #4]
 800796a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800796e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007972:	f7f9 f9b1 	bl	8000cd8 <__aeabi_uldivmod>
 8007976:	4602      	mov	r2, r0
 8007978:	460b      	mov	r3, r1
 800797a:	4610      	mov	r0, r2
 800797c:	4619      	mov	r1, r3
 800797e:	f04f 0200 	mov.w	r2, #0
 8007982:	f04f 0300 	mov.w	r3, #0
 8007986:	020b      	lsls	r3, r1, #8
 8007988:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800798c:	0202      	lsls	r2, r0, #8
 800798e:	6979      	ldr	r1, [r7, #20]
 8007990:	6849      	ldr	r1, [r1, #4]
 8007992:	0849      	lsrs	r1, r1, #1
 8007994:	2000      	movs	r0, #0
 8007996:	460c      	mov	r4, r1
 8007998:	4605      	mov	r5, r0
 800799a:	eb12 0804 	adds.w	r8, r2, r4
 800799e:	eb43 0905 	adc.w	r9, r3, r5
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	469a      	mov	sl, r3
 80079aa:	4693      	mov	fp, r2
 80079ac:	4652      	mov	r2, sl
 80079ae:	465b      	mov	r3, fp
 80079b0:	4640      	mov	r0, r8
 80079b2:	4649      	mov	r1, r9
 80079b4:	f7f9 f990 	bl	8000cd8 <__aeabi_uldivmod>
 80079b8:	4602      	mov	r2, r0
 80079ba:	460b      	mov	r3, r1
 80079bc:	4613      	mov	r3, r2
 80079be:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80079c0:	6a3b      	ldr	r3, [r7, #32]
 80079c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079c6:	d308      	bcc.n	80079da <UART_SetConfig+0x3d2>
 80079c8:	6a3b      	ldr	r3, [r7, #32]
 80079ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079ce:	d204      	bcs.n	80079da <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	6a3a      	ldr	r2, [r7, #32]
 80079d6:	60da      	str	r2, [r3, #12]
 80079d8:	e0c8      	b.n	8007b6c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80079e0:	e0c4      	b.n	8007b6c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	69db      	ldr	r3, [r3, #28]
 80079e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079ea:	d167      	bne.n	8007abc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80079ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80079f0:	2b08      	cmp	r3, #8
 80079f2:	d828      	bhi.n	8007a46 <UART_SetConfig+0x43e>
 80079f4:	a201      	add	r2, pc, #4	@ (adr r2, 80079fc <UART_SetConfig+0x3f4>)
 80079f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079fa:	bf00      	nop
 80079fc:	08007a21 	.word	0x08007a21
 8007a00:	08007a29 	.word	0x08007a29
 8007a04:	08007a31 	.word	0x08007a31
 8007a08:	08007a47 	.word	0x08007a47
 8007a0c:	08007a37 	.word	0x08007a37
 8007a10:	08007a47 	.word	0x08007a47
 8007a14:	08007a47 	.word	0x08007a47
 8007a18:	08007a47 	.word	0x08007a47
 8007a1c:	08007a3f 	.word	0x08007a3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a20:	f7fd fb06 	bl	8005030 <HAL_RCC_GetPCLK1Freq>
 8007a24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a26:	e014      	b.n	8007a52 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a28:	f7fd fb18 	bl	800505c <HAL_RCC_GetPCLK2Freq>
 8007a2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a2e:	e010      	b.n	8007a52 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a30:	4b5a      	ldr	r3, [pc, #360]	@ (8007b9c <UART_SetConfig+0x594>)
 8007a32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a34:	e00d      	b.n	8007a52 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a36:	f7fd fa8f 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 8007a3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007a3c:	e009      	b.n	8007a52 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007a44:	e005      	b.n	8007a52 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8007a46:	2300      	movs	r3, #0
 8007a48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007a50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f000 8089 	beq.w	8007b6c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a5e:	4a4e      	ldr	r2, [pc, #312]	@ (8007b98 <UART_SetConfig+0x590>)
 8007a60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a64:	461a      	mov	r2, r3
 8007a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a68:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a6c:	005a      	lsls	r2, r3, #1
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	085b      	lsrs	r3, r3, #1
 8007a74:	441a      	add	r2, r3
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a7e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a80:	6a3b      	ldr	r3, [r7, #32]
 8007a82:	2b0f      	cmp	r3, #15
 8007a84:	d916      	bls.n	8007ab4 <UART_SetConfig+0x4ac>
 8007a86:	6a3b      	ldr	r3, [r7, #32]
 8007a88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a8c:	d212      	bcs.n	8007ab4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a8e:	6a3b      	ldr	r3, [r7, #32]
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	f023 030f 	bic.w	r3, r3, #15
 8007a96:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a98:	6a3b      	ldr	r3, [r7, #32]
 8007a9a:	085b      	lsrs	r3, r3, #1
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	f003 0307 	and.w	r3, r3, #7
 8007aa2:	b29a      	uxth	r2, r3
 8007aa4:	8bfb      	ldrh	r3, [r7, #30]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	8bfa      	ldrh	r2, [r7, #30]
 8007ab0:	60da      	str	r2, [r3, #12]
 8007ab2:	e05b      	b.n	8007b6c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007aba:	e057      	b.n	8007b6c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007abc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007ac0:	2b08      	cmp	r3, #8
 8007ac2:	d828      	bhi.n	8007b16 <UART_SetConfig+0x50e>
 8007ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8007acc <UART_SetConfig+0x4c4>)
 8007ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aca:	bf00      	nop
 8007acc:	08007af1 	.word	0x08007af1
 8007ad0:	08007af9 	.word	0x08007af9
 8007ad4:	08007b01 	.word	0x08007b01
 8007ad8:	08007b17 	.word	0x08007b17
 8007adc:	08007b07 	.word	0x08007b07
 8007ae0:	08007b17 	.word	0x08007b17
 8007ae4:	08007b17 	.word	0x08007b17
 8007ae8:	08007b17 	.word	0x08007b17
 8007aec:	08007b0f 	.word	0x08007b0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007af0:	f7fd fa9e 	bl	8005030 <HAL_RCC_GetPCLK1Freq>
 8007af4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007af6:	e014      	b.n	8007b22 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007af8:	f7fd fab0 	bl	800505c <HAL_RCC_GetPCLK2Freq>
 8007afc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007afe:	e010      	b.n	8007b22 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b00:	4b26      	ldr	r3, [pc, #152]	@ (8007b9c <UART_SetConfig+0x594>)
 8007b02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b04:	e00d      	b.n	8007b22 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b06:	f7fd fa27 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 8007b0a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007b0c:	e009      	b.n	8007b22 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007b14:	e005      	b.n	8007b22 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8007b16:	2300      	movs	r3, #0
 8007b18:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007b20:	bf00      	nop
    }

    if (pclk != 0U)
 8007b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d021      	beq.n	8007b6c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b2c:	4a1a      	ldr	r2, [pc, #104]	@ (8007b98 <UART_SetConfig+0x590>)
 8007b2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b32:	461a      	mov	r2, r3
 8007b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b36:	fbb3 f2f2 	udiv	r2, r3, r2
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	085b      	lsrs	r3, r3, #1
 8007b40:	441a      	add	r2, r3
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b4a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b4c:	6a3b      	ldr	r3, [r7, #32]
 8007b4e:	2b0f      	cmp	r3, #15
 8007b50:	d909      	bls.n	8007b66 <UART_SetConfig+0x55e>
 8007b52:	6a3b      	ldr	r3, [r7, #32]
 8007b54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b58:	d205      	bcs.n	8007b66 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007b5a:	6a3b      	ldr	r3, [r7, #32]
 8007b5c:	b29a      	uxth	r2, r3
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	60da      	str	r2, [r3, #12]
 8007b64:	e002      	b.n	8007b6c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
 8007b68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	2200      	movs	r2, #0
 8007b86:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007b88:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3730      	adds	r7, #48	@ 0x30
 8007b90:	46bd      	mov	sp, r7
 8007b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b96:	bf00      	nop
 8007b98:	0800cb14 	.word	0x0800cb14
 8007b9c:	00f42400 	.word	0x00f42400

08007ba0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b083      	sub	sp, #12
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bac:	f003 0308 	and.w	r3, r3, #8
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d00a      	beq.n	8007bca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	430a      	orrs	r2, r1
 8007bc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bce:	f003 0301 	and.w	r3, r3, #1
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00a      	beq.n	8007bec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	430a      	orrs	r2, r1
 8007bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bf0:	f003 0302 	and.w	r3, r3, #2
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d00a      	beq.n	8007c0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	430a      	orrs	r2, r1
 8007c0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c12:	f003 0304 	and.w	r3, r3, #4
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d00a      	beq.n	8007c30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	430a      	orrs	r2, r1
 8007c2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c34:	f003 0310 	and.w	r3, r3, #16
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00a      	beq.n	8007c52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c56:	f003 0320 	and.w	r3, r3, #32
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00a      	beq.n	8007c74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	430a      	orrs	r2, r1
 8007c72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d01a      	beq.n	8007cb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	430a      	orrs	r2, r1
 8007c94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c9e:	d10a      	bne.n	8007cb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	430a      	orrs	r2, r1
 8007cb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d00a      	beq.n	8007cd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	430a      	orrs	r2, r1
 8007cd6:	605a      	str	r2, [r3, #4]
  }
}
 8007cd8:	bf00      	nop
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b098      	sub	sp, #96	@ 0x60
 8007ce8:	af02      	add	r7, sp, #8
 8007cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007cf4:	f7fa fc88 	bl	8002608 <HAL_GetTick>
 8007cf8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f003 0308 	and.w	r3, r3, #8
 8007d04:	2b08      	cmp	r3, #8
 8007d06:	d12f      	bne.n	8007d68 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d0c:	9300      	str	r3, [sp, #0]
 8007d0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d10:	2200      	movs	r2, #0
 8007d12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 f88e 	bl	8007e38 <UART_WaitOnFlagUntilTimeout>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d022      	beq.n	8007d68 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d2a:	e853 3f00 	ldrex	r3, [r3]
 8007d2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d36:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d40:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d42:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d44:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d48:	e841 2300 	strex	r3, r2, [r1]
 8007d4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d1e6      	bne.n	8007d22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2220      	movs	r2, #32
 8007d58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d64:	2303      	movs	r3, #3
 8007d66:	e063      	b.n	8007e30 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 0304 	and.w	r3, r3, #4
 8007d72:	2b04      	cmp	r3, #4
 8007d74:	d149      	bne.n	8007e0a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d76:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d7a:	9300      	str	r3, [sp, #0]
 8007d7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d7e:	2200      	movs	r2, #0
 8007d80:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 f857 	bl	8007e38 <UART_WaitOnFlagUntilTimeout>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d03c      	beq.n	8007e0a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d98:	e853 3f00 	ldrex	r3, [r3]
 8007d9c:	623b      	str	r3, [r7, #32]
   return(result);
 8007d9e:	6a3b      	ldr	r3, [r7, #32]
 8007da0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007da4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	461a      	mov	r2, r3
 8007dac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dae:	633b      	str	r3, [r7, #48]	@ 0x30
 8007db0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007db4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007db6:	e841 2300 	strex	r3, r2, [r1]
 8007dba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d1e6      	bne.n	8007d90 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	3308      	adds	r3, #8
 8007dc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	e853 3f00 	ldrex	r3, [r3]
 8007dd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	f023 0301 	bic.w	r3, r3, #1
 8007dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	3308      	adds	r3, #8
 8007de0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007de2:	61fa      	str	r2, [r7, #28]
 8007de4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de6:	69b9      	ldr	r1, [r7, #24]
 8007de8:	69fa      	ldr	r2, [r7, #28]
 8007dea:	e841 2300 	strex	r3, r2, [r1]
 8007dee:	617b      	str	r3, [r7, #20]
   return(result);
 8007df0:	697b      	ldr	r3, [r7, #20]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d1e5      	bne.n	8007dc2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2220      	movs	r2, #32
 8007dfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2200      	movs	r2, #0
 8007e02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e06:	2303      	movs	r3, #3
 8007e08:	e012      	b.n	8007e30 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2220      	movs	r2, #32
 8007e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2220      	movs	r2, #32
 8007e16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e2e:	2300      	movs	r3, #0
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3758      	adds	r7, #88	@ 0x58
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b084      	sub	sp, #16
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	60f8      	str	r0, [r7, #12]
 8007e40:	60b9      	str	r1, [r7, #8]
 8007e42:	603b      	str	r3, [r7, #0]
 8007e44:	4613      	mov	r3, r2
 8007e46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e48:	e04f      	b.n	8007eea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e4a:	69bb      	ldr	r3, [r7, #24]
 8007e4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e50:	d04b      	beq.n	8007eea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e52:	f7fa fbd9 	bl	8002608 <HAL_GetTick>
 8007e56:	4602      	mov	r2, r0
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	1ad3      	subs	r3, r2, r3
 8007e5c:	69ba      	ldr	r2, [r7, #24]
 8007e5e:	429a      	cmp	r2, r3
 8007e60:	d302      	bcc.n	8007e68 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d101      	bne.n	8007e6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e68:	2303      	movs	r3, #3
 8007e6a:	e04e      	b.n	8007f0a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f003 0304 	and.w	r3, r3, #4
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d037      	beq.n	8007eea <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	2b80      	cmp	r3, #128	@ 0x80
 8007e7e:	d034      	beq.n	8007eea <UART_WaitOnFlagUntilTimeout+0xb2>
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	2b40      	cmp	r3, #64	@ 0x40
 8007e84:	d031      	beq.n	8007eea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	69db      	ldr	r3, [r3, #28]
 8007e8c:	f003 0308 	and.w	r3, r3, #8
 8007e90:	2b08      	cmp	r3, #8
 8007e92:	d110      	bne.n	8007eb6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	2208      	movs	r2, #8
 8007e9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e9c:	68f8      	ldr	r0, [r7, #12]
 8007e9e:	f000 f838 	bl	8007f12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2208      	movs	r2, #8
 8007ea6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	e029      	b.n	8007f0a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	69db      	ldr	r3, [r3, #28]
 8007ebc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007ec0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ec4:	d111      	bne.n	8007eea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ece:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ed0:	68f8      	ldr	r0, [r7, #12]
 8007ed2:	f000 f81e 	bl	8007f12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2220      	movs	r2, #32
 8007eda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007ee6:	2303      	movs	r3, #3
 8007ee8:	e00f      	b.n	8007f0a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	69da      	ldr	r2, [r3, #28]
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	4013      	ands	r3, r2
 8007ef4:	68ba      	ldr	r2, [r7, #8]
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	bf0c      	ite	eq
 8007efa:	2301      	moveq	r3, #1
 8007efc:	2300      	movne	r3, #0
 8007efe:	b2db      	uxtb	r3, r3
 8007f00:	461a      	mov	r2, r3
 8007f02:	79fb      	ldrb	r3, [r7, #7]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d0a0      	beq.n	8007e4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3710      	adds	r7, #16
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f12:	b480      	push	{r7}
 8007f14:	b095      	sub	sp, #84	@ 0x54
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f22:	e853 3f00 	ldrex	r3, [r3]
 8007f26:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	461a      	mov	r2, r3
 8007f36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f38:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f3a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007f3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f40:	e841 2300 	strex	r3, r2, [r1]
 8007f44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d1e6      	bne.n	8007f1a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	3308      	adds	r3, #8
 8007f52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f54:	6a3b      	ldr	r3, [r7, #32]
 8007f56:	e853 3f00 	ldrex	r3, [r3]
 8007f5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f5c:	69fb      	ldr	r3, [r7, #28]
 8007f5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f62:	f023 0301 	bic.w	r3, r3, #1
 8007f66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	3308      	adds	r3, #8
 8007f6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f78:	e841 2300 	strex	r3, r2, [r1]
 8007f7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d1e3      	bne.n	8007f4c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d118      	bne.n	8007fbe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	e853 3f00 	ldrex	r3, [r3]
 8007f98:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	f023 0310 	bic.w	r3, r3, #16
 8007fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	461a      	mov	r2, r3
 8007fa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007faa:	61bb      	str	r3, [r7, #24]
 8007fac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fae:	6979      	ldr	r1, [r7, #20]
 8007fb0:	69ba      	ldr	r2, [r7, #24]
 8007fb2:	e841 2300 	strex	r3, r2, [r1]
 8007fb6:	613b      	str	r3, [r7, #16]
   return(result);
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d1e6      	bne.n	8007f8c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2220      	movs	r2, #32
 8007fc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007fd2:	bf00      	nop
 8007fd4:	3754      	adds	r7, #84	@ 0x54
 8007fd6:	46bd      	mov	sp, r7
 8007fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fdc:	4770      	bx	lr

08007fde <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007fde:	b580      	push	{r7, lr}
 8007fe0:	b084      	sub	sp, #16
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fea:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ffc:	68f8      	ldr	r0, [r7, #12]
 8007ffe:	f7f9 f98d 	bl	800131c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008002:	bf00      	nop
 8008004:	3710      	adds	r7, #16
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}

0800800a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800800a:	b580      	push	{r7, lr}
 800800c:	b088      	sub	sp, #32
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	e853 3f00 	ldrex	r3, [r3]
 800801e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008026:	61fb      	str	r3, [r7, #28]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	461a      	mov	r2, r3
 800802e:	69fb      	ldr	r3, [r7, #28]
 8008030:	61bb      	str	r3, [r7, #24]
 8008032:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008034:	6979      	ldr	r1, [r7, #20]
 8008036:	69ba      	ldr	r2, [r7, #24]
 8008038:	e841 2300 	strex	r3, r2, [r1]
 800803c:	613b      	str	r3, [r7, #16]
   return(result);
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d1e6      	bne.n	8008012 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2220      	movs	r2, #32
 8008048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f7ff fab4 	bl	80075c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008058:	bf00      	nop
 800805a:	3720      	adds	r7, #32
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008060:	b480      	push	{r7}
 8008062:	b083      	sub	sp, #12
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008068:	bf00      	nop
 800806a:	370c      	adds	r7, #12
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr

08008074 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800807c:	bf00      	nop
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008090:	bf00      	nop
 8008092:	370c      	adds	r7, #12
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800809c:	b480      	push	{r7}
 800809e:	b085      	sub	sp, #20
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d101      	bne.n	80080b2 <HAL_UARTEx_DisableFifoMode+0x16>
 80080ae:	2302      	movs	r3, #2
 80080b0:	e027      	b.n	8008102 <HAL_UARTEx_DisableFifoMode+0x66>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2201      	movs	r2, #1
 80080b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2224      	movs	r2, #36	@ 0x24
 80080be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	681a      	ldr	r2, [r3, #0]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f022 0201 	bic.w	r2, r2, #1
 80080d8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80080e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2220      	movs	r2, #32
 80080f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2200      	movs	r2, #0
 80080fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008100:	2300      	movs	r3, #0
}
 8008102:	4618      	mov	r0, r3
 8008104:	3714      	adds	r7, #20
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr

0800810e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800810e:	b580      	push	{r7, lr}
 8008110:	b084      	sub	sp, #16
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
 8008116:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800811e:	2b01      	cmp	r3, #1
 8008120:	d101      	bne.n	8008126 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008122:	2302      	movs	r3, #2
 8008124:	e02d      	b.n	8008182 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2201      	movs	r2, #1
 800812a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2224      	movs	r2, #36	@ 0x24
 8008132:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f022 0201 	bic.w	r2, r2, #1
 800814c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	689b      	ldr	r3, [r3, #8]
 8008154:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	683a      	ldr	r2, [r7, #0]
 800815e:	430a      	orrs	r2, r1
 8008160:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f000 f850 	bl	8008208 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	68fa      	ldr	r2, [r7, #12]
 800816e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2220      	movs	r2, #32
 8008174:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	3710      	adds	r7, #16
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}

0800818a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800818a:	b580      	push	{r7, lr}
 800818c:	b084      	sub	sp, #16
 800818e:	af00      	add	r7, sp, #0
 8008190:	6078      	str	r0, [r7, #4]
 8008192:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800819a:	2b01      	cmp	r3, #1
 800819c:	d101      	bne.n	80081a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800819e:	2302      	movs	r3, #2
 80081a0:	e02d      	b.n	80081fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2201      	movs	r2, #1
 80081a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2224      	movs	r2, #36	@ 0x24
 80081ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f022 0201 	bic.w	r2, r2, #1
 80081c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	683a      	ldr	r2, [r7, #0]
 80081da:	430a      	orrs	r2, r1
 80081dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 f812 	bl	8008208 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	68fa      	ldr	r2, [r7, #12]
 80081ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2220      	movs	r2, #32
 80081f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80081fc:	2300      	movs	r3, #0
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3710      	adds	r7, #16
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
	...

08008208 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008208:	b480      	push	{r7}
 800820a:	b085      	sub	sp, #20
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008214:	2b00      	cmp	r3, #0
 8008216:	d108      	bne.n	800822a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2201      	movs	r2, #1
 800821c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008228:	e031      	b.n	800828e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800822a:	2308      	movs	r3, #8
 800822c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800822e:	2308      	movs	r3, #8
 8008230:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	0e5b      	lsrs	r3, r3, #25
 800823a:	b2db      	uxtb	r3, r3
 800823c:	f003 0307 	and.w	r3, r3, #7
 8008240:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	0f5b      	lsrs	r3, r3, #29
 800824a:	b2db      	uxtb	r3, r3
 800824c:	f003 0307 	and.w	r3, r3, #7
 8008250:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008252:	7bbb      	ldrb	r3, [r7, #14]
 8008254:	7b3a      	ldrb	r2, [r7, #12]
 8008256:	4911      	ldr	r1, [pc, #68]	@ (800829c <UARTEx_SetNbDataToProcess+0x94>)
 8008258:	5c8a      	ldrb	r2, [r1, r2]
 800825a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800825e:	7b3a      	ldrb	r2, [r7, #12]
 8008260:	490f      	ldr	r1, [pc, #60]	@ (80082a0 <UARTEx_SetNbDataToProcess+0x98>)
 8008262:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008264:	fb93 f3f2 	sdiv	r3, r3, r2
 8008268:	b29a      	uxth	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008270:	7bfb      	ldrb	r3, [r7, #15]
 8008272:	7b7a      	ldrb	r2, [r7, #13]
 8008274:	4909      	ldr	r1, [pc, #36]	@ (800829c <UARTEx_SetNbDataToProcess+0x94>)
 8008276:	5c8a      	ldrb	r2, [r1, r2]
 8008278:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800827c:	7b7a      	ldrb	r2, [r7, #13]
 800827e:	4908      	ldr	r1, [pc, #32]	@ (80082a0 <UARTEx_SetNbDataToProcess+0x98>)
 8008280:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008282:	fb93 f3f2 	sdiv	r3, r3, r2
 8008286:	b29a      	uxth	r2, r3
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800828e:	bf00      	nop
 8008290:	3714      	adds	r7, #20
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	0800cb2c 	.word	0x0800cb2c
 80082a0:	0800cb34 	.word	0x0800cb34

080082a4 <__cvt>:
 80082a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082a8:	ec57 6b10 	vmov	r6, r7, d0
 80082ac:	2f00      	cmp	r7, #0
 80082ae:	460c      	mov	r4, r1
 80082b0:	4619      	mov	r1, r3
 80082b2:	463b      	mov	r3, r7
 80082b4:	bfbb      	ittet	lt
 80082b6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80082ba:	461f      	movlt	r7, r3
 80082bc:	2300      	movge	r3, #0
 80082be:	232d      	movlt	r3, #45	@ 0x2d
 80082c0:	700b      	strb	r3, [r1, #0]
 80082c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082c4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80082c8:	4691      	mov	r9, r2
 80082ca:	f023 0820 	bic.w	r8, r3, #32
 80082ce:	bfbc      	itt	lt
 80082d0:	4632      	movlt	r2, r6
 80082d2:	4616      	movlt	r6, r2
 80082d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80082d8:	d005      	beq.n	80082e6 <__cvt+0x42>
 80082da:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80082de:	d100      	bne.n	80082e2 <__cvt+0x3e>
 80082e0:	3401      	adds	r4, #1
 80082e2:	2102      	movs	r1, #2
 80082e4:	e000      	b.n	80082e8 <__cvt+0x44>
 80082e6:	2103      	movs	r1, #3
 80082e8:	ab03      	add	r3, sp, #12
 80082ea:	9301      	str	r3, [sp, #4]
 80082ec:	ab02      	add	r3, sp, #8
 80082ee:	9300      	str	r3, [sp, #0]
 80082f0:	ec47 6b10 	vmov	d0, r6, r7
 80082f4:	4653      	mov	r3, sl
 80082f6:	4622      	mov	r2, r4
 80082f8:	f001 f966 	bl	80095c8 <_dtoa_r>
 80082fc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008300:	4605      	mov	r5, r0
 8008302:	d119      	bne.n	8008338 <__cvt+0x94>
 8008304:	f019 0f01 	tst.w	r9, #1
 8008308:	d00e      	beq.n	8008328 <__cvt+0x84>
 800830a:	eb00 0904 	add.w	r9, r0, r4
 800830e:	2200      	movs	r2, #0
 8008310:	2300      	movs	r3, #0
 8008312:	4630      	mov	r0, r6
 8008314:	4639      	mov	r1, r7
 8008316:	f7f8 fbff 	bl	8000b18 <__aeabi_dcmpeq>
 800831a:	b108      	cbz	r0, 8008320 <__cvt+0x7c>
 800831c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008320:	2230      	movs	r2, #48	@ 0x30
 8008322:	9b03      	ldr	r3, [sp, #12]
 8008324:	454b      	cmp	r3, r9
 8008326:	d31e      	bcc.n	8008366 <__cvt+0xc2>
 8008328:	9b03      	ldr	r3, [sp, #12]
 800832a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800832c:	1b5b      	subs	r3, r3, r5
 800832e:	4628      	mov	r0, r5
 8008330:	6013      	str	r3, [r2, #0]
 8008332:	b004      	add	sp, #16
 8008334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008338:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800833c:	eb00 0904 	add.w	r9, r0, r4
 8008340:	d1e5      	bne.n	800830e <__cvt+0x6a>
 8008342:	7803      	ldrb	r3, [r0, #0]
 8008344:	2b30      	cmp	r3, #48	@ 0x30
 8008346:	d10a      	bne.n	800835e <__cvt+0xba>
 8008348:	2200      	movs	r2, #0
 800834a:	2300      	movs	r3, #0
 800834c:	4630      	mov	r0, r6
 800834e:	4639      	mov	r1, r7
 8008350:	f7f8 fbe2 	bl	8000b18 <__aeabi_dcmpeq>
 8008354:	b918      	cbnz	r0, 800835e <__cvt+0xba>
 8008356:	f1c4 0401 	rsb	r4, r4, #1
 800835a:	f8ca 4000 	str.w	r4, [sl]
 800835e:	f8da 3000 	ldr.w	r3, [sl]
 8008362:	4499      	add	r9, r3
 8008364:	e7d3      	b.n	800830e <__cvt+0x6a>
 8008366:	1c59      	adds	r1, r3, #1
 8008368:	9103      	str	r1, [sp, #12]
 800836a:	701a      	strb	r2, [r3, #0]
 800836c:	e7d9      	b.n	8008322 <__cvt+0x7e>

0800836e <__exponent>:
 800836e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008370:	2900      	cmp	r1, #0
 8008372:	bfba      	itte	lt
 8008374:	4249      	neglt	r1, r1
 8008376:	232d      	movlt	r3, #45	@ 0x2d
 8008378:	232b      	movge	r3, #43	@ 0x2b
 800837a:	2909      	cmp	r1, #9
 800837c:	7002      	strb	r2, [r0, #0]
 800837e:	7043      	strb	r3, [r0, #1]
 8008380:	dd29      	ble.n	80083d6 <__exponent+0x68>
 8008382:	f10d 0307 	add.w	r3, sp, #7
 8008386:	461d      	mov	r5, r3
 8008388:	270a      	movs	r7, #10
 800838a:	461a      	mov	r2, r3
 800838c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008390:	fb07 1416 	mls	r4, r7, r6, r1
 8008394:	3430      	adds	r4, #48	@ 0x30
 8008396:	f802 4c01 	strb.w	r4, [r2, #-1]
 800839a:	460c      	mov	r4, r1
 800839c:	2c63      	cmp	r4, #99	@ 0x63
 800839e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80083a2:	4631      	mov	r1, r6
 80083a4:	dcf1      	bgt.n	800838a <__exponent+0x1c>
 80083a6:	3130      	adds	r1, #48	@ 0x30
 80083a8:	1e94      	subs	r4, r2, #2
 80083aa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80083ae:	1c41      	adds	r1, r0, #1
 80083b0:	4623      	mov	r3, r4
 80083b2:	42ab      	cmp	r3, r5
 80083b4:	d30a      	bcc.n	80083cc <__exponent+0x5e>
 80083b6:	f10d 0309 	add.w	r3, sp, #9
 80083ba:	1a9b      	subs	r3, r3, r2
 80083bc:	42ac      	cmp	r4, r5
 80083be:	bf88      	it	hi
 80083c0:	2300      	movhi	r3, #0
 80083c2:	3302      	adds	r3, #2
 80083c4:	4403      	add	r3, r0
 80083c6:	1a18      	subs	r0, r3, r0
 80083c8:	b003      	add	sp, #12
 80083ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083cc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80083d0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80083d4:	e7ed      	b.n	80083b2 <__exponent+0x44>
 80083d6:	2330      	movs	r3, #48	@ 0x30
 80083d8:	3130      	adds	r1, #48	@ 0x30
 80083da:	7083      	strb	r3, [r0, #2]
 80083dc:	70c1      	strb	r1, [r0, #3]
 80083de:	1d03      	adds	r3, r0, #4
 80083e0:	e7f1      	b.n	80083c6 <__exponent+0x58>
	...

080083e4 <_printf_float>:
 80083e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083e8:	b08d      	sub	sp, #52	@ 0x34
 80083ea:	460c      	mov	r4, r1
 80083ec:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80083f0:	4616      	mov	r6, r2
 80083f2:	461f      	mov	r7, r3
 80083f4:	4605      	mov	r5, r0
 80083f6:	f000 ffe1 	bl	80093bc <_localeconv_r>
 80083fa:	6803      	ldr	r3, [r0, #0]
 80083fc:	9304      	str	r3, [sp, #16]
 80083fe:	4618      	mov	r0, r3
 8008400:	f7f7 ff5e 	bl	80002c0 <strlen>
 8008404:	2300      	movs	r3, #0
 8008406:	930a      	str	r3, [sp, #40]	@ 0x28
 8008408:	f8d8 3000 	ldr.w	r3, [r8]
 800840c:	9005      	str	r0, [sp, #20]
 800840e:	3307      	adds	r3, #7
 8008410:	f023 0307 	bic.w	r3, r3, #7
 8008414:	f103 0208 	add.w	r2, r3, #8
 8008418:	f894 a018 	ldrb.w	sl, [r4, #24]
 800841c:	f8d4 b000 	ldr.w	fp, [r4]
 8008420:	f8c8 2000 	str.w	r2, [r8]
 8008424:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008428:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800842c:	9307      	str	r3, [sp, #28]
 800842e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008432:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008436:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800843a:	4b9c      	ldr	r3, [pc, #624]	@ (80086ac <_printf_float+0x2c8>)
 800843c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008440:	f7f8 fb9c 	bl	8000b7c <__aeabi_dcmpun>
 8008444:	bb70      	cbnz	r0, 80084a4 <_printf_float+0xc0>
 8008446:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800844a:	4b98      	ldr	r3, [pc, #608]	@ (80086ac <_printf_float+0x2c8>)
 800844c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008450:	f7f8 fb76 	bl	8000b40 <__aeabi_dcmple>
 8008454:	bb30      	cbnz	r0, 80084a4 <_printf_float+0xc0>
 8008456:	2200      	movs	r2, #0
 8008458:	2300      	movs	r3, #0
 800845a:	4640      	mov	r0, r8
 800845c:	4649      	mov	r1, r9
 800845e:	f7f8 fb65 	bl	8000b2c <__aeabi_dcmplt>
 8008462:	b110      	cbz	r0, 800846a <_printf_float+0x86>
 8008464:	232d      	movs	r3, #45	@ 0x2d
 8008466:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800846a:	4a91      	ldr	r2, [pc, #580]	@ (80086b0 <_printf_float+0x2cc>)
 800846c:	4b91      	ldr	r3, [pc, #580]	@ (80086b4 <_printf_float+0x2d0>)
 800846e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008472:	bf94      	ite	ls
 8008474:	4690      	movls	r8, r2
 8008476:	4698      	movhi	r8, r3
 8008478:	2303      	movs	r3, #3
 800847a:	6123      	str	r3, [r4, #16]
 800847c:	f02b 0304 	bic.w	r3, fp, #4
 8008480:	6023      	str	r3, [r4, #0]
 8008482:	f04f 0900 	mov.w	r9, #0
 8008486:	9700      	str	r7, [sp, #0]
 8008488:	4633      	mov	r3, r6
 800848a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800848c:	4621      	mov	r1, r4
 800848e:	4628      	mov	r0, r5
 8008490:	f000 f9d2 	bl	8008838 <_printf_common>
 8008494:	3001      	adds	r0, #1
 8008496:	f040 808d 	bne.w	80085b4 <_printf_float+0x1d0>
 800849a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800849e:	b00d      	add	sp, #52	@ 0x34
 80084a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a4:	4642      	mov	r2, r8
 80084a6:	464b      	mov	r3, r9
 80084a8:	4640      	mov	r0, r8
 80084aa:	4649      	mov	r1, r9
 80084ac:	f7f8 fb66 	bl	8000b7c <__aeabi_dcmpun>
 80084b0:	b140      	cbz	r0, 80084c4 <_printf_float+0xe0>
 80084b2:	464b      	mov	r3, r9
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	bfbc      	itt	lt
 80084b8:	232d      	movlt	r3, #45	@ 0x2d
 80084ba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80084be:	4a7e      	ldr	r2, [pc, #504]	@ (80086b8 <_printf_float+0x2d4>)
 80084c0:	4b7e      	ldr	r3, [pc, #504]	@ (80086bc <_printf_float+0x2d8>)
 80084c2:	e7d4      	b.n	800846e <_printf_float+0x8a>
 80084c4:	6863      	ldr	r3, [r4, #4]
 80084c6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80084ca:	9206      	str	r2, [sp, #24]
 80084cc:	1c5a      	adds	r2, r3, #1
 80084ce:	d13b      	bne.n	8008548 <_printf_float+0x164>
 80084d0:	2306      	movs	r3, #6
 80084d2:	6063      	str	r3, [r4, #4]
 80084d4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80084d8:	2300      	movs	r3, #0
 80084da:	6022      	str	r2, [r4, #0]
 80084dc:	9303      	str	r3, [sp, #12]
 80084de:	ab0a      	add	r3, sp, #40	@ 0x28
 80084e0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80084e4:	ab09      	add	r3, sp, #36	@ 0x24
 80084e6:	9300      	str	r3, [sp, #0]
 80084e8:	6861      	ldr	r1, [r4, #4]
 80084ea:	ec49 8b10 	vmov	d0, r8, r9
 80084ee:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80084f2:	4628      	mov	r0, r5
 80084f4:	f7ff fed6 	bl	80082a4 <__cvt>
 80084f8:	9b06      	ldr	r3, [sp, #24]
 80084fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80084fc:	2b47      	cmp	r3, #71	@ 0x47
 80084fe:	4680      	mov	r8, r0
 8008500:	d129      	bne.n	8008556 <_printf_float+0x172>
 8008502:	1cc8      	adds	r0, r1, #3
 8008504:	db02      	blt.n	800850c <_printf_float+0x128>
 8008506:	6863      	ldr	r3, [r4, #4]
 8008508:	4299      	cmp	r1, r3
 800850a:	dd41      	ble.n	8008590 <_printf_float+0x1ac>
 800850c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008510:	fa5f fa8a 	uxtb.w	sl, sl
 8008514:	3901      	subs	r1, #1
 8008516:	4652      	mov	r2, sl
 8008518:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800851c:	9109      	str	r1, [sp, #36]	@ 0x24
 800851e:	f7ff ff26 	bl	800836e <__exponent>
 8008522:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008524:	1813      	adds	r3, r2, r0
 8008526:	2a01      	cmp	r2, #1
 8008528:	4681      	mov	r9, r0
 800852a:	6123      	str	r3, [r4, #16]
 800852c:	dc02      	bgt.n	8008534 <_printf_float+0x150>
 800852e:	6822      	ldr	r2, [r4, #0]
 8008530:	07d2      	lsls	r2, r2, #31
 8008532:	d501      	bpl.n	8008538 <_printf_float+0x154>
 8008534:	3301      	adds	r3, #1
 8008536:	6123      	str	r3, [r4, #16]
 8008538:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800853c:	2b00      	cmp	r3, #0
 800853e:	d0a2      	beq.n	8008486 <_printf_float+0xa2>
 8008540:	232d      	movs	r3, #45	@ 0x2d
 8008542:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008546:	e79e      	b.n	8008486 <_printf_float+0xa2>
 8008548:	9a06      	ldr	r2, [sp, #24]
 800854a:	2a47      	cmp	r2, #71	@ 0x47
 800854c:	d1c2      	bne.n	80084d4 <_printf_float+0xf0>
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1c0      	bne.n	80084d4 <_printf_float+0xf0>
 8008552:	2301      	movs	r3, #1
 8008554:	e7bd      	b.n	80084d2 <_printf_float+0xee>
 8008556:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800855a:	d9db      	bls.n	8008514 <_printf_float+0x130>
 800855c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008560:	d118      	bne.n	8008594 <_printf_float+0x1b0>
 8008562:	2900      	cmp	r1, #0
 8008564:	6863      	ldr	r3, [r4, #4]
 8008566:	dd0b      	ble.n	8008580 <_printf_float+0x19c>
 8008568:	6121      	str	r1, [r4, #16]
 800856a:	b913      	cbnz	r3, 8008572 <_printf_float+0x18e>
 800856c:	6822      	ldr	r2, [r4, #0]
 800856e:	07d0      	lsls	r0, r2, #31
 8008570:	d502      	bpl.n	8008578 <_printf_float+0x194>
 8008572:	3301      	adds	r3, #1
 8008574:	440b      	add	r3, r1
 8008576:	6123      	str	r3, [r4, #16]
 8008578:	65a1      	str	r1, [r4, #88]	@ 0x58
 800857a:	f04f 0900 	mov.w	r9, #0
 800857e:	e7db      	b.n	8008538 <_printf_float+0x154>
 8008580:	b913      	cbnz	r3, 8008588 <_printf_float+0x1a4>
 8008582:	6822      	ldr	r2, [r4, #0]
 8008584:	07d2      	lsls	r2, r2, #31
 8008586:	d501      	bpl.n	800858c <_printf_float+0x1a8>
 8008588:	3302      	adds	r3, #2
 800858a:	e7f4      	b.n	8008576 <_printf_float+0x192>
 800858c:	2301      	movs	r3, #1
 800858e:	e7f2      	b.n	8008576 <_printf_float+0x192>
 8008590:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008594:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008596:	4299      	cmp	r1, r3
 8008598:	db05      	blt.n	80085a6 <_printf_float+0x1c2>
 800859a:	6823      	ldr	r3, [r4, #0]
 800859c:	6121      	str	r1, [r4, #16]
 800859e:	07d8      	lsls	r0, r3, #31
 80085a0:	d5ea      	bpl.n	8008578 <_printf_float+0x194>
 80085a2:	1c4b      	adds	r3, r1, #1
 80085a4:	e7e7      	b.n	8008576 <_printf_float+0x192>
 80085a6:	2900      	cmp	r1, #0
 80085a8:	bfd4      	ite	le
 80085aa:	f1c1 0202 	rsble	r2, r1, #2
 80085ae:	2201      	movgt	r2, #1
 80085b0:	4413      	add	r3, r2
 80085b2:	e7e0      	b.n	8008576 <_printf_float+0x192>
 80085b4:	6823      	ldr	r3, [r4, #0]
 80085b6:	055a      	lsls	r2, r3, #21
 80085b8:	d407      	bmi.n	80085ca <_printf_float+0x1e6>
 80085ba:	6923      	ldr	r3, [r4, #16]
 80085bc:	4642      	mov	r2, r8
 80085be:	4631      	mov	r1, r6
 80085c0:	4628      	mov	r0, r5
 80085c2:	47b8      	blx	r7
 80085c4:	3001      	adds	r0, #1
 80085c6:	d12b      	bne.n	8008620 <_printf_float+0x23c>
 80085c8:	e767      	b.n	800849a <_printf_float+0xb6>
 80085ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80085ce:	f240 80dd 	bls.w	800878c <_printf_float+0x3a8>
 80085d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80085d6:	2200      	movs	r2, #0
 80085d8:	2300      	movs	r3, #0
 80085da:	f7f8 fa9d 	bl	8000b18 <__aeabi_dcmpeq>
 80085de:	2800      	cmp	r0, #0
 80085e0:	d033      	beq.n	800864a <_printf_float+0x266>
 80085e2:	4a37      	ldr	r2, [pc, #220]	@ (80086c0 <_printf_float+0x2dc>)
 80085e4:	2301      	movs	r3, #1
 80085e6:	4631      	mov	r1, r6
 80085e8:	4628      	mov	r0, r5
 80085ea:	47b8      	blx	r7
 80085ec:	3001      	adds	r0, #1
 80085ee:	f43f af54 	beq.w	800849a <_printf_float+0xb6>
 80085f2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80085f6:	4543      	cmp	r3, r8
 80085f8:	db02      	blt.n	8008600 <_printf_float+0x21c>
 80085fa:	6823      	ldr	r3, [r4, #0]
 80085fc:	07d8      	lsls	r0, r3, #31
 80085fe:	d50f      	bpl.n	8008620 <_printf_float+0x23c>
 8008600:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008604:	4631      	mov	r1, r6
 8008606:	4628      	mov	r0, r5
 8008608:	47b8      	blx	r7
 800860a:	3001      	adds	r0, #1
 800860c:	f43f af45 	beq.w	800849a <_printf_float+0xb6>
 8008610:	f04f 0900 	mov.w	r9, #0
 8008614:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008618:	f104 0a1a 	add.w	sl, r4, #26
 800861c:	45c8      	cmp	r8, r9
 800861e:	dc09      	bgt.n	8008634 <_printf_float+0x250>
 8008620:	6823      	ldr	r3, [r4, #0]
 8008622:	079b      	lsls	r3, r3, #30
 8008624:	f100 8103 	bmi.w	800882e <_printf_float+0x44a>
 8008628:	68e0      	ldr	r0, [r4, #12]
 800862a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800862c:	4298      	cmp	r0, r3
 800862e:	bfb8      	it	lt
 8008630:	4618      	movlt	r0, r3
 8008632:	e734      	b.n	800849e <_printf_float+0xba>
 8008634:	2301      	movs	r3, #1
 8008636:	4652      	mov	r2, sl
 8008638:	4631      	mov	r1, r6
 800863a:	4628      	mov	r0, r5
 800863c:	47b8      	blx	r7
 800863e:	3001      	adds	r0, #1
 8008640:	f43f af2b 	beq.w	800849a <_printf_float+0xb6>
 8008644:	f109 0901 	add.w	r9, r9, #1
 8008648:	e7e8      	b.n	800861c <_printf_float+0x238>
 800864a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800864c:	2b00      	cmp	r3, #0
 800864e:	dc39      	bgt.n	80086c4 <_printf_float+0x2e0>
 8008650:	4a1b      	ldr	r2, [pc, #108]	@ (80086c0 <_printf_float+0x2dc>)
 8008652:	2301      	movs	r3, #1
 8008654:	4631      	mov	r1, r6
 8008656:	4628      	mov	r0, r5
 8008658:	47b8      	blx	r7
 800865a:	3001      	adds	r0, #1
 800865c:	f43f af1d 	beq.w	800849a <_printf_float+0xb6>
 8008660:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008664:	ea59 0303 	orrs.w	r3, r9, r3
 8008668:	d102      	bne.n	8008670 <_printf_float+0x28c>
 800866a:	6823      	ldr	r3, [r4, #0]
 800866c:	07d9      	lsls	r1, r3, #31
 800866e:	d5d7      	bpl.n	8008620 <_printf_float+0x23c>
 8008670:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008674:	4631      	mov	r1, r6
 8008676:	4628      	mov	r0, r5
 8008678:	47b8      	blx	r7
 800867a:	3001      	adds	r0, #1
 800867c:	f43f af0d 	beq.w	800849a <_printf_float+0xb6>
 8008680:	f04f 0a00 	mov.w	sl, #0
 8008684:	f104 0b1a 	add.w	fp, r4, #26
 8008688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800868a:	425b      	negs	r3, r3
 800868c:	4553      	cmp	r3, sl
 800868e:	dc01      	bgt.n	8008694 <_printf_float+0x2b0>
 8008690:	464b      	mov	r3, r9
 8008692:	e793      	b.n	80085bc <_printf_float+0x1d8>
 8008694:	2301      	movs	r3, #1
 8008696:	465a      	mov	r2, fp
 8008698:	4631      	mov	r1, r6
 800869a:	4628      	mov	r0, r5
 800869c:	47b8      	blx	r7
 800869e:	3001      	adds	r0, #1
 80086a0:	f43f aefb 	beq.w	800849a <_printf_float+0xb6>
 80086a4:	f10a 0a01 	add.w	sl, sl, #1
 80086a8:	e7ee      	b.n	8008688 <_printf_float+0x2a4>
 80086aa:	bf00      	nop
 80086ac:	7fefffff 	.word	0x7fefffff
 80086b0:	0800cb3c 	.word	0x0800cb3c
 80086b4:	0800cb40 	.word	0x0800cb40
 80086b8:	0800cb44 	.word	0x0800cb44
 80086bc:	0800cb48 	.word	0x0800cb48
 80086c0:	0800cb4c 	.word	0x0800cb4c
 80086c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80086c6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80086ca:	4553      	cmp	r3, sl
 80086cc:	bfa8      	it	ge
 80086ce:	4653      	movge	r3, sl
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	4699      	mov	r9, r3
 80086d4:	dc36      	bgt.n	8008744 <_printf_float+0x360>
 80086d6:	f04f 0b00 	mov.w	fp, #0
 80086da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086de:	f104 021a 	add.w	r2, r4, #26
 80086e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80086e4:	9306      	str	r3, [sp, #24]
 80086e6:	eba3 0309 	sub.w	r3, r3, r9
 80086ea:	455b      	cmp	r3, fp
 80086ec:	dc31      	bgt.n	8008752 <_printf_float+0x36e>
 80086ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086f0:	459a      	cmp	sl, r3
 80086f2:	dc3a      	bgt.n	800876a <_printf_float+0x386>
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	07da      	lsls	r2, r3, #31
 80086f8:	d437      	bmi.n	800876a <_printf_float+0x386>
 80086fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086fc:	ebaa 0903 	sub.w	r9, sl, r3
 8008700:	9b06      	ldr	r3, [sp, #24]
 8008702:	ebaa 0303 	sub.w	r3, sl, r3
 8008706:	4599      	cmp	r9, r3
 8008708:	bfa8      	it	ge
 800870a:	4699      	movge	r9, r3
 800870c:	f1b9 0f00 	cmp.w	r9, #0
 8008710:	dc33      	bgt.n	800877a <_printf_float+0x396>
 8008712:	f04f 0800 	mov.w	r8, #0
 8008716:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800871a:	f104 0b1a 	add.w	fp, r4, #26
 800871e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008720:	ebaa 0303 	sub.w	r3, sl, r3
 8008724:	eba3 0309 	sub.w	r3, r3, r9
 8008728:	4543      	cmp	r3, r8
 800872a:	f77f af79 	ble.w	8008620 <_printf_float+0x23c>
 800872e:	2301      	movs	r3, #1
 8008730:	465a      	mov	r2, fp
 8008732:	4631      	mov	r1, r6
 8008734:	4628      	mov	r0, r5
 8008736:	47b8      	blx	r7
 8008738:	3001      	adds	r0, #1
 800873a:	f43f aeae 	beq.w	800849a <_printf_float+0xb6>
 800873e:	f108 0801 	add.w	r8, r8, #1
 8008742:	e7ec      	b.n	800871e <_printf_float+0x33a>
 8008744:	4642      	mov	r2, r8
 8008746:	4631      	mov	r1, r6
 8008748:	4628      	mov	r0, r5
 800874a:	47b8      	blx	r7
 800874c:	3001      	adds	r0, #1
 800874e:	d1c2      	bne.n	80086d6 <_printf_float+0x2f2>
 8008750:	e6a3      	b.n	800849a <_printf_float+0xb6>
 8008752:	2301      	movs	r3, #1
 8008754:	4631      	mov	r1, r6
 8008756:	4628      	mov	r0, r5
 8008758:	9206      	str	r2, [sp, #24]
 800875a:	47b8      	blx	r7
 800875c:	3001      	adds	r0, #1
 800875e:	f43f ae9c 	beq.w	800849a <_printf_float+0xb6>
 8008762:	9a06      	ldr	r2, [sp, #24]
 8008764:	f10b 0b01 	add.w	fp, fp, #1
 8008768:	e7bb      	b.n	80086e2 <_printf_float+0x2fe>
 800876a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800876e:	4631      	mov	r1, r6
 8008770:	4628      	mov	r0, r5
 8008772:	47b8      	blx	r7
 8008774:	3001      	adds	r0, #1
 8008776:	d1c0      	bne.n	80086fa <_printf_float+0x316>
 8008778:	e68f      	b.n	800849a <_printf_float+0xb6>
 800877a:	9a06      	ldr	r2, [sp, #24]
 800877c:	464b      	mov	r3, r9
 800877e:	4442      	add	r2, r8
 8008780:	4631      	mov	r1, r6
 8008782:	4628      	mov	r0, r5
 8008784:	47b8      	blx	r7
 8008786:	3001      	adds	r0, #1
 8008788:	d1c3      	bne.n	8008712 <_printf_float+0x32e>
 800878a:	e686      	b.n	800849a <_printf_float+0xb6>
 800878c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008790:	f1ba 0f01 	cmp.w	sl, #1
 8008794:	dc01      	bgt.n	800879a <_printf_float+0x3b6>
 8008796:	07db      	lsls	r3, r3, #31
 8008798:	d536      	bpl.n	8008808 <_printf_float+0x424>
 800879a:	2301      	movs	r3, #1
 800879c:	4642      	mov	r2, r8
 800879e:	4631      	mov	r1, r6
 80087a0:	4628      	mov	r0, r5
 80087a2:	47b8      	blx	r7
 80087a4:	3001      	adds	r0, #1
 80087a6:	f43f ae78 	beq.w	800849a <_printf_float+0xb6>
 80087aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087ae:	4631      	mov	r1, r6
 80087b0:	4628      	mov	r0, r5
 80087b2:	47b8      	blx	r7
 80087b4:	3001      	adds	r0, #1
 80087b6:	f43f ae70 	beq.w	800849a <_printf_float+0xb6>
 80087ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80087be:	2200      	movs	r2, #0
 80087c0:	2300      	movs	r3, #0
 80087c2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80087c6:	f7f8 f9a7 	bl	8000b18 <__aeabi_dcmpeq>
 80087ca:	b9c0      	cbnz	r0, 80087fe <_printf_float+0x41a>
 80087cc:	4653      	mov	r3, sl
 80087ce:	f108 0201 	add.w	r2, r8, #1
 80087d2:	4631      	mov	r1, r6
 80087d4:	4628      	mov	r0, r5
 80087d6:	47b8      	blx	r7
 80087d8:	3001      	adds	r0, #1
 80087da:	d10c      	bne.n	80087f6 <_printf_float+0x412>
 80087dc:	e65d      	b.n	800849a <_printf_float+0xb6>
 80087de:	2301      	movs	r3, #1
 80087e0:	465a      	mov	r2, fp
 80087e2:	4631      	mov	r1, r6
 80087e4:	4628      	mov	r0, r5
 80087e6:	47b8      	blx	r7
 80087e8:	3001      	adds	r0, #1
 80087ea:	f43f ae56 	beq.w	800849a <_printf_float+0xb6>
 80087ee:	f108 0801 	add.w	r8, r8, #1
 80087f2:	45d0      	cmp	r8, sl
 80087f4:	dbf3      	blt.n	80087de <_printf_float+0x3fa>
 80087f6:	464b      	mov	r3, r9
 80087f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80087fc:	e6df      	b.n	80085be <_printf_float+0x1da>
 80087fe:	f04f 0800 	mov.w	r8, #0
 8008802:	f104 0b1a 	add.w	fp, r4, #26
 8008806:	e7f4      	b.n	80087f2 <_printf_float+0x40e>
 8008808:	2301      	movs	r3, #1
 800880a:	4642      	mov	r2, r8
 800880c:	e7e1      	b.n	80087d2 <_printf_float+0x3ee>
 800880e:	2301      	movs	r3, #1
 8008810:	464a      	mov	r2, r9
 8008812:	4631      	mov	r1, r6
 8008814:	4628      	mov	r0, r5
 8008816:	47b8      	blx	r7
 8008818:	3001      	adds	r0, #1
 800881a:	f43f ae3e 	beq.w	800849a <_printf_float+0xb6>
 800881e:	f108 0801 	add.w	r8, r8, #1
 8008822:	68e3      	ldr	r3, [r4, #12]
 8008824:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008826:	1a5b      	subs	r3, r3, r1
 8008828:	4543      	cmp	r3, r8
 800882a:	dcf0      	bgt.n	800880e <_printf_float+0x42a>
 800882c:	e6fc      	b.n	8008628 <_printf_float+0x244>
 800882e:	f04f 0800 	mov.w	r8, #0
 8008832:	f104 0919 	add.w	r9, r4, #25
 8008836:	e7f4      	b.n	8008822 <_printf_float+0x43e>

08008838 <_printf_common>:
 8008838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800883c:	4616      	mov	r6, r2
 800883e:	4698      	mov	r8, r3
 8008840:	688a      	ldr	r2, [r1, #8]
 8008842:	690b      	ldr	r3, [r1, #16]
 8008844:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008848:	4293      	cmp	r3, r2
 800884a:	bfb8      	it	lt
 800884c:	4613      	movlt	r3, r2
 800884e:	6033      	str	r3, [r6, #0]
 8008850:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008854:	4607      	mov	r7, r0
 8008856:	460c      	mov	r4, r1
 8008858:	b10a      	cbz	r2, 800885e <_printf_common+0x26>
 800885a:	3301      	adds	r3, #1
 800885c:	6033      	str	r3, [r6, #0]
 800885e:	6823      	ldr	r3, [r4, #0]
 8008860:	0699      	lsls	r1, r3, #26
 8008862:	bf42      	ittt	mi
 8008864:	6833      	ldrmi	r3, [r6, #0]
 8008866:	3302      	addmi	r3, #2
 8008868:	6033      	strmi	r3, [r6, #0]
 800886a:	6825      	ldr	r5, [r4, #0]
 800886c:	f015 0506 	ands.w	r5, r5, #6
 8008870:	d106      	bne.n	8008880 <_printf_common+0x48>
 8008872:	f104 0a19 	add.w	sl, r4, #25
 8008876:	68e3      	ldr	r3, [r4, #12]
 8008878:	6832      	ldr	r2, [r6, #0]
 800887a:	1a9b      	subs	r3, r3, r2
 800887c:	42ab      	cmp	r3, r5
 800887e:	dc26      	bgt.n	80088ce <_printf_common+0x96>
 8008880:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008884:	6822      	ldr	r2, [r4, #0]
 8008886:	3b00      	subs	r3, #0
 8008888:	bf18      	it	ne
 800888a:	2301      	movne	r3, #1
 800888c:	0692      	lsls	r2, r2, #26
 800888e:	d42b      	bmi.n	80088e8 <_printf_common+0xb0>
 8008890:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008894:	4641      	mov	r1, r8
 8008896:	4638      	mov	r0, r7
 8008898:	47c8      	blx	r9
 800889a:	3001      	adds	r0, #1
 800889c:	d01e      	beq.n	80088dc <_printf_common+0xa4>
 800889e:	6823      	ldr	r3, [r4, #0]
 80088a0:	6922      	ldr	r2, [r4, #16]
 80088a2:	f003 0306 	and.w	r3, r3, #6
 80088a6:	2b04      	cmp	r3, #4
 80088a8:	bf02      	ittt	eq
 80088aa:	68e5      	ldreq	r5, [r4, #12]
 80088ac:	6833      	ldreq	r3, [r6, #0]
 80088ae:	1aed      	subeq	r5, r5, r3
 80088b0:	68a3      	ldr	r3, [r4, #8]
 80088b2:	bf0c      	ite	eq
 80088b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088b8:	2500      	movne	r5, #0
 80088ba:	4293      	cmp	r3, r2
 80088bc:	bfc4      	itt	gt
 80088be:	1a9b      	subgt	r3, r3, r2
 80088c0:	18ed      	addgt	r5, r5, r3
 80088c2:	2600      	movs	r6, #0
 80088c4:	341a      	adds	r4, #26
 80088c6:	42b5      	cmp	r5, r6
 80088c8:	d11a      	bne.n	8008900 <_printf_common+0xc8>
 80088ca:	2000      	movs	r0, #0
 80088cc:	e008      	b.n	80088e0 <_printf_common+0xa8>
 80088ce:	2301      	movs	r3, #1
 80088d0:	4652      	mov	r2, sl
 80088d2:	4641      	mov	r1, r8
 80088d4:	4638      	mov	r0, r7
 80088d6:	47c8      	blx	r9
 80088d8:	3001      	adds	r0, #1
 80088da:	d103      	bne.n	80088e4 <_printf_common+0xac>
 80088dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80088e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088e4:	3501      	adds	r5, #1
 80088e6:	e7c6      	b.n	8008876 <_printf_common+0x3e>
 80088e8:	18e1      	adds	r1, r4, r3
 80088ea:	1c5a      	adds	r2, r3, #1
 80088ec:	2030      	movs	r0, #48	@ 0x30
 80088ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80088f2:	4422      	add	r2, r4
 80088f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80088f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80088fc:	3302      	adds	r3, #2
 80088fe:	e7c7      	b.n	8008890 <_printf_common+0x58>
 8008900:	2301      	movs	r3, #1
 8008902:	4622      	mov	r2, r4
 8008904:	4641      	mov	r1, r8
 8008906:	4638      	mov	r0, r7
 8008908:	47c8      	blx	r9
 800890a:	3001      	adds	r0, #1
 800890c:	d0e6      	beq.n	80088dc <_printf_common+0xa4>
 800890e:	3601      	adds	r6, #1
 8008910:	e7d9      	b.n	80088c6 <_printf_common+0x8e>
	...

08008914 <_printf_i>:
 8008914:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008918:	7e0f      	ldrb	r7, [r1, #24]
 800891a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800891c:	2f78      	cmp	r7, #120	@ 0x78
 800891e:	4691      	mov	r9, r2
 8008920:	4680      	mov	r8, r0
 8008922:	460c      	mov	r4, r1
 8008924:	469a      	mov	sl, r3
 8008926:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800892a:	d807      	bhi.n	800893c <_printf_i+0x28>
 800892c:	2f62      	cmp	r7, #98	@ 0x62
 800892e:	d80a      	bhi.n	8008946 <_printf_i+0x32>
 8008930:	2f00      	cmp	r7, #0
 8008932:	f000 80d2 	beq.w	8008ada <_printf_i+0x1c6>
 8008936:	2f58      	cmp	r7, #88	@ 0x58
 8008938:	f000 80b9 	beq.w	8008aae <_printf_i+0x19a>
 800893c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008940:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008944:	e03a      	b.n	80089bc <_printf_i+0xa8>
 8008946:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800894a:	2b15      	cmp	r3, #21
 800894c:	d8f6      	bhi.n	800893c <_printf_i+0x28>
 800894e:	a101      	add	r1, pc, #4	@ (adr r1, 8008954 <_printf_i+0x40>)
 8008950:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008954:	080089ad 	.word	0x080089ad
 8008958:	080089c1 	.word	0x080089c1
 800895c:	0800893d 	.word	0x0800893d
 8008960:	0800893d 	.word	0x0800893d
 8008964:	0800893d 	.word	0x0800893d
 8008968:	0800893d 	.word	0x0800893d
 800896c:	080089c1 	.word	0x080089c1
 8008970:	0800893d 	.word	0x0800893d
 8008974:	0800893d 	.word	0x0800893d
 8008978:	0800893d 	.word	0x0800893d
 800897c:	0800893d 	.word	0x0800893d
 8008980:	08008ac1 	.word	0x08008ac1
 8008984:	080089eb 	.word	0x080089eb
 8008988:	08008a7b 	.word	0x08008a7b
 800898c:	0800893d 	.word	0x0800893d
 8008990:	0800893d 	.word	0x0800893d
 8008994:	08008ae3 	.word	0x08008ae3
 8008998:	0800893d 	.word	0x0800893d
 800899c:	080089eb 	.word	0x080089eb
 80089a0:	0800893d 	.word	0x0800893d
 80089a4:	0800893d 	.word	0x0800893d
 80089a8:	08008a83 	.word	0x08008a83
 80089ac:	6833      	ldr	r3, [r6, #0]
 80089ae:	1d1a      	adds	r2, r3, #4
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	6032      	str	r2, [r6, #0]
 80089b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80089bc:	2301      	movs	r3, #1
 80089be:	e09d      	b.n	8008afc <_printf_i+0x1e8>
 80089c0:	6833      	ldr	r3, [r6, #0]
 80089c2:	6820      	ldr	r0, [r4, #0]
 80089c4:	1d19      	adds	r1, r3, #4
 80089c6:	6031      	str	r1, [r6, #0]
 80089c8:	0606      	lsls	r6, r0, #24
 80089ca:	d501      	bpl.n	80089d0 <_printf_i+0xbc>
 80089cc:	681d      	ldr	r5, [r3, #0]
 80089ce:	e003      	b.n	80089d8 <_printf_i+0xc4>
 80089d0:	0645      	lsls	r5, r0, #25
 80089d2:	d5fb      	bpl.n	80089cc <_printf_i+0xb8>
 80089d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80089d8:	2d00      	cmp	r5, #0
 80089da:	da03      	bge.n	80089e4 <_printf_i+0xd0>
 80089dc:	232d      	movs	r3, #45	@ 0x2d
 80089de:	426d      	negs	r5, r5
 80089e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089e4:	4859      	ldr	r0, [pc, #356]	@ (8008b4c <_printf_i+0x238>)
 80089e6:	230a      	movs	r3, #10
 80089e8:	e011      	b.n	8008a0e <_printf_i+0xfa>
 80089ea:	6821      	ldr	r1, [r4, #0]
 80089ec:	6833      	ldr	r3, [r6, #0]
 80089ee:	0608      	lsls	r0, r1, #24
 80089f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80089f4:	d402      	bmi.n	80089fc <_printf_i+0xe8>
 80089f6:	0649      	lsls	r1, r1, #25
 80089f8:	bf48      	it	mi
 80089fa:	b2ad      	uxthmi	r5, r5
 80089fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80089fe:	4853      	ldr	r0, [pc, #332]	@ (8008b4c <_printf_i+0x238>)
 8008a00:	6033      	str	r3, [r6, #0]
 8008a02:	bf14      	ite	ne
 8008a04:	230a      	movne	r3, #10
 8008a06:	2308      	moveq	r3, #8
 8008a08:	2100      	movs	r1, #0
 8008a0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a0e:	6866      	ldr	r6, [r4, #4]
 8008a10:	60a6      	str	r6, [r4, #8]
 8008a12:	2e00      	cmp	r6, #0
 8008a14:	bfa2      	ittt	ge
 8008a16:	6821      	ldrge	r1, [r4, #0]
 8008a18:	f021 0104 	bicge.w	r1, r1, #4
 8008a1c:	6021      	strge	r1, [r4, #0]
 8008a1e:	b90d      	cbnz	r5, 8008a24 <_printf_i+0x110>
 8008a20:	2e00      	cmp	r6, #0
 8008a22:	d04b      	beq.n	8008abc <_printf_i+0x1a8>
 8008a24:	4616      	mov	r6, r2
 8008a26:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a2a:	fb03 5711 	mls	r7, r3, r1, r5
 8008a2e:	5dc7      	ldrb	r7, [r0, r7]
 8008a30:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a34:	462f      	mov	r7, r5
 8008a36:	42bb      	cmp	r3, r7
 8008a38:	460d      	mov	r5, r1
 8008a3a:	d9f4      	bls.n	8008a26 <_printf_i+0x112>
 8008a3c:	2b08      	cmp	r3, #8
 8008a3e:	d10b      	bne.n	8008a58 <_printf_i+0x144>
 8008a40:	6823      	ldr	r3, [r4, #0]
 8008a42:	07df      	lsls	r7, r3, #31
 8008a44:	d508      	bpl.n	8008a58 <_printf_i+0x144>
 8008a46:	6923      	ldr	r3, [r4, #16]
 8008a48:	6861      	ldr	r1, [r4, #4]
 8008a4a:	4299      	cmp	r1, r3
 8008a4c:	bfde      	ittt	le
 8008a4e:	2330      	movle	r3, #48	@ 0x30
 8008a50:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a54:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008a58:	1b92      	subs	r2, r2, r6
 8008a5a:	6122      	str	r2, [r4, #16]
 8008a5c:	f8cd a000 	str.w	sl, [sp]
 8008a60:	464b      	mov	r3, r9
 8008a62:	aa03      	add	r2, sp, #12
 8008a64:	4621      	mov	r1, r4
 8008a66:	4640      	mov	r0, r8
 8008a68:	f7ff fee6 	bl	8008838 <_printf_common>
 8008a6c:	3001      	adds	r0, #1
 8008a6e:	d14a      	bne.n	8008b06 <_printf_i+0x1f2>
 8008a70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a74:	b004      	add	sp, #16
 8008a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a7a:	6823      	ldr	r3, [r4, #0]
 8008a7c:	f043 0320 	orr.w	r3, r3, #32
 8008a80:	6023      	str	r3, [r4, #0]
 8008a82:	4833      	ldr	r0, [pc, #204]	@ (8008b50 <_printf_i+0x23c>)
 8008a84:	2778      	movs	r7, #120	@ 0x78
 8008a86:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008a8a:	6823      	ldr	r3, [r4, #0]
 8008a8c:	6831      	ldr	r1, [r6, #0]
 8008a8e:	061f      	lsls	r7, r3, #24
 8008a90:	f851 5b04 	ldr.w	r5, [r1], #4
 8008a94:	d402      	bmi.n	8008a9c <_printf_i+0x188>
 8008a96:	065f      	lsls	r7, r3, #25
 8008a98:	bf48      	it	mi
 8008a9a:	b2ad      	uxthmi	r5, r5
 8008a9c:	6031      	str	r1, [r6, #0]
 8008a9e:	07d9      	lsls	r1, r3, #31
 8008aa0:	bf44      	itt	mi
 8008aa2:	f043 0320 	orrmi.w	r3, r3, #32
 8008aa6:	6023      	strmi	r3, [r4, #0]
 8008aa8:	b11d      	cbz	r5, 8008ab2 <_printf_i+0x19e>
 8008aaa:	2310      	movs	r3, #16
 8008aac:	e7ac      	b.n	8008a08 <_printf_i+0xf4>
 8008aae:	4827      	ldr	r0, [pc, #156]	@ (8008b4c <_printf_i+0x238>)
 8008ab0:	e7e9      	b.n	8008a86 <_printf_i+0x172>
 8008ab2:	6823      	ldr	r3, [r4, #0]
 8008ab4:	f023 0320 	bic.w	r3, r3, #32
 8008ab8:	6023      	str	r3, [r4, #0]
 8008aba:	e7f6      	b.n	8008aaa <_printf_i+0x196>
 8008abc:	4616      	mov	r6, r2
 8008abe:	e7bd      	b.n	8008a3c <_printf_i+0x128>
 8008ac0:	6833      	ldr	r3, [r6, #0]
 8008ac2:	6825      	ldr	r5, [r4, #0]
 8008ac4:	6961      	ldr	r1, [r4, #20]
 8008ac6:	1d18      	adds	r0, r3, #4
 8008ac8:	6030      	str	r0, [r6, #0]
 8008aca:	062e      	lsls	r6, r5, #24
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	d501      	bpl.n	8008ad4 <_printf_i+0x1c0>
 8008ad0:	6019      	str	r1, [r3, #0]
 8008ad2:	e002      	b.n	8008ada <_printf_i+0x1c6>
 8008ad4:	0668      	lsls	r0, r5, #25
 8008ad6:	d5fb      	bpl.n	8008ad0 <_printf_i+0x1bc>
 8008ad8:	8019      	strh	r1, [r3, #0]
 8008ada:	2300      	movs	r3, #0
 8008adc:	6123      	str	r3, [r4, #16]
 8008ade:	4616      	mov	r6, r2
 8008ae0:	e7bc      	b.n	8008a5c <_printf_i+0x148>
 8008ae2:	6833      	ldr	r3, [r6, #0]
 8008ae4:	1d1a      	adds	r2, r3, #4
 8008ae6:	6032      	str	r2, [r6, #0]
 8008ae8:	681e      	ldr	r6, [r3, #0]
 8008aea:	6862      	ldr	r2, [r4, #4]
 8008aec:	2100      	movs	r1, #0
 8008aee:	4630      	mov	r0, r6
 8008af0:	f7f7 fb96 	bl	8000220 <memchr>
 8008af4:	b108      	cbz	r0, 8008afa <_printf_i+0x1e6>
 8008af6:	1b80      	subs	r0, r0, r6
 8008af8:	6060      	str	r0, [r4, #4]
 8008afa:	6863      	ldr	r3, [r4, #4]
 8008afc:	6123      	str	r3, [r4, #16]
 8008afe:	2300      	movs	r3, #0
 8008b00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b04:	e7aa      	b.n	8008a5c <_printf_i+0x148>
 8008b06:	6923      	ldr	r3, [r4, #16]
 8008b08:	4632      	mov	r2, r6
 8008b0a:	4649      	mov	r1, r9
 8008b0c:	4640      	mov	r0, r8
 8008b0e:	47d0      	blx	sl
 8008b10:	3001      	adds	r0, #1
 8008b12:	d0ad      	beq.n	8008a70 <_printf_i+0x15c>
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	079b      	lsls	r3, r3, #30
 8008b18:	d413      	bmi.n	8008b42 <_printf_i+0x22e>
 8008b1a:	68e0      	ldr	r0, [r4, #12]
 8008b1c:	9b03      	ldr	r3, [sp, #12]
 8008b1e:	4298      	cmp	r0, r3
 8008b20:	bfb8      	it	lt
 8008b22:	4618      	movlt	r0, r3
 8008b24:	e7a6      	b.n	8008a74 <_printf_i+0x160>
 8008b26:	2301      	movs	r3, #1
 8008b28:	4632      	mov	r2, r6
 8008b2a:	4649      	mov	r1, r9
 8008b2c:	4640      	mov	r0, r8
 8008b2e:	47d0      	blx	sl
 8008b30:	3001      	adds	r0, #1
 8008b32:	d09d      	beq.n	8008a70 <_printf_i+0x15c>
 8008b34:	3501      	adds	r5, #1
 8008b36:	68e3      	ldr	r3, [r4, #12]
 8008b38:	9903      	ldr	r1, [sp, #12]
 8008b3a:	1a5b      	subs	r3, r3, r1
 8008b3c:	42ab      	cmp	r3, r5
 8008b3e:	dcf2      	bgt.n	8008b26 <_printf_i+0x212>
 8008b40:	e7eb      	b.n	8008b1a <_printf_i+0x206>
 8008b42:	2500      	movs	r5, #0
 8008b44:	f104 0619 	add.w	r6, r4, #25
 8008b48:	e7f5      	b.n	8008b36 <_printf_i+0x222>
 8008b4a:	bf00      	nop
 8008b4c:	0800cb4e 	.word	0x0800cb4e
 8008b50:	0800cb5f 	.word	0x0800cb5f

08008b54 <_scanf_float>:
 8008b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b58:	b087      	sub	sp, #28
 8008b5a:	4617      	mov	r7, r2
 8008b5c:	9303      	str	r3, [sp, #12]
 8008b5e:	688b      	ldr	r3, [r1, #8]
 8008b60:	1e5a      	subs	r2, r3, #1
 8008b62:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008b66:	bf81      	itttt	hi
 8008b68:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008b6c:	eb03 0b05 	addhi.w	fp, r3, r5
 8008b70:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008b74:	608b      	strhi	r3, [r1, #8]
 8008b76:	680b      	ldr	r3, [r1, #0]
 8008b78:	460a      	mov	r2, r1
 8008b7a:	f04f 0500 	mov.w	r5, #0
 8008b7e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008b82:	f842 3b1c 	str.w	r3, [r2], #28
 8008b86:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008b8a:	4680      	mov	r8, r0
 8008b8c:	460c      	mov	r4, r1
 8008b8e:	bf98      	it	ls
 8008b90:	f04f 0b00 	movls.w	fp, #0
 8008b94:	9201      	str	r2, [sp, #4]
 8008b96:	4616      	mov	r6, r2
 8008b98:	46aa      	mov	sl, r5
 8008b9a:	46a9      	mov	r9, r5
 8008b9c:	9502      	str	r5, [sp, #8]
 8008b9e:	68a2      	ldr	r2, [r4, #8]
 8008ba0:	b152      	cbz	r2, 8008bb8 <_scanf_float+0x64>
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	781b      	ldrb	r3, [r3, #0]
 8008ba6:	2b4e      	cmp	r3, #78	@ 0x4e
 8008ba8:	d864      	bhi.n	8008c74 <_scanf_float+0x120>
 8008baa:	2b40      	cmp	r3, #64	@ 0x40
 8008bac:	d83c      	bhi.n	8008c28 <_scanf_float+0xd4>
 8008bae:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008bb2:	b2c8      	uxtb	r0, r1
 8008bb4:	280e      	cmp	r0, #14
 8008bb6:	d93a      	bls.n	8008c2e <_scanf_float+0xda>
 8008bb8:	f1b9 0f00 	cmp.w	r9, #0
 8008bbc:	d003      	beq.n	8008bc6 <_scanf_float+0x72>
 8008bbe:	6823      	ldr	r3, [r4, #0]
 8008bc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008bc4:	6023      	str	r3, [r4, #0]
 8008bc6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008bca:	f1ba 0f01 	cmp.w	sl, #1
 8008bce:	f200 8117 	bhi.w	8008e00 <_scanf_float+0x2ac>
 8008bd2:	9b01      	ldr	r3, [sp, #4]
 8008bd4:	429e      	cmp	r6, r3
 8008bd6:	f200 8108 	bhi.w	8008dea <_scanf_float+0x296>
 8008bda:	2001      	movs	r0, #1
 8008bdc:	b007      	add	sp, #28
 8008bde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008be2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008be6:	2a0d      	cmp	r2, #13
 8008be8:	d8e6      	bhi.n	8008bb8 <_scanf_float+0x64>
 8008bea:	a101      	add	r1, pc, #4	@ (adr r1, 8008bf0 <_scanf_float+0x9c>)
 8008bec:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008bf0:	08008d37 	.word	0x08008d37
 8008bf4:	08008bb9 	.word	0x08008bb9
 8008bf8:	08008bb9 	.word	0x08008bb9
 8008bfc:	08008bb9 	.word	0x08008bb9
 8008c00:	08008d97 	.word	0x08008d97
 8008c04:	08008d6f 	.word	0x08008d6f
 8008c08:	08008bb9 	.word	0x08008bb9
 8008c0c:	08008bb9 	.word	0x08008bb9
 8008c10:	08008d45 	.word	0x08008d45
 8008c14:	08008bb9 	.word	0x08008bb9
 8008c18:	08008bb9 	.word	0x08008bb9
 8008c1c:	08008bb9 	.word	0x08008bb9
 8008c20:	08008bb9 	.word	0x08008bb9
 8008c24:	08008cfd 	.word	0x08008cfd
 8008c28:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008c2c:	e7db      	b.n	8008be6 <_scanf_float+0x92>
 8008c2e:	290e      	cmp	r1, #14
 8008c30:	d8c2      	bhi.n	8008bb8 <_scanf_float+0x64>
 8008c32:	a001      	add	r0, pc, #4	@ (adr r0, 8008c38 <_scanf_float+0xe4>)
 8008c34:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008c38:	08008ced 	.word	0x08008ced
 8008c3c:	08008bb9 	.word	0x08008bb9
 8008c40:	08008ced 	.word	0x08008ced
 8008c44:	08008d83 	.word	0x08008d83
 8008c48:	08008bb9 	.word	0x08008bb9
 8008c4c:	08008c95 	.word	0x08008c95
 8008c50:	08008cd3 	.word	0x08008cd3
 8008c54:	08008cd3 	.word	0x08008cd3
 8008c58:	08008cd3 	.word	0x08008cd3
 8008c5c:	08008cd3 	.word	0x08008cd3
 8008c60:	08008cd3 	.word	0x08008cd3
 8008c64:	08008cd3 	.word	0x08008cd3
 8008c68:	08008cd3 	.word	0x08008cd3
 8008c6c:	08008cd3 	.word	0x08008cd3
 8008c70:	08008cd3 	.word	0x08008cd3
 8008c74:	2b6e      	cmp	r3, #110	@ 0x6e
 8008c76:	d809      	bhi.n	8008c8c <_scanf_float+0x138>
 8008c78:	2b60      	cmp	r3, #96	@ 0x60
 8008c7a:	d8b2      	bhi.n	8008be2 <_scanf_float+0x8e>
 8008c7c:	2b54      	cmp	r3, #84	@ 0x54
 8008c7e:	d07b      	beq.n	8008d78 <_scanf_float+0x224>
 8008c80:	2b59      	cmp	r3, #89	@ 0x59
 8008c82:	d199      	bne.n	8008bb8 <_scanf_float+0x64>
 8008c84:	2d07      	cmp	r5, #7
 8008c86:	d197      	bne.n	8008bb8 <_scanf_float+0x64>
 8008c88:	2508      	movs	r5, #8
 8008c8a:	e02c      	b.n	8008ce6 <_scanf_float+0x192>
 8008c8c:	2b74      	cmp	r3, #116	@ 0x74
 8008c8e:	d073      	beq.n	8008d78 <_scanf_float+0x224>
 8008c90:	2b79      	cmp	r3, #121	@ 0x79
 8008c92:	e7f6      	b.n	8008c82 <_scanf_float+0x12e>
 8008c94:	6821      	ldr	r1, [r4, #0]
 8008c96:	05c8      	lsls	r0, r1, #23
 8008c98:	d51b      	bpl.n	8008cd2 <_scanf_float+0x17e>
 8008c9a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008c9e:	6021      	str	r1, [r4, #0]
 8008ca0:	f109 0901 	add.w	r9, r9, #1
 8008ca4:	f1bb 0f00 	cmp.w	fp, #0
 8008ca8:	d003      	beq.n	8008cb2 <_scanf_float+0x15e>
 8008caa:	3201      	adds	r2, #1
 8008cac:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8008cb0:	60a2      	str	r2, [r4, #8]
 8008cb2:	68a3      	ldr	r3, [r4, #8]
 8008cb4:	3b01      	subs	r3, #1
 8008cb6:	60a3      	str	r3, [r4, #8]
 8008cb8:	6923      	ldr	r3, [r4, #16]
 8008cba:	3301      	adds	r3, #1
 8008cbc:	6123      	str	r3, [r4, #16]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	3b01      	subs	r3, #1
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	607b      	str	r3, [r7, #4]
 8008cc6:	f340 8087 	ble.w	8008dd8 <_scanf_float+0x284>
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	3301      	adds	r3, #1
 8008cce:	603b      	str	r3, [r7, #0]
 8008cd0:	e765      	b.n	8008b9e <_scanf_float+0x4a>
 8008cd2:	eb1a 0105 	adds.w	r1, sl, r5
 8008cd6:	f47f af6f 	bne.w	8008bb8 <_scanf_float+0x64>
 8008cda:	6822      	ldr	r2, [r4, #0]
 8008cdc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008ce0:	6022      	str	r2, [r4, #0]
 8008ce2:	460d      	mov	r5, r1
 8008ce4:	468a      	mov	sl, r1
 8008ce6:	f806 3b01 	strb.w	r3, [r6], #1
 8008cea:	e7e2      	b.n	8008cb2 <_scanf_float+0x15e>
 8008cec:	6822      	ldr	r2, [r4, #0]
 8008cee:	0610      	lsls	r0, r2, #24
 8008cf0:	f57f af62 	bpl.w	8008bb8 <_scanf_float+0x64>
 8008cf4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008cf8:	6022      	str	r2, [r4, #0]
 8008cfa:	e7f4      	b.n	8008ce6 <_scanf_float+0x192>
 8008cfc:	f1ba 0f00 	cmp.w	sl, #0
 8008d00:	d10e      	bne.n	8008d20 <_scanf_float+0x1cc>
 8008d02:	f1b9 0f00 	cmp.w	r9, #0
 8008d06:	d10e      	bne.n	8008d26 <_scanf_float+0x1d2>
 8008d08:	6822      	ldr	r2, [r4, #0]
 8008d0a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008d0e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008d12:	d108      	bne.n	8008d26 <_scanf_float+0x1d2>
 8008d14:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008d18:	6022      	str	r2, [r4, #0]
 8008d1a:	f04f 0a01 	mov.w	sl, #1
 8008d1e:	e7e2      	b.n	8008ce6 <_scanf_float+0x192>
 8008d20:	f1ba 0f02 	cmp.w	sl, #2
 8008d24:	d055      	beq.n	8008dd2 <_scanf_float+0x27e>
 8008d26:	2d01      	cmp	r5, #1
 8008d28:	d002      	beq.n	8008d30 <_scanf_float+0x1dc>
 8008d2a:	2d04      	cmp	r5, #4
 8008d2c:	f47f af44 	bne.w	8008bb8 <_scanf_float+0x64>
 8008d30:	3501      	adds	r5, #1
 8008d32:	b2ed      	uxtb	r5, r5
 8008d34:	e7d7      	b.n	8008ce6 <_scanf_float+0x192>
 8008d36:	f1ba 0f01 	cmp.w	sl, #1
 8008d3a:	f47f af3d 	bne.w	8008bb8 <_scanf_float+0x64>
 8008d3e:	f04f 0a02 	mov.w	sl, #2
 8008d42:	e7d0      	b.n	8008ce6 <_scanf_float+0x192>
 8008d44:	b97d      	cbnz	r5, 8008d66 <_scanf_float+0x212>
 8008d46:	f1b9 0f00 	cmp.w	r9, #0
 8008d4a:	f47f af38 	bne.w	8008bbe <_scanf_float+0x6a>
 8008d4e:	6822      	ldr	r2, [r4, #0]
 8008d50:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008d54:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008d58:	f040 8108 	bne.w	8008f6c <_scanf_float+0x418>
 8008d5c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008d60:	6022      	str	r2, [r4, #0]
 8008d62:	2501      	movs	r5, #1
 8008d64:	e7bf      	b.n	8008ce6 <_scanf_float+0x192>
 8008d66:	2d03      	cmp	r5, #3
 8008d68:	d0e2      	beq.n	8008d30 <_scanf_float+0x1dc>
 8008d6a:	2d05      	cmp	r5, #5
 8008d6c:	e7de      	b.n	8008d2c <_scanf_float+0x1d8>
 8008d6e:	2d02      	cmp	r5, #2
 8008d70:	f47f af22 	bne.w	8008bb8 <_scanf_float+0x64>
 8008d74:	2503      	movs	r5, #3
 8008d76:	e7b6      	b.n	8008ce6 <_scanf_float+0x192>
 8008d78:	2d06      	cmp	r5, #6
 8008d7a:	f47f af1d 	bne.w	8008bb8 <_scanf_float+0x64>
 8008d7e:	2507      	movs	r5, #7
 8008d80:	e7b1      	b.n	8008ce6 <_scanf_float+0x192>
 8008d82:	6822      	ldr	r2, [r4, #0]
 8008d84:	0591      	lsls	r1, r2, #22
 8008d86:	f57f af17 	bpl.w	8008bb8 <_scanf_float+0x64>
 8008d8a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008d8e:	6022      	str	r2, [r4, #0]
 8008d90:	f8cd 9008 	str.w	r9, [sp, #8]
 8008d94:	e7a7      	b.n	8008ce6 <_scanf_float+0x192>
 8008d96:	6822      	ldr	r2, [r4, #0]
 8008d98:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008d9c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008da0:	d006      	beq.n	8008db0 <_scanf_float+0x25c>
 8008da2:	0550      	lsls	r0, r2, #21
 8008da4:	f57f af08 	bpl.w	8008bb8 <_scanf_float+0x64>
 8008da8:	f1b9 0f00 	cmp.w	r9, #0
 8008dac:	f000 80de 	beq.w	8008f6c <_scanf_float+0x418>
 8008db0:	0591      	lsls	r1, r2, #22
 8008db2:	bf58      	it	pl
 8008db4:	9902      	ldrpl	r1, [sp, #8]
 8008db6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008dba:	bf58      	it	pl
 8008dbc:	eba9 0101 	subpl.w	r1, r9, r1
 8008dc0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008dc4:	bf58      	it	pl
 8008dc6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008dca:	6022      	str	r2, [r4, #0]
 8008dcc:	f04f 0900 	mov.w	r9, #0
 8008dd0:	e789      	b.n	8008ce6 <_scanf_float+0x192>
 8008dd2:	f04f 0a03 	mov.w	sl, #3
 8008dd6:	e786      	b.n	8008ce6 <_scanf_float+0x192>
 8008dd8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008ddc:	4639      	mov	r1, r7
 8008dde:	4640      	mov	r0, r8
 8008de0:	4798      	blx	r3
 8008de2:	2800      	cmp	r0, #0
 8008de4:	f43f aedb 	beq.w	8008b9e <_scanf_float+0x4a>
 8008de8:	e6e6      	b.n	8008bb8 <_scanf_float+0x64>
 8008dea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008dee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008df2:	463a      	mov	r2, r7
 8008df4:	4640      	mov	r0, r8
 8008df6:	4798      	blx	r3
 8008df8:	6923      	ldr	r3, [r4, #16]
 8008dfa:	3b01      	subs	r3, #1
 8008dfc:	6123      	str	r3, [r4, #16]
 8008dfe:	e6e8      	b.n	8008bd2 <_scanf_float+0x7e>
 8008e00:	1e6b      	subs	r3, r5, #1
 8008e02:	2b06      	cmp	r3, #6
 8008e04:	d824      	bhi.n	8008e50 <_scanf_float+0x2fc>
 8008e06:	2d02      	cmp	r5, #2
 8008e08:	d836      	bhi.n	8008e78 <_scanf_float+0x324>
 8008e0a:	9b01      	ldr	r3, [sp, #4]
 8008e0c:	429e      	cmp	r6, r3
 8008e0e:	f67f aee4 	bls.w	8008bda <_scanf_float+0x86>
 8008e12:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e1a:	463a      	mov	r2, r7
 8008e1c:	4640      	mov	r0, r8
 8008e1e:	4798      	blx	r3
 8008e20:	6923      	ldr	r3, [r4, #16]
 8008e22:	3b01      	subs	r3, #1
 8008e24:	6123      	str	r3, [r4, #16]
 8008e26:	e7f0      	b.n	8008e0a <_scanf_float+0x2b6>
 8008e28:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e2c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008e30:	463a      	mov	r2, r7
 8008e32:	4640      	mov	r0, r8
 8008e34:	4798      	blx	r3
 8008e36:	6923      	ldr	r3, [r4, #16]
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	6123      	str	r3, [r4, #16]
 8008e3c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008e40:	fa5f fa8a 	uxtb.w	sl, sl
 8008e44:	f1ba 0f02 	cmp.w	sl, #2
 8008e48:	d1ee      	bne.n	8008e28 <_scanf_float+0x2d4>
 8008e4a:	3d03      	subs	r5, #3
 8008e4c:	b2ed      	uxtb	r5, r5
 8008e4e:	1b76      	subs	r6, r6, r5
 8008e50:	6823      	ldr	r3, [r4, #0]
 8008e52:	05da      	lsls	r2, r3, #23
 8008e54:	d530      	bpl.n	8008eb8 <_scanf_float+0x364>
 8008e56:	055b      	lsls	r3, r3, #21
 8008e58:	d511      	bpl.n	8008e7e <_scanf_float+0x32a>
 8008e5a:	9b01      	ldr	r3, [sp, #4]
 8008e5c:	429e      	cmp	r6, r3
 8008e5e:	f67f aebc 	bls.w	8008bda <_scanf_float+0x86>
 8008e62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e66:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008e6a:	463a      	mov	r2, r7
 8008e6c:	4640      	mov	r0, r8
 8008e6e:	4798      	blx	r3
 8008e70:	6923      	ldr	r3, [r4, #16]
 8008e72:	3b01      	subs	r3, #1
 8008e74:	6123      	str	r3, [r4, #16]
 8008e76:	e7f0      	b.n	8008e5a <_scanf_float+0x306>
 8008e78:	46aa      	mov	sl, r5
 8008e7a:	46b3      	mov	fp, r6
 8008e7c:	e7de      	b.n	8008e3c <_scanf_float+0x2e8>
 8008e7e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008e82:	6923      	ldr	r3, [r4, #16]
 8008e84:	2965      	cmp	r1, #101	@ 0x65
 8008e86:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8008e8a:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8008e8e:	6123      	str	r3, [r4, #16]
 8008e90:	d00c      	beq.n	8008eac <_scanf_float+0x358>
 8008e92:	2945      	cmp	r1, #69	@ 0x45
 8008e94:	d00a      	beq.n	8008eac <_scanf_float+0x358>
 8008e96:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e9a:	463a      	mov	r2, r7
 8008e9c:	4640      	mov	r0, r8
 8008e9e:	4798      	blx	r3
 8008ea0:	6923      	ldr	r3, [r4, #16]
 8008ea2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008ea6:	3b01      	subs	r3, #1
 8008ea8:	1eb5      	subs	r5, r6, #2
 8008eaa:	6123      	str	r3, [r4, #16]
 8008eac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008eb0:	463a      	mov	r2, r7
 8008eb2:	4640      	mov	r0, r8
 8008eb4:	4798      	blx	r3
 8008eb6:	462e      	mov	r6, r5
 8008eb8:	6822      	ldr	r2, [r4, #0]
 8008eba:	f012 0210 	ands.w	r2, r2, #16
 8008ebe:	d001      	beq.n	8008ec4 <_scanf_float+0x370>
 8008ec0:	2000      	movs	r0, #0
 8008ec2:	e68b      	b.n	8008bdc <_scanf_float+0x88>
 8008ec4:	7032      	strb	r2, [r6, #0]
 8008ec6:	6823      	ldr	r3, [r4, #0]
 8008ec8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ed0:	d11c      	bne.n	8008f0c <_scanf_float+0x3b8>
 8008ed2:	9b02      	ldr	r3, [sp, #8]
 8008ed4:	454b      	cmp	r3, r9
 8008ed6:	eba3 0209 	sub.w	r2, r3, r9
 8008eda:	d123      	bne.n	8008f24 <_scanf_float+0x3d0>
 8008edc:	9901      	ldr	r1, [sp, #4]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	4640      	mov	r0, r8
 8008ee2:	f002 fce9 	bl	800b8b8 <_strtod_r>
 8008ee6:	9b03      	ldr	r3, [sp, #12]
 8008ee8:	6821      	ldr	r1, [r4, #0]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f011 0f02 	tst.w	r1, #2
 8008ef0:	ec57 6b10 	vmov	r6, r7, d0
 8008ef4:	f103 0204 	add.w	r2, r3, #4
 8008ef8:	d01f      	beq.n	8008f3a <_scanf_float+0x3e6>
 8008efa:	9903      	ldr	r1, [sp, #12]
 8008efc:	600a      	str	r2, [r1, #0]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	e9c3 6700 	strd	r6, r7, [r3]
 8008f04:	68e3      	ldr	r3, [r4, #12]
 8008f06:	3301      	adds	r3, #1
 8008f08:	60e3      	str	r3, [r4, #12]
 8008f0a:	e7d9      	b.n	8008ec0 <_scanf_float+0x36c>
 8008f0c:	9b04      	ldr	r3, [sp, #16]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d0e4      	beq.n	8008edc <_scanf_float+0x388>
 8008f12:	9905      	ldr	r1, [sp, #20]
 8008f14:	230a      	movs	r3, #10
 8008f16:	3101      	adds	r1, #1
 8008f18:	4640      	mov	r0, r8
 8008f1a:	f002 fd4d 	bl	800b9b8 <_strtol_r>
 8008f1e:	9b04      	ldr	r3, [sp, #16]
 8008f20:	9e05      	ldr	r6, [sp, #20]
 8008f22:	1ac2      	subs	r2, r0, r3
 8008f24:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008f28:	429e      	cmp	r6, r3
 8008f2a:	bf28      	it	cs
 8008f2c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008f30:	4910      	ldr	r1, [pc, #64]	@ (8008f74 <_scanf_float+0x420>)
 8008f32:	4630      	mov	r0, r6
 8008f34:	f000 f942 	bl	80091bc <siprintf>
 8008f38:	e7d0      	b.n	8008edc <_scanf_float+0x388>
 8008f3a:	f011 0f04 	tst.w	r1, #4
 8008f3e:	9903      	ldr	r1, [sp, #12]
 8008f40:	600a      	str	r2, [r1, #0]
 8008f42:	d1dc      	bne.n	8008efe <_scanf_float+0x3aa>
 8008f44:	681d      	ldr	r5, [r3, #0]
 8008f46:	4632      	mov	r2, r6
 8008f48:	463b      	mov	r3, r7
 8008f4a:	4630      	mov	r0, r6
 8008f4c:	4639      	mov	r1, r7
 8008f4e:	f7f7 fe15 	bl	8000b7c <__aeabi_dcmpun>
 8008f52:	b128      	cbz	r0, 8008f60 <_scanf_float+0x40c>
 8008f54:	4808      	ldr	r0, [pc, #32]	@ (8008f78 <_scanf_float+0x424>)
 8008f56:	f000 faa9 	bl	80094ac <nanf>
 8008f5a:	ed85 0a00 	vstr	s0, [r5]
 8008f5e:	e7d1      	b.n	8008f04 <_scanf_float+0x3b0>
 8008f60:	4630      	mov	r0, r6
 8008f62:	4639      	mov	r1, r7
 8008f64:	f7f7 fe68 	bl	8000c38 <__aeabi_d2f>
 8008f68:	6028      	str	r0, [r5, #0]
 8008f6a:	e7cb      	b.n	8008f04 <_scanf_float+0x3b0>
 8008f6c:	f04f 0900 	mov.w	r9, #0
 8008f70:	e629      	b.n	8008bc6 <_scanf_float+0x72>
 8008f72:	bf00      	nop
 8008f74:	0800cb70 	.word	0x0800cb70
 8008f78:	0800cf05 	.word	0x0800cf05

08008f7c <std>:
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	b510      	push	{r4, lr}
 8008f80:	4604      	mov	r4, r0
 8008f82:	e9c0 3300 	strd	r3, r3, [r0]
 8008f86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f8a:	6083      	str	r3, [r0, #8]
 8008f8c:	8181      	strh	r1, [r0, #12]
 8008f8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008f90:	81c2      	strh	r2, [r0, #14]
 8008f92:	6183      	str	r3, [r0, #24]
 8008f94:	4619      	mov	r1, r3
 8008f96:	2208      	movs	r2, #8
 8008f98:	305c      	adds	r0, #92	@ 0x5c
 8008f9a:	f000 fa07 	bl	80093ac <memset>
 8008f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8008fd4 <std+0x58>)
 8008fa0:	6263      	str	r3, [r4, #36]	@ 0x24
 8008fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8008fd8 <std+0x5c>)
 8008fa4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8008fdc <std+0x60>)
 8008fa8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008faa:	4b0d      	ldr	r3, [pc, #52]	@ (8008fe0 <std+0x64>)
 8008fac:	6323      	str	r3, [r4, #48]	@ 0x30
 8008fae:	4b0d      	ldr	r3, [pc, #52]	@ (8008fe4 <std+0x68>)
 8008fb0:	6224      	str	r4, [r4, #32]
 8008fb2:	429c      	cmp	r4, r3
 8008fb4:	d006      	beq.n	8008fc4 <std+0x48>
 8008fb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008fba:	4294      	cmp	r4, r2
 8008fbc:	d002      	beq.n	8008fc4 <std+0x48>
 8008fbe:	33d0      	adds	r3, #208	@ 0xd0
 8008fc0:	429c      	cmp	r4, r3
 8008fc2:	d105      	bne.n	8008fd0 <std+0x54>
 8008fc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fcc:	f000 ba6a 	b.w	80094a4 <__retarget_lock_init_recursive>
 8008fd0:	bd10      	pop	{r4, pc}
 8008fd2:	bf00      	nop
 8008fd4:	080091fd 	.word	0x080091fd
 8008fd8:	0800921f 	.word	0x0800921f
 8008fdc:	08009257 	.word	0x08009257
 8008fe0:	0800927b 	.word	0x0800927b
 8008fe4:	20000548 	.word	0x20000548

08008fe8 <stdio_exit_handler>:
 8008fe8:	4a02      	ldr	r2, [pc, #8]	@ (8008ff4 <stdio_exit_handler+0xc>)
 8008fea:	4903      	ldr	r1, [pc, #12]	@ (8008ff8 <stdio_exit_handler+0x10>)
 8008fec:	4803      	ldr	r0, [pc, #12]	@ (8008ffc <stdio_exit_handler+0x14>)
 8008fee:	f000 b869 	b.w	80090c4 <_fwalk_sglue>
 8008ff2:	bf00      	nop
 8008ff4:	2000000c 	.word	0x2000000c
 8008ff8:	0800bff9 	.word	0x0800bff9
 8008ffc:	2000001c 	.word	0x2000001c

08009000 <cleanup_stdio>:
 8009000:	6841      	ldr	r1, [r0, #4]
 8009002:	4b0c      	ldr	r3, [pc, #48]	@ (8009034 <cleanup_stdio+0x34>)
 8009004:	4299      	cmp	r1, r3
 8009006:	b510      	push	{r4, lr}
 8009008:	4604      	mov	r4, r0
 800900a:	d001      	beq.n	8009010 <cleanup_stdio+0x10>
 800900c:	f002 fff4 	bl	800bff8 <_fflush_r>
 8009010:	68a1      	ldr	r1, [r4, #8]
 8009012:	4b09      	ldr	r3, [pc, #36]	@ (8009038 <cleanup_stdio+0x38>)
 8009014:	4299      	cmp	r1, r3
 8009016:	d002      	beq.n	800901e <cleanup_stdio+0x1e>
 8009018:	4620      	mov	r0, r4
 800901a:	f002 ffed 	bl	800bff8 <_fflush_r>
 800901e:	68e1      	ldr	r1, [r4, #12]
 8009020:	4b06      	ldr	r3, [pc, #24]	@ (800903c <cleanup_stdio+0x3c>)
 8009022:	4299      	cmp	r1, r3
 8009024:	d004      	beq.n	8009030 <cleanup_stdio+0x30>
 8009026:	4620      	mov	r0, r4
 8009028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800902c:	f002 bfe4 	b.w	800bff8 <_fflush_r>
 8009030:	bd10      	pop	{r4, pc}
 8009032:	bf00      	nop
 8009034:	20000548 	.word	0x20000548
 8009038:	200005b0 	.word	0x200005b0
 800903c:	20000618 	.word	0x20000618

08009040 <global_stdio_init.part.0>:
 8009040:	b510      	push	{r4, lr}
 8009042:	4b0b      	ldr	r3, [pc, #44]	@ (8009070 <global_stdio_init.part.0+0x30>)
 8009044:	4c0b      	ldr	r4, [pc, #44]	@ (8009074 <global_stdio_init.part.0+0x34>)
 8009046:	4a0c      	ldr	r2, [pc, #48]	@ (8009078 <global_stdio_init.part.0+0x38>)
 8009048:	601a      	str	r2, [r3, #0]
 800904a:	4620      	mov	r0, r4
 800904c:	2200      	movs	r2, #0
 800904e:	2104      	movs	r1, #4
 8009050:	f7ff ff94 	bl	8008f7c <std>
 8009054:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009058:	2201      	movs	r2, #1
 800905a:	2109      	movs	r1, #9
 800905c:	f7ff ff8e 	bl	8008f7c <std>
 8009060:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009064:	2202      	movs	r2, #2
 8009066:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800906a:	2112      	movs	r1, #18
 800906c:	f7ff bf86 	b.w	8008f7c <std>
 8009070:	20000680 	.word	0x20000680
 8009074:	20000548 	.word	0x20000548
 8009078:	08008fe9 	.word	0x08008fe9

0800907c <__sfp_lock_acquire>:
 800907c:	4801      	ldr	r0, [pc, #4]	@ (8009084 <__sfp_lock_acquire+0x8>)
 800907e:	f000 ba12 	b.w	80094a6 <__retarget_lock_acquire_recursive>
 8009082:	bf00      	nop
 8009084:	20000689 	.word	0x20000689

08009088 <__sfp_lock_release>:
 8009088:	4801      	ldr	r0, [pc, #4]	@ (8009090 <__sfp_lock_release+0x8>)
 800908a:	f000 ba0d 	b.w	80094a8 <__retarget_lock_release_recursive>
 800908e:	bf00      	nop
 8009090:	20000689 	.word	0x20000689

08009094 <__sinit>:
 8009094:	b510      	push	{r4, lr}
 8009096:	4604      	mov	r4, r0
 8009098:	f7ff fff0 	bl	800907c <__sfp_lock_acquire>
 800909c:	6a23      	ldr	r3, [r4, #32]
 800909e:	b11b      	cbz	r3, 80090a8 <__sinit+0x14>
 80090a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090a4:	f7ff bff0 	b.w	8009088 <__sfp_lock_release>
 80090a8:	4b04      	ldr	r3, [pc, #16]	@ (80090bc <__sinit+0x28>)
 80090aa:	6223      	str	r3, [r4, #32]
 80090ac:	4b04      	ldr	r3, [pc, #16]	@ (80090c0 <__sinit+0x2c>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d1f5      	bne.n	80090a0 <__sinit+0xc>
 80090b4:	f7ff ffc4 	bl	8009040 <global_stdio_init.part.0>
 80090b8:	e7f2      	b.n	80090a0 <__sinit+0xc>
 80090ba:	bf00      	nop
 80090bc:	08009001 	.word	0x08009001
 80090c0:	20000680 	.word	0x20000680

080090c4 <_fwalk_sglue>:
 80090c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090c8:	4607      	mov	r7, r0
 80090ca:	4688      	mov	r8, r1
 80090cc:	4614      	mov	r4, r2
 80090ce:	2600      	movs	r6, #0
 80090d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80090d4:	f1b9 0901 	subs.w	r9, r9, #1
 80090d8:	d505      	bpl.n	80090e6 <_fwalk_sglue+0x22>
 80090da:	6824      	ldr	r4, [r4, #0]
 80090dc:	2c00      	cmp	r4, #0
 80090de:	d1f7      	bne.n	80090d0 <_fwalk_sglue+0xc>
 80090e0:	4630      	mov	r0, r6
 80090e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090e6:	89ab      	ldrh	r3, [r5, #12]
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d907      	bls.n	80090fc <_fwalk_sglue+0x38>
 80090ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80090f0:	3301      	adds	r3, #1
 80090f2:	d003      	beq.n	80090fc <_fwalk_sglue+0x38>
 80090f4:	4629      	mov	r1, r5
 80090f6:	4638      	mov	r0, r7
 80090f8:	47c0      	blx	r8
 80090fa:	4306      	orrs	r6, r0
 80090fc:	3568      	adds	r5, #104	@ 0x68
 80090fe:	e7e9      	b.n	80090d4 <_fwalk_sglue+0x10>

08009100 <_puts_r>:
 8009100:	6a03      	ldr	r3, [r0, #32]
 8009102:	b570      	push	{r4, r5, r6, lr}
 8009104:	6884      	ldr	r4, [r0, #8]
 8009106:	4605      	mov	r5, r0
 8009108:	460e      	mov	r6, r1
 800910a:	b90b      	cbnz	r3, 8009110 <_puts_r+0x10>
 800910c:	f7ff ffc2 	bl	8009094 <__sinit>
 8009110:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009112:	07db      	lsls	r3, r3, #31
 8009114:	d405      	bmi.n	8009122 <_puts_r+0x22>
 8009116:	89a3      	ldrh	r3, [r4, #12]
 8009118:	0598      	lsls	r0, r3, #22
 800911a:	d402      	bmi.n	8009122 <_puts_r+0x22>
 800911c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800911e:	f000 f9c2 	bl	80094a6 <__retarget_lock_acquire_recursive>
 8009122:	89a3      	ldrh	r3, [r4, #12]
 8009124:	0719      	lsls	r1, r3, #28
 8009126:	d502      	bpl.n	800912e <_puts_r+0x2e>
 8009128:	6923      	ldr	r3, [r4, #16]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d135      	bne.n	800919a <_puts_r+0x9a>
 800912e:	4621      	mov	r1, r4
 8009130:	4628      	mov	r0, r5
 8009132:	f000 f8e5 	bl	8009300 <__swsetup_r>
 8009136:	b380      	cbz	r0, 800919a <_puts_r+0x9a>
 8009138:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800913c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800913e:	07da      	lsls	r2, r3, #31
 8009140:	d405      	bmi.n	800914e <_puts_r+0x4e>
 8009142:	89a3      	ldrh	r3, [r4, #12]
 8009144:	059b      	lsls	r3, r3, #22
 8009146:	d402      	bmi.n	800914e <_puts_r+0x4e>
 8009148:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800914a:	f000 f9ad 	bl	80094a8 <__retarget_lock_release_recursive>
 800914e:	4628      	mov	r0, r5
 8009150:	bd70      	pop	{r4, r5, r6, pc}
 8009152:	2b00      	cmp	r3, #0
 8009154:	da04      	bge.n	8009160 <_puts_r+0x60>
 8009156:	69a2      	ldr	r2, [r4, #24]
 8009158:	429a      	cmp	r2, r3
 800915a:	dc17      	bgt.n	800918c <_puts_r+0x8c>
 800915c:	290a      	cmp	r1, #10
 800915e:	d015      	beq.n	800918c <_puts_r+0x8c>
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	1c5a      	adds	r2, r3, #1
 8009164:	6022      	str	r2, [r4, #0]
 8009166:	7019      	strb	r1, [r3, #0]
 8009168:	68a3      	ldr	r3, [r4, #8]
 800916a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800916e:	3b01      	subs	r3, #1
 8009170:	60a3      	str	r3, [r4, #8]
 8009172:	2900      	cmp	r1, #0
 8009174:	d1ed      	bne.n	8009152 <_puts_r+0x52>
 8009176:	2b00      	cmp	r3, #0
 8009178:	da11      	bge.n	800919e <_puts_r+0x9e>
 800917a:	4622      	mov	r2, r4
 800917c:	210a      	movs	r1, #10
 800917e:	4628      	mov	r0, r5
 8009180:	f000 f87f 	bl	8009282 <__swbuf_r>
 8009184:	3001      	adds	r0, #1
 8009186:	d0d7      	beq.n	8009138 <_puts_r+0x38>
 8009188:	250a      	movs	r5, #10
 800918a:	e7d7      	b.n	800913c <_puts_r+0x3c>
 800918c:	4622      	mov	r2, r4
 800918e:	4628      	mov	r0, r5
 8009190:	f000 f877 	bl	8009282 <__swbuf_r>
 8009194:	3001      	adds	r0, #1
 8009196:	d1e7      	bne.n	8009168 <_puts_r+0x68>
 8009198:	e7ce      	b.n	8009138 <_puts_r+0x38>
 800919a:	3e01      	subs	r6, #1
 800919c:	e7e4      	b.n	8009168 <_puts_r+0x68>
 800919e:	6823      	ldr	r3, [r4, #0]
 80091a0:	1c5a      	adds	r2, r3, #1
 80091a2:	6022      	str	r2, [r4, #0]
 80091a4:	220a      	movs	r2, #10
 80091a6:	701a      	strb	r2, [r3, #0]
 80091a8:	e7ee      	b.n	8009188 <_puts_r+0x88>
	...

080091ac <puts>:
 80091ac:	4b02      	ldr	r3, [pc, #8]	@ (80091b8 <puts+0xc>)
 80091ae:	4601      	mov	r1, r0
 80091b0:	6818      	ldr	r0, [r3, #0]
 80091b2:	f7ff bfa5 	b.w	8009100 <_puts_r>
 80091b6:	bf00      	nop
 80091b8:	20000018 	.word	0x20000018

080091bc <siprintf>:
 80091bc:	b40e      	push	{r1, r2, r3}
 80091be:	b500      	push	{lr}
 80091c0:	b09c      	sub	sp, #112	@ 0x70
 80091c2:	ab1d      	add	r3, sp, #116	@ 0x74
 80091c4:	9002      	str	r0, [sp, #8]
 80091c6:	9006      	str	r0, [sp, #24]
 80091c8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80091cc:	4809      	ldr	r0, [pc, #36]	@ (80091f4 <siprintf+0x38>)
 80091ce:	9107      	str	r1, [sp, #28]
 80091d0:	9104      	str	r1, [sp, #16]
 80091d2:	4909      	ldr	r1, [pc, #36]	@ (80091f8 <siprintf+0x3c>)
 80091d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80091d8:	9105      	str	r1, [sp, #20]
 80091da:	6800      	ldr	r0, [r0, #0]
 80091dc:	9301      	str	r3, [sp, #4]
 80091de:	a902      	add	r1, sp, #8
 80091e0:	f002 fc48 	bl	800ba74 <_svfiprintf_r>
 80091e4:	9b02      	ldr	r3, [sp, #8]
 80091e6:	2200      	movs	r2, #0
 80091e8:	701a      	strb	r2, [r3, #0]
 80091ea:	b01c      	add	sp, #112	@ 0x70
 80091ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80091f0:	b003      	add	sp, #12
 80091f2:	4770      	bx	lr
 80091f4:	20000018 	.word	0x20000018
 80091f8:	ffff0208 	.word	0xffff0208

080091fc <__sread>:
 80091fc:	b510      	push	{r4, lr}
 80091fe:	460c      	mov	r4, r1
 8009200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009204:	f000 f900 	bl	8009408 <_read_r>
 8009208:	2800      	cmp	r0, #0
 800920a:	bfab      	itete	ge
 800920c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800920e:	89a3      	ldrhlt	r3, [r4, #12]
 8009210:	181b      	addge	r3, r3, r0
 8009212:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009216:	bfac      	ite	ge
 8009218:	6563      	strge	r3, [r4, #84]	@ 0x54
 800921a:	81a3      	strhlt	r3, [r4, #12]
 800921c:	bd10      	pop	{r4, pc}

0800921e <__swrite>:
 800921e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009222:	461f      	mov	r7, r3
 8009224:	898b      	ldrh	r3, [r1, #12]
 8009226:	05db      	lsls	r3, r3, #23
 8009228:	4605      	mov	r5, r0
 800922a:	460c      	mov	r4, r1
 800922c:	4616      	mov	r6, r2
 800922e:	d505      	bpl.n	800923c <__swrite+0x1e>
 8009230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009234:	2302      	movs	r3, #2
 8009236:	2200      	movs	r2, #0
 8009238:	f000 f8d4 	bl	80093e4 <_lseek_r>
 800923c:	89a3      	ldrh	r3, [r4, #12]
 800923e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009242:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009246:	81a3      	strh	r3, [r4, #12]
 8009248:	4632      	mov	r2, r6
 800924a:	463b      	mov	r3, r7
 800924c:	4628      	mov	r0, r5
 800924e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009252:	f000 b8eb 	b.w	800942c <_write_r>

08009256 <__sseek>:
 8009256:	b510      	push	{r4, lr}
 8009258:	460c      	mov	r4, r1
 800925a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800925e:	f000 f8c1 	bl	80093e4 <_lseek_r>
 8009262:	1c43      	adds	r3, r0, #1
 8009264:	89a3      	ldrh	r3, [r4, #12]
 8009266:	bf15      	itete	ne
 8009268:	6560      	strne	r0, [r4, #84]	@ 0x54
 800926a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800926e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009272:	81a3      	strheq	r3, [r4, #12]
 8009274:	bf18      	it	ne
 8009276:	81a3      	strhne	r3, [r4, #12]
 8009278:	bd10      	pop	{r4, pc}

0800927a <__sclose>:
 800927a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800927e:	f000 b8a1 	b.w	80093c4 <_close_r>

08009282 <__swbuf_r>:
 8009282:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009284:	460e      	mov	r6, r1
 8009286:	4614      	mov	r4, r2
 8009288:	4605      	mov	r5, r0
 800928a:	b118      	cbz	r0, 8009294 <__swbuf_r+0x12>
 800928c:	6a03      	ldr	r3, [r0, #32]
 800928e:	b90b      	cbnz	r3, 8009294 <__swbuf_r+0x12>
 8009290:	f7ff ff00 	bl	8009094 <__sinit>
 8009294:	69a3      	ldr	r3, [r4, #24]
 8009296:	60a3      	str	r3, [r4, #8]
 8009298:	89a3      	ldrh	r3, [r4, #12]
 800929a:	071a      	lsls	r2, r3, #28
 800929c:	d501      	bpl.n	80092a2 <__swbuf_r+0x20>
 800929e:	6923      	ldr	r3, [r4, #16]
 80092a0:	b943      	cbnz	r3, 80092b4 <__swbuf_r+0x32>
 80092a2:	4621      	mov	r1, r4
 80092a4:	4628      	mov	r0, r5
 80092a6:	f000 f82b 	bl	8009300 <__swsetup_r>
 80092aa:	b118      	cbz	r0, 80092b4 <__swbuf_r+0x32>
 80092ac:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80092b0:	4638      	mov	r0, r7
 80092b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092b4:	6823      	ldr	r3, [r4, #0]
 80092b6:	6922      	ldr	r2, [r4, #16]
 80092b8:	1a98      	subs	r0, r3, r2
 80092ba:	6963      	ldr	r3, [r4, #20]
 80092bc:	b2f6      	uxtb	r6, r6
 80092be:	4283      	cmp	r3, r0
 80092c0:	4637      	mov	r7, r6
 80092c2:	dc05      	bgt.n	80092d0 <__swbuf_r+0x4e>
 80092c4:	4621      	mov	r1, r4
 80092c6:	4628      	mov	r0, r5
 80092c8:	f002 fe96 	bl	800bff8 <_fflush_r>
 80092cc:	2800      	cmp	r0, #0
 80092ce:	d1ed      	bne.n	80092ac <__swbuf_r+0x2a>
 80092d0:	68a3      	ldr	r3, [r4, #8]
 80092d2:	3b01      	subs	r3, #1
 80092d4:	60a3      	str	r3, [r4, #8]
 80092d6:	6823      	ldr	r3, [r4, #0]
 80092d8:	1c5a      	adds	r2, r3, #1
 80092da:	6022      	str	r2, [r4, #0]
 80092dc:	701e      	strb	r6, [r3, #0]
 80092de:	6962      	ldr	r2, [r4, #20]
 80092e0:	1c43      	adds	r3, r0, #1
 80092e2:	429a      	cmp	r2, r3
 80092e4:	d004      	beq.n	80092f0 <__swbuf_r+0x6e>
 80092e6:	89a3      	ldrh	r3, [r4, #12]
 80092e8:	07db      	lsls	r3, r3, #31
 80092ea:	d5e1      	bpl.n	80092b0 <__swbuf_r+0x2e>
 80092ec:	2e0a      	cmp	r6, #10
 80092ee:	d1df      	bne.n	80092b0 <__swbuf_r+0x2e>
 80092f0:	4621      	mov	r1, r4
 80092f2:	4628      	mov	r0, r5
 80092f4:	f002 fe80 	bl	800bff8 <_fflush_r>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	d0d9      	beq.n	80092b0 <__swbuf_r+0x2e>
 80092fc:	e7d6      	b.n	80092ac <__swbuf_r+0x2a>
	...

08009300 <__swsetup_r>:
 8009300:	b538      	push	{r3, r4, r5, lr}
 8009302:	4b29      	ldr	r3, [pc, #164]	@ (80093a8 <__swsetup_r+0xa8>)
 8009304:	4605      	mov	r5, r0
 8009306:	6818      	ldr	r0, [r3, #0]
 8009308:	460c      	mov	r4, r1
 800930a:	b118      	cbz	r0, 8009314 <__swsetup_r+0x14>
 800930c:	6a03      	ldr	r3, [r0, #32]
 800930e:	b90b      	cbnz	r3, 8009314 <__swsetup_r+0x14>
 8009310:	f7ff fec0 	bl	8009094 <__sinit>
 8009314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009318:	0719      	lsls	r1, r3, #28
 800931a:	d422      	bmi.n	8009362 <__swsetup_r+0x62>
 800931c:	06da      	lsls	r2, r3, #27
 800931e:	d407      	bmi.n	8009330 <__swsetup_r+0x30>
 8009320:	2209      	movs	r2, #9
 8009322:	602a      	str	r2, [r5, #0]
 8009324:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009328:	81a3      	strh	r3, [r4, #12]
 800932a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800932e:	e033      	b.n	8009398 <__swsetup_r+0x98>
 8009330:	0758      	lsls	r0, r3, #29
 8009332:	d512      	bpl.n	800935a <__swsetup_r+0x5a>
 8009334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009336:	b141      	cbz	r1, 800934a <__swsetup_r+0x4a>
 8009338:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800933c:	4299      	cmp	r1, r3
 800933e:	d002      	beq.n	8009346 <__swsetup_r+0x46>
 8009340:	4628      	mov	r0, r5
 8009342:	f000 ff05 	bl	800a150 <_free_r>
 8009346:	2300      	movs	r3, #0
 8009348:	6363      	str	r3, [r4, #52]	@ 0x34
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009350:	81a3      	strh	r3, [r4, #12]
 8009352:	2300      	movs	r3, #0
 8009354:	6063      	str	r3, [r4, #4]
 8009356:	6923      	ldr	r3, [r4, #16]
 8009358:	6023      	str	r3, [r4, #0]
 800935a:	89a3      	ldrh	r3, [r4, #12]
 800935c:	f043 0308 	orr.w	r3, r3, #8
 8009360:	81a3      	strh	r3, [r4, #12]
 8009362:	6923      	ldr	r3, [r4, #16]
 8009364:	b94b      	cbnz	r3, 800937a <__swsetup_r+0x7a>
 8009366:	89a3      	ldrh	r3, [r4, #12]
 8009368:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800936c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009370:	d003      	beq.n	800937a <__swsetup_r+0x7a>
 8009372:	4621      	mov	r1, r4
 8009374:	4628      	mov	r0, r5
 8009376:	f002 fe8d 	bl	800c094 <__smakebuf_r>
 800937a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800937e:	f013 0201 	ands.w	r2, r3, #1
 8009382:	d00a      	beq.n	800939a <__swsetup_r+0x9a>
 8009384:	2200      	movs	r2, #0
 8009386:	60a2      	str	r2, [r4, #8]
 8009388:	6962      	ldr	r2, [r4, #20]
 800938a:	4252      	negs	r2, r2
 800938c:	61a2      	str	r2, [r4, #24]
 800938e:	6922      	ldr	r2, [r4, #16]
 8009390:	b942      	cbnz	r2, 80093a4 <__swsetup_r+0xa4>
 8009392:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009396:	d1c5      	bne.n	8009324 <__swsetup_r+0x24>
 8009398:	bd38      	pop	{r3, r4, r5, pc}
 800939a:	0799      	lsls	r1, r3, #30
 800939c:	bf58      	it	pl
 800939e:	6962      	ldrpl	r2, [r4, #20]
 80093a0:	60a2      	str	r2, [r4, #8]
 80093a2:	e7f4      	b.n	800938e <__swsetup_r+0x8e>
 80093a4:	2000      	movs	r0, #0
 80093a6:	e7f7      	b.n	8009398 <__swsetup_r+0x98>
 80093a8:	20000018 	.word	0x20000018

080093ac <memset>:
 80093ac:	4402      	add	r2, r0
 80093ae:	4603      	mov	r3, r0
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d100      	bne.n	80093b6 <memset+0xa>
 80093b4:	4770      	bx	lr
 80093b6:	f803 1b01 	strb.w	r1, [r3], #1
 80093ba:	e7f9      	b.n	80093b0 <memset+0x4>

080093bc <_localeconv_r>:
 80093bc:	4800      	ldr	r0, [pc, #0]	@ (80093c0 <_localeconv_r+0x4>)
 80093be:	4770      	bx	lr
 80093c0:	20000158 	.word	0x20000158

080093c4 <_close_r>:
 80093c4:	b538      	push	{r3, r4, r5, lr}
 80093c6:	4d06      	ldr	r5, [pc, #24]	@ (80093e0 <_close_r+0x1c>)
 80093c8:	2300      	movs	r3, #0
 80093ca:	4604      	mov	r4, r0
 80093cc:	4608      	mov	r0, r1
 80093ce:	602b      	str	r3, [r5, #0]
 80093d0:	f7f8 f9da 	bl	8001788 <_close>
 80093d4:	1c43      	adds	r3, r0, #1
 80093d6:	d102      	bne.n	80093de <_close_r+0x1a>
 80093d8:	682b      	ldr	r3, [r5, #0]
 80093da:	b103      	cbz	r3, 80093de <_close_r+0x1a>
 80093dc:	6023      	str	r3, [r4, #0]
 80093de:	bd38      	pop	{r3, r4, r5, pc}
 80093e0:	20000684 	.word	0x20000684

080093e4 <_lseek_r>:
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	4d07      	ldr	r5, [pc, #28]	@ (8009404 <_lseek_r+0x20>)
 80093e8:	4604      	mov	r4, r0
 80093ea:	4608      	mov	r0, r1
 80093ec:	4611      	mov	r1, r2
 80093ee:	2200      	movs	r2, #0
 80093f0:	602a      	str	r2, [r5, #0]
 80093f2:	461a      	mov	r2, r3
 80093f4:	f7f8 f9ef 	bl	80017d6 <_lseek>
 80093f8:	1c43      	adds	r3, r0, #1
 80093fa:	d102      	bne.n	8009402 <_lseek_r+0x1e>
 80093fc:	682b      	ldr	r3, [r5, #0]
 80093fe:	b103      	cbz	r3, 8009402 <_lseek_r+0x1e>
 8009400:	6023      	str	r3, [r4, #0]
 8009402:	bd38      	pop	{r3, r4, r5, pc}
 8009404:	20000684 	.word	0x20000684

08009408 <_read_r>:
 8009408:	b538      	push	{r3, r4, r5, lr}
 800940a:	4d07      	ldr	r5, [pc, #28]	@ (8009428 <_read_r+0x20>)
 800940c:	4604      	mov	r4, r0
 800940e:	4608      	mov	r0, r1
 8009410:	4611      	mov	r1, r2
 8009412:	2200      	movs	r2, #0
 8009414:	602a      	str	r2, [r5, #0]
 8009416:	461a      	mov	r2, r3
 8009418:	f7f8 f97d 	bl	8001716 <_read>
 800941c:	1c43      	adds	r3, r0, #1
 800941e:	d102      	bne.n	8009426 <_read_r+0x1e>
 8009420:	682b      	ldr	r3, [r5, #0]
 8009422:	b103      	cbz	r3, 8009426 <_read_r+0x1e>
 8009424:	6023      	str	r3, [r4, #0]
 8009426:	bd38      	pop	{r3, r4, r5, pc}
 8009428:	20000684 	.word	0x20000684

0800942c <_write_r>:
 800942c:	b538      	push	{r3, r4, r5, lr}
 800942e:	4d07      	ldr	r5, [pc, #28]	@ (800944c <_write_r+0x20>)
 8009430:	4604      	mov	r4, r0
 8009432:	4608      	mov	r0, r1
 8009434:	4611      	mov	r1, r2
 8009436:	2200      	movs	r2, #0
 8009438:	602a      	str	r2, [r5, #0]
 800943a:	461a      	mov	r2, r3
 800943c:	f7f8 f988 	bl	8001750 <_write>
 8009440:	1c43      	adds	r3, r0, #1
 8009442:	d102      	bne.n	800944a <_write_r+0x1e>
 8009444:	682b      	ldr	r3, [r5, #0]
 8009446:	b103      	cbz	r3, 800944a <_write_r+0x1e>
 8009448:	6023      	str	r3, [r4, #0]
 800944a:	bd38      	pop	{r3, r4, r5, pc}
 800944c:	20000684 	.word	0x20000684

08009450 <__errno>:
 8009450:	4b01      	ldr	r3, [pc, #4]	@ (8009458 <__errno+0x8>)
 8009452:	6818      	ldr	r0, [r3, #0]
 8009454:	4770      	bx	lr
 8009456:	bf00      	nop
 8009458:	20000018 	.word	0x20000018

0800945c <__libc_init_array>:
 800945c:	b570      	push	{r4, r5, r6, lr}
 800945e:	4d0d      	ldr	r5, [pc, #52]	@ (8009494 <__libc_init_array+0x38>)
 8009460:	4c0d      	ldr	r4, [pc, #52]	@ (8009498 <__libc_init_array+0x3c>)
 8009462:	1b64      	subs	r4, r4, r5
 8009464:	10a4      	asrs	r4, r4, #2
 8009466:	2600      	movs	r6, #0
 8009468:	42a6      	cmp	r6, r4
 800946a:	d109      	bne.n	8009480 <__libc_init_array+0x24>
 800946c:	4d0b      	ldr	r5, [pc, #44]	@ (800949c <__libc_init_array+0x40>)
 800946e:	4c0c      	ldr	r4, [pc, #48]	@ (80094a0 <__libc_init_array+0x44>)
 8009470:	f003 fae0 	bl	800ca34 <_init>
 8009474:	1b64      	subs	r4, r4, r5
 8009476:	10a4      	asrs	r4, r4, #2
 8009478:	2600      	movs	r6, #0
 800947a:	42a6      	cmp	r6, r4
 800947c:	d105      	bne.n	800948a <__libc_init_array+0x2e>
 800947e:	bd70      	pop	{r4, r5, r6, pc}
 8009480:	f855 3b04 	ldr.w	r3, [r5], #4
 8009484:	4798      	blx	r3
 8009486:	3601      	adds	r6, #1
 8009488:	e7ee      	b.n	8009468 <__libc_init_array+0xc>
 800948a:	f855 3b04 	ldr.w	r3, [r5], #4
 800948e:	4798      	blx	r3
 8009490:	3601      	adds	r6, #1
 8009492:	e7f2      	b.n	800947a <__libc_init_array+0x1e>
 8009494:	0800cf70 	.word	0x0800cf70
 8009498:	0800cf70 	.word	0x0800cf70
 800949c:	0800cf70 	.word	0x0800cf70
 80094a0:	0800cf74 	.word	0x0800cf74

080094a4 <__retarget_lock_init_recursive>:
 80094a4:	4770      	bx	lr

080094a6 <__retarget_lock_acquire_recursive>:
 80094a6:	4770      	bx	lr

080094a8 <__retarget_lock_release_recursive>:
 80094a8:	4770      	bx	lr
	...

080094ac <nanf>:
 80094ac:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80094b4 <nanf+0x8>
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop
 80094b4:	7fc00000 	.word	0x7fc00000

080094b8 <quorem>:
 80094b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094bc:	6903      	ldr	r3, [r0, #16]
 80094be:	690c      	ldr	r4, [r1, #16]
 80094c0:	42a3      	cmp	r3, r4
 80094c2:	4607      	mov	r7, r0
 80094c4:	db7e      	blt.n	80095c4 <quorem+0x10c>
 80094c6:	3c01      	subs	r4, #1
 80094c8:	f101 0814 	add.w	r8, r1, #20
 80094cc:	00a3      	lsls	r3, r4, #2
 80094ce:	f100 0514 	add.w	r5, r0, #20
 80094d2:	9300      	str	r3, [sp, #0]
 80094d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094d8:	9301      	str	r3, [sp, #4]
 80094da:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80094de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80094e2:	3301      	adds	r3, #1
 80094e4:	429a      	cmp	r2, r3
 80094e6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80094ea:	fbb2 f6f3 	udiv	r6, r2, r3
 80094ee:	d32e      	bcc.n	800954e <quorem+0x96>
 80094f0:	f04f 0a00 	mov.w	sl, #0
 80094f4:	46c4      	mov	ip, r8
 80094f6:	46ae      	mov	lr, r5
 80094f8:	46d3      	mov	fp, sl
 80094fa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80094fe:	b298      	uxth	r0, r3
 8009500:	fb06 a000 	mla	r0, r6, r0, sl
 8009504:	0c02      	lsrs	r2, r0, #16
 8009506:	0c1b      	lsrs	r3, r3, #16
 8009508:	fb06 2303 	mla	r3, r6, r3, r2
 800950c:	f8de 2000 	ldr.w	r2, [lr]
 8009510:	b280      	uxth	r0, r0
 8009512:	b292      	uxth	r2, r2
 8009514:	1a12      	subs	r2, r2, r0
 8009516:	445a      	add	r2, fp
 8009518:	f8de 0000 	ldr.w	r0, [lr]
 800951c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009520:	b29b      	uxth	r3, r3
 8009522:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009526:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800952a:	b292      	uxth	r2, r2
 800952c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009530:	45e1      	cmp	r9, ip
 8009532:	f84e 2b04 	str.w	r2, [lr], #4
 8009536:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800953a:	d2de      	bcs.n	80094fa <quorem+0x42>
 800953c:	9b00      	ldr	r3, [sp, #0]
 800953e:	58eb      	ldr	r3, [r5, r3]
 8009540:	b92b      	cbnz	r3, 800954e <quorem+0x96>
 8009542:	9b01      	ldr	r3, [sp, #4]
 8009544:	3b04      	subs	r3, #4
 8009546:	429d      	cmp	r5, r3
 8009548:	461a      	mov	r2, r3
 800954a:	d32f      	bcc.n	80095ac <quorem+0xf4>
 800954c:	613c      	str	r4, [r7, #16]
 800954e:	4638      	mov	r0, r7
 8009550:	f001 f9c2 	bl	800a8d8 <__mcmp>
 8009554:	2800      	cmp	r0, #0
 8009556:	db25      	blt.n	80095a4 <quorem+0xec>
 8009558:	4629      	mov	r1, r5
 800955a:	2000      	movs	r0, #0
 800955c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009560:	f8d1 c000 	ldr.w	ip, [r1]
 8009564:	fa1f fe82 	uxth.w	lr, r2
 8009568:	fa1f f38c 	uxth.w	r3, ip
 800956c:	eba3 030e 	sub.w	r3, r3, lr
 8009570:	4403      	add	r3, r0
 8009572:	0c12      	lsrs	r2, r2, #16
 8009574:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009578:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800957c:	b29b      	uxth	r3, r3
 800957e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009582:	45c1      	cmp	r9, r8
 8009584:	f841 3b04 	str.w	r3, [r1], #4
 8009588:	ea4f 4022 	mov.w	r0, r2, asr #16
 800958c:	d2e6      	bcs.n	800955c <quorem+0xa4>
 800958e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009592:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009596:	b922      	cbnz	r2, 80095a2 <quorem+0xea>
 8009598:	3b04      	subs	r3, #4
 800959a:	429d      	cmp	r5, r3
 800959c:	461a      	mov	r2, r3
 800959e:	d30b      	bcc.n	80095b8 <quorem+0x100>
 80095a0:	613c      	str	r4, [r7, #16]
 80095a2:	3601      	adds	r6, #1
 80095a4:	4630      	mov	r0, r6
 80095a6:	b003      	add	sp, #12
 80095a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ac:	6812      	ldr	r2, [r2, #0]
 80095ae:	3b04      	subs	r3, #4
 80095b0:	2a00      	cmp	r2, #0
 80095b2:	d1cb      	bne.n	800954c <quorem+0x94>
 80095b4:	3c01      	subs	r4, #1
 80095b6:	e7c6      	b.n	8009546 <quorem+0x8e>
 80095b8:	6812      	ldr	r2, [r2, #0]
 80095ba:	3b04      	subs	r3, #4
 80095bc:	2a00      	cmp	r2, #0
 80095be:	d1ef      	bne.n	80095a0 <quorem+0xe8>
 80095c0:	3c01      	subs	r4, #1
 80095c2:	e7ea      	b.n	800959a <quorem+0xe2>
 80095c4:	2000      	movs	r0, #0
 80095c6:	e7ee      	b.n	80095a6 <quorem+0xee>

080095c8 <_dtoa_r>:
 80095c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095cc:	69c7      	ldr	r7, [r0, #28]
 80095ce:	b099      	sub	sp, #100	@ 0x64
 80095d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80095d4:	ec55 4b10 	vmov	r4, r5, d0
 80095d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80095da:	9109      	str	r1, [sp, #36]	@ 0x24
 80095dc:	4683      	mov	fp, r0
 80095de:	920e      	str	r2, [sp, #56]	@ 0x38
 80095e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80095e2:	b97f      	cbnz	r7, 8009604 <_dtoa_r+0x3c>
 80095e4:	2010      	movs	r0, #16
 80095e6:	f000 fdfd 	bl	800a1e4 <malloc>
 80095ea:	4602      	mov	r2, r0
 80095ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80095f0:	b920      	cbnz	r0, 80095fc <_dtoa_r+0x34>
 80095f2:	4ba7      	ldr	r3, [pc, #668]	@ (8009890 <_dtoa_r+0x2c8>)
 80095f4:	21ef      	movs	r1, #239	@ 0xef
 80095f6:	48a7      	ldr	r0, [pc, #668]	@ (8009894 <_dtoa_r+0x2cc>)
 80095f8:	f002 fdfe 	bl	800c1f8 <__assert_func>
 80095fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009600:	6007      	str	r7, [r0, #0]
 8009602:	60c7      	str	r7, [r0, #12]
 8009604:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009608:	6819      	ldr	r1, [r3, #0]
 800960a:	b159      	cbz	r1, 8009624 <_dtoa_r+0x5c>
 800960c:	685a      	ldr	r2, [r3, #4]
 800960e:	604a      	str	r2, [r1, #4]
 8009610:	2301      	movs	r3, #1
 8009612:	4093      	lsls	r3, r2
 8009614:	608b      	str	r3, [r1, #8]
 8009616:	4658      	mov	r0, fp
 8009618:	f000 feda 	bl	800a3d0 <_Bfree>
 800961c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009620:	2200      	movs	r2, #0
 8009622:	601a      	str	r2, [r3, #0]
 8009624:	1e2b      	subs	r3, r5, #0
 8009626:	bfb9      	ittee	lt
 8009628:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800962c:	9303      	strlt	r3, [sp, #12]
 800962e:	2300      	movge	r3, #0
 8009630:	6033      	strge	r3, [r6, #0]
 8009632:	9f03      	ldr	r7, [sp, #12]
 8009634:	4b98      	ldr	r3, [pc, #608]	@ (8009898 <_dtoa_r+0x2d0>)
 8009636:	bfbc      	itt	lt
 8009638:	2201      	movlt	r2, #1
 800963a:	6032      	strlt	r2, [r6, #0]
 800963c:	43bb      	bics	r3, r7
 800963e:	d112      	bne.n	8009666 <_dtoa_r+0x9e>
 8009640:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009642:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009646:	6013      	str	r3, [r2, #0]
 8009648:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800964c:	4323      	orrs	r3, r4
 800964e:	f000 854d 	beq.w	800a0ec <_dtoa_r+0xb24>
 8009652:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009654:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80098ac <_dtoa_r+0x2e4>
 8009658:	2b00      	cmp	r3, #0
 800965a:	f000 854f 	beq.w	800a0fc <_dtoa_r+0xb34>
 800965e:	f10a 0303 	add.w	r3, sl, #3
 8009662:	f000 bd49 	b.w	800a0f8 <_dtoa_r+0xb30>
 8009666:	ed9d 7b02 	vldr	d7, [sp, #8]
 800966a:	2200      	movs	r2, #0
 800966c:	ec51 0b17 	vmov	r0, r1, d7
 8009670:	2300      	movs	r3, #0
 8009672:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009676:	f7f7 fa4f 	bl	8000b18 <__aeabi_dcmpeq>
 800967a:	4680      	mov	r8, r0
 800967c:	b158      	cbz	r0, 8009696 <_dtoa_r+0xce>
 800967e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009680:	2301      	movs	r3, #1
 8009682:	6013      	str	r3, [r2, #0]
 8009684:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009686:	b113      	cbz	r3, 800968e <_dtoa_r+0xc6>
 8009688:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800968a:	4b84      	ldr	r3, [pc, #528]	@ (800989c <_dtoa_r+0x2d4>)
 800968c:	6013      	str	r3, [r2, #0]
 800968e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80098b0 <_dtoa_r+0x2e8>
 8009692:	f000 bd33 	b.w	800a0fc <_dtoa_r+0xb34>
 8009696:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800969a:	aa16      	add	r2, sp, #88	@ 0x58
 800969c:	a917      	add	r1, sp, #92	@ 0x5c
 800969e:	4658      	mov	r0, fp
 80096a0:	f001 fa3a 	bl	800ab18 <__d2b>
 80096a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80096a8:	4681      	mov	r9, r0
 80096aa:	2e00      	cmp	r6, #0
 80096ac:	d077      	beq.n	800979e <_dtoa_r+0x1d6>
 80096ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80096b0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80096b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80096bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80096c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80096c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80096c8:	4619      	mov	r1, r3
 80096ca:	2200      	movs	r2, #0
 80096cc:	4b74      	ldr	r3, [pc, #464]	@ (80098a0 <_dtoa_r+0x2d8>)
 80096ce:	f7f6 fe03 	bl	80002d8 <__aeabi_dsub>
 80096d2:	a369      	add	r3, pc, #420	@ (adr r3, 8009878 <_dtoa_r+0x2b0>)
 80096d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d8:	f7f6 ffb6 	bl	8000648 <__aeabi_dmul>
 80096dc:	a368      	add	r3, pc, #416	@ (adr r3, 8009880 <_dtoa_r+0x2b8>)
 80096de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e2:	f7f6 fdfb 	bl	80002dc <__adddf3>
 80096e6:	4604      	mov	r4, r0
 80096e8:	4630      	mov	r0, r6
 80096ea:	460d      	mov	r5, r1
 80096ec:	f7f6 ff42 	bl	8000574 <__aeabi_i2d>
 80096f0:	a365      	add	r3, pc, #404	@ (adr r3, 8009888 <_dtoa_r+0x2c0>)
 80096f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f6:	f7f6 ffa7 	bl	8000648 <__aeabi_dmul>
 80096fa:	4602      	mov	r2, r0
 80096fc:	460b      	mov	r3, r1
 80096fe:	4620      	mov	r0, r4
 8009700:	4629      	mov	r1, r5
 8009702:	f7f6 fdeb 	bl	80002dc <__adddf3>
 8009706:	4604      	mov	r4, r0
 8009708:	460d      	mov	r5, r1
 800970a:	f7f7 fa4d 	bl	8000ba8 <__aeabi_d2iz>
 800970e:	2200      	movs	r2, #0
 8009710:	4607      	mov	r7, r0
 8009712:	2300      	movs	r3, #0
 8009714:	4620      	mov	r0, r4
 8009716:	4629      	mov	r1, r5
 8009718:	f7f7 fa08 	bl	8000b2c <__aeabi_dcmplt>
 800971c:	b140      	cbz	r0, 8009730 <_dtoa_r+0x168>
 800971e:	4638      	mov	r0, r7
 8009720:	f7f6 ff28 	bl	8000574 <__aeabi_i2d>
 8009724:	4622      	mov	r2, r4
 8009726:	462b      	mov	r3, r5
 8009728:	f7f7 f9f6 	bl	8000b18 <__aeabi_dcmpeq>
 800972c:	b900      	cbnz	r0, 8009730 <_dtoa_r+0x168>
 800972e:	3f01      	subs	r7, #1
 8009730:	2f16      	cmp	r7, #22
 8009732:	d851      	bhi.n	80097d8 <_dtoa_r+0x210>
 8009734:	4b5b      	ldr	r3, [pc, #364]	@ (80098a4 <_dtoa_r+0x2dc>)
 8009736:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800973a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009742:	f7f7 f9f3 	bl	8000b2c <__aeabi_dcmplt>
 8009746:	2800      	cmp	r0, #0
 8009748:	d048      	beq.n	80097dc <_dtoa_r+0x214>
 800974a:	3f01      	subs	r7, #1
 800974c:	2300      	movs	r3, #0
 800974e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009750:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009752:	1b9b      	subs	r3, r3, r6
 8009754:	1e5a      	subs	r2, r3, #1
 8009756:	bf44      	itt	mi
 8009758:	f1c3 0801 	rsbmi	r8, r3, #1
 800975c:	2300      	movmi	r3, #0
 800975e:	9208      	str	r2, [sp, #32]
 8009760:	bf54      	ite	pl
 8009762:	f04f 0800 	movpl.w	r8, #0
 8009766:	9308      	strmi	r3, [sp, #32]
 8009768:	2f00      	cmp	r7, #0
 800976a:	db39      	blt.n	80097e0 <_dtoa_r+0x218>
 800976c:	9b08      	ldr	r3, [sp, #32]
 800976e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009770:	443b      	add	r3, r7
 8009772:	9308      	str	r3, [sp, #32]
 8009774:	2300      	movs	r3, #0
 8009776:	930a      	str	r3, [sp, #40]	@ 0x28
 8009778:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800977a:	2b09      	cmp	r3, #9
 800977c:	d864      	bhi.n	8009848 <_dtoa_r+0x280>
 800977e:	2b05      	cmp	r3, #5
 8009780:	bfc4      	itt	gt
 8009782:	3b04      	subgt	r3, #4
 8009784:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009788:	f1a3 0302 	sub.w	r3, r3, #2
 800978c:	bfcc      	ite	gt
 800978e:	2400      	movgt	r4, #0
 8009790:	2401      	movle	r4, #1
 8009792:	2b03      	cmp	r3, #3
 8009794:	d863      	bhi.n	800985e <_dtoa_r+0x296>
 8009796:	e8df f003 	tbb	[pc, r3]
 800979a:	372a      	.short	0x372a
 800979c:	5535      	.short	0x5535
 800979e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80097a2:	441e      	add	r6, r3
 80097a4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80097a8:	2b20      	cmp	r3, #32
 80097aa:	bfc1      	itttt	gt
 80097ac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80097b0:	409f      	lslgt	r7, r3
 80097b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80097b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80097ba:	bfd6      	itet	le
 80097bc:	f1c3 0320 	rsble	r3, r3, #32
 80097c0:	ea47 0003 	orrgt.w	r0, r7, r3
 80097c4:	fa04 f003 	lslle.w	r0, r4, r3
 80097c8:	f7f6 fec4 	bl	8000554 <__aeabi_ui2d>
 80097cc:	2201      	movs	r2, #1
 80097ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80097d2:	3e01      	subs	r6, #1
 80097d4:	9214      	str	r2, [sp, #80]	@ 0x50
 80097d6:	e777      	b.n	80096c8 <_dtoa_r+0x100>
 80097d8:	2301      	movs	r3, #1
 80097da:	e7b8      	b.n	800974e <_dtoa_r+0x186>
 80097dc:	9012      	str	r0, [sp, #72]	@ 0x48
 80097de:	e7b7      	b.n	8009750 <_dtoa_r+0x188>
 80097e0:	427b      	negs	r3, r7
 80097e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80097e4:	2300      	movs	r3, #0
 80097e6:	eba8 0807 	sub.w	r8, r8, r7
 80097ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 80097ec:	e7c4      	b.n	8009778 <_dtoa_r+0x1b0>
 80097ee:	2300      	movs	r3, #0
 80097f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80097f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	dc35      	bgt.n	8009864 <_dtoa_r+0x29c>
 80097f8:	2301      	movs	r3, #1
 80097fa:	9300      	str	r3, [sp, #0]
 80097fc:	9307      	str	r3, [sp, #28]
 80097fe:	461a      	mov	r2, r3
 8009800:	920e      	str	r2, [sp, #56]	@ 0x38
 8009802:	e00b      	b.n	800981c <_dtoa_r+0x254>
 8009804:	2301      	movs	r3, #1
 8009806:	e7f3      	b.n	80097f0 <_dtoa_r+0x228>
 8009808:	2300      	movs	r3, #0
 800980a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800980c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800980e:	18fb      	adds	r3, r7, r3
 8009810:	9300      	str	r3, [sp, #0]
 8009812:	3301      	adds	r3, #1
 8009814:	2b01      	cmp	r3, #1
 8009816:	9307      	str	r3, [sp, #28]
 8009818:	bfb8      	it	lt
 800981a:	2301      	movlt	r3, #1
 800981c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009820:	2100      	movs	r1, #0
 8009822:	2204      	movs	r2, #4
 8009824:	f102 0514 	add.w	r5, r2, #20
 8009828:	429d      	cmp	r5, r3
 800982a:	d91f      	bls.n	800986c <_dtoa_r+0x2a4>
 800982c:	6041      	str	r1, [r0, #4]
 800982e:	4658      	mov	r0, fp
 8009830:	f000 fd8e 	bl	800a350 <_Balloc>
 8009834:	4682      	mov	sl, r0
 8009836:	2800      	cmp	r0, #0
 8009838:	d13c      	bne.n	80098b4 <_dtoa_r+0x2ec>
 800983a:	4b1b      	ldr	r3, [pc, #108]	@ (80098a8 <_dtoa_r+0x2e0>)
 800983c:	4602      	mov	r2, r0
 800983e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009842:	e6d8      	b.n	80095f6 <_dtoa_r+0x2e>
 8009844:	2301      	movs	r3, #1
 8009846:	e7e0      	b.n	800980a <_dtoa_r+0x242>
 8009848:	2401      	movs	r4, #1
 800984a:	2300      	movs	r3, #0
 800984c:	9309      	str	r3, [sp, #36]	@ 0x24
 800984e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009850:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009854:	9300      	str	r3, [sp, #0]
 8009856:	9307      	str	r3, [sp, #28]
 8009858:	2200      	movs	r2, #0
 800985a:	2312      	movs	r3, #18
 800985c:	e7d0      	b.n	8009800 <_dtoa_r+0x238>
 800985e:	2301      	movs	r3, #1
 8009860:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009862:	e7f5      	b.n	8009850 <_dtoa_r+0x288>
 8009864:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009866:	9300      	str	r3, [sp, #0]
 8009868:	9307      	str	r3, [sp, #28]
 800986a:	e7d7      	b.n	800981c <_dtoa_r+0x254>
 800986c:	3101      	adds	r1, #1
 800986e:	0052      	lsls	r2, r2, #1
 8009870:	e7d8      	b.n	8009824 <_dtoa_r+0x25c>
 8009872:	bf00      	nop
 8009874:	f3af 8000 	nop.w
 8009878:	636f4361 	.word	0x636f4361
 800987c:	3fd287a7 	.word	0x3fd287a7
 8009880:	8b60c8b3 	.word	0x8b60c8b3
 8009884:	3fc68a28 	.word	0x3fc68a28
 8009888:	509f79fb 	.word	0x509f79fb
 800988c:	3fd34413 	.word	0x3fd34413
 8009890:	0800cb82 	.word	0x0800cb82
 8009894:	0800cb99 	.word	0x0800cb99
 8009898:	7ff00000 	.word	0x7ff00000
 800989c:	0800cb4d 	.word	0x0800cb4d
 80098a0:	3ff80000 	.word	0x3ff80000
 80098a4:	0800cc90 	.word	0x0800cc90
 80098a8:	0800cbf1 	.word	0x0800cbf1
 80098ac:	0800cb7e 	.word	0x0800cb7e
 80098b0:	0800cb4c 	.word	0x0800cb4c
 80098b4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80098b8:	6018      	str	r0, [r3, #0]
 80098ba:	9b07      	ldr	r3, [sp, #28]
 80098bc:	2b0e      	cmp	r3, #14
 80098be:	f200 80a4 	bhi.w	8009a0a <_dtoa_r+0x442>
 80098c2:	2c00      	cmp	r4, #0
 80098c4:	f000 80a1 	beq.w	8009a0a <_dtoa_r+0x442>
 80098c8:	2f00      	cmp	r7, #0
 80098ca:	dd33      	ble.n	8009934 <_dtoa_r+0x36c>
 80098cc:	4bad      	ldr	r3, [pc, #692]	@ (8009b84 <_dtoa_r+0x5bc>)
 80098ce:	f007 020f 	and.w	r2, r7, #15
 80098d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098d6:	ed93 7b00 	vldr	d7, [r3]
 80098da:	05f8      	lsls	r0, r7, #23
 80098dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80098e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80098e4:	d516      	bpl.n	8009914 <_dtoa_r+0x34c>
 80098e6:	4ba8      	ldr	r3, [pc, #672]	@ (8009b88 <_dtoa_r+0x5c0>)
 80098e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80098f0:	f7f6 ffd4 	bl	800089c <__aeabi_ddiv>
 80098f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098f8:	f004 040f 	and.w	r4, r4, #15
 80098fc:	2603      	movs	r6, #3
 80098fe:	4da2      	ldr	r5, [pc, #648]	@ (8009b88 <_dtoa_r+0x5c0>)
 8009900:	b954      	cbnz	r4, 8009918 <_dtoa_r+0x350>
 8009902:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800990a:	f7f6 ffc7 	bl	800089c <__aeabi_ddiv>
 800990e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009912:	e028      	b.n	8009966 <_dtoa_r+0x39e>
 8009914:	2602      	movs	r6, #2
 8009916:	e7f2      	b.n	80098fe <_dtoa_r+0x336>
 8009918:	07e1      	lsls	r1, r4, #31
 800991a:	d508      	bpl.n	800992e <_dtoa_r+0x366>
 800991c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009920:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009924:	f7f6 fe90 	bl	8000648 <__aeabi_dmul>
 8009928:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800992c:	3601      	adds	r6, #1
 800992e:	1064      	asrs	r4, r4, #1
 8009930:	3508      	adds	r5, #8
 8009932:	e7e5      	b.n	8009900 <_dtoa_r+0x338>
 8009934:	f000 80d2 	beq.w	8009adc <_dtoa_r+0x514>
 8009938:	427c      	negs	r4, r7
 800993a:	4b92      	ldr	r3, [pc, #584]	@ (8009b84 <_dtoa_r+0x5bc>)
 800993c:	4d92      	ldr	r5, [pc, #584]	@ (8009b88 <_dtoa_r+0x5c0>)
 800993e:	f004 020f 	and.w	r2, r4, #15
 8009942:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800994e:	f7f6 fe7b 	bl	8000648 <__aeabi_dmul>
 8009952:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009956:	1124      	asrs	r4, r4, #4
 8009958:	2300      	movs	r3, #0
 800995a:	2602      	movs	r6, #2
 800995c:	2c00      	cmp	r4, #0
 800995e:	f040 80b2 	bne.w	8009ac6 <_dtoa_r+0x4fe>
 8009962:	2b00      	cmp	r3, #0
 8009964:	d1d3      	bne.n	800990e <_dtoa_r+0x346>
 8009966:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009968:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800996c:	2b00      	cmp	r3, #0
 800996e:	f000 80b7 	beq.w	8009ae0 <_dtoa_r+0x518>
 8009972:	4b86      	ldr	r3, [pc, #536]	@ (8009b8c <_dtoa_r+0x5c4>)
 8009974:	2200      	movs	r2, #0
 8009976:	4620      	mov	r0, r4
 8009978:	4629      	mov	r1, r5
 800997a:	f7f7 f8d7 	bl	8000b2c <__aeabi_dcmplt>
 800997e:	2800      	cmp	r0, #0
 8009980:	f000 80ae 	beq.w	8009ae0 <_dtoa_r+0x518>
 8009984:	9b07      	ldr	r3, [sp, #28]
 8009986:	2b00      	cmp	r3, #0
 8009988:	f000 80aa 	beq.w	8009ae0 <_dtoa_r+0x518>
 800998c:	9b00      	ldr	r3, [sp, #0]
 800998e:	2b00      	cmp	r3, #0
 8009990:	dd37      	ble.n	8009a02 <_dtoa_r+0x43a>
 8009992:	1e7b      	subs	r3, r7, #1
 8009994:	9304      	str	r3, [sp, #16]
 8009996:	4620      	mov	r0, r4
 8009998:	4b7d      	ldr	r3, [pc, #500]	@ (8009b90 <_dtoa_r+0x5c8>)
 800999a:	2200      	movs	r2, #0
 800999c:	4629      	mov	r1, r5
 800999e:	f7f6 fe53 	bl	8000648 <__aeabi_dmul>
 80099a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099a6:	9c00      	ldr	r4, [sp, #0]
 80099a8:	3601      	adds	r6, #1
 80099aa:	4630      	mov	r0, r6
 80099ac:	f7f6 fde2 	bl	8000574 <__aeabi_i2d>
 80099b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099b4:	f7f6 fe48 	bl	8000648 <__aeabi_dmul>
 80099b8:	4b76      	ldr	r3, [pc, #472]	@ (8009b94 <_dtoa_r+0x5cc>)
 80099ba:	2200      	movs	r2, #0
 80099bc:	f7f6 fc8e 	bl	80002dc <__adddf3>
 80099c0:	4605      	mov	r5, r0
 80099c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80099c6:	2c00      	cmp	r4, #0
 80099c8:	f040 808d 	bne.w	8009ae6 <_dtoa_r+0x51e>
 80099cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099d0:	4b71      	ldr	r3, [pc, #452]	@ (8009b98 <_dtoa_r+0x5d0>)
 80099d2:	2200      	movs	r2, #0
 80099d4:	f7f6 fc80 	bl	80002d8 <__aeabi_dsub>
 80099d8:	4602      	mov	r2, r0
 80099da:	460b      	mov	r3, r1
 80099dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80099e0:	462a      	mov	r2, r5
 80099e2:	4633      	mov	r3, r6
 80099e4:	f7f7 f8c0 	bl	8000b68 <__aeabi_dcmpgt>
 80099e8:	2800      	cmp	r0, #0
 80099ea:	f040 828b 	bne.w	8009f04 <_dtoa_r+0x93c>
 80099ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099f2:	462a      	mov	r2, r5
 80099f4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80099f8:	f7f7 f898 	bl	8000b2c <__aeabi_dcmplt>
 80099fc:	2800      	cmp	r0, #0
 80099fe:	f040 8128 	bne.w	8009c52 <_dtoa_r+0x68a>
 8009a02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009a06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009a0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	f2c0 815a 	blt.w	8009cc6 <_dtoa_r+0x6fe>
 8009a12:	2f0e      	cmp	r7, #14
 8009a14:	f300 8157 	bgt.w	8009cc6 <_dtoa_r+0x6fe>
 8009a18:	4b5a      	ldr	r3, [pc, #360]	@ (8009b84 <_dtoa_r+0x5bc>)
 8009a1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a1e:	ed93 7b00 	vldr	d7, [r3]
 8009a22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	ed8d 7b00 	vstr	d7, [sp]
 8009a2a:	da03      	bge.n	8009a34 <_dtoa_r+0x46c>
 8009a2c:	9b07      	ldr	r3, [sp, #28]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	f340 8101 	ble.w	8009c36 <_dtoa_r+0x66e>
 8009a34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009a38:	4656      	mov	r6, sl
 8009a3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a3e:	4620      	mov	r0, r4
 8009a40:	4629      	mov	r1, r5
 8009a42:	f7f6 ff2b 	bl	800089c <__aeabi_ddiv>
 8009a46:	f7f7 f8af 	bl	8000ba8 <__aeabi_d2iz>
 8009a4a:	4680      	mov	r8, r0
 8009a4c:	f7f6 fd92 	bl	8000574 <__aeabi_i2d>
 8009a50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a54:	f7f6 fdf8 	bl	8000648 <__aeabi_dmul>
 8009a58:	4602      	mov	r2, r0
 8009a5a:	460b      	mov	r3, r1
 8009a5c:	4620      	mov	r0, r4
 8009a5e:	4629      	mov	r1, r5
 8009a60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009a64:	f7f6 fc38 	bl	80002d8 <__aeabi_dsub>
 8009a68:	f806 4b01 	strb.w	r4, [r6], #1
 8009a6c:	9d07      	ldr	r5, [sp, #28]
 8009a6e:	eba6 040a 	sub.w	r4, r6, sl
 8009a72:	42a5      	cmp	r5, r4
 8009a74:	4602      	mov	r2, r0
 8009a76:	460b      	mov	r3, r1
 8009a78:	f040 8117 	bne.w	8009caa <_dtoa_r+0x6e2>
 8009a7c:	f7f6 fc2e 	bl	80002dc <__adddf3>
 8009a80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a84:	4604      	mov	r4, r0
 8009a86:	460d      	mov	r5, r1
 8009a88:	f7f7 f86e 	bl	8000b68 <__aeabi_dcmpgt>
 8009a8c:	2800      	cmp	r0, #0
 8009a8e:	f040 80f9 	bne.w	8009c84 <_dtoa_r+0x6bc>
 8009a92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a96:	4620      	mov	r0, r4
 8009a98:	4629      	mov	r1, r5
 8009a9a:	f7f7 f83d 	bl	8000b18 <__aeabi_dcmpeq>
 8009a9e:	b118      	cbz	r0, 8009aa8 <_dtoa_r+0x4e0>
 8009aa0:	f018 0f01 	tst.w	r8, #1
 8009aa4:	f040 80ee 	bne.w	8009c84 <_dtoa_r+0x6bc>
 8009aa8:	4649      	mov	r1, r9
 8009aaa:	4658      	mov	r0, fp
 8009aac:	f000 fc90 	bl	800a3d0 <_Bfree>
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	7033      	strb	r3, [r6, #0]
 8009ab4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009ab6:	3701      	adds	r7, #1
 8009ab8:	601f      	str	r7, [r3, #0]
 8009aba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	f000 831d 	beq.w	800a0fc <_dtoa_r+0xb34>
 8009ac2:	601e      	str	r6, [r3, #0]
 8009ac4:	e31a      	b.n	800a0fc <_dtoa_r+0xb34>
 8009ac6:	07e2      	lsls	r2, r4, #31
 8009ac8:	d505      	bpl.n	8009ad6 <_dtoa_r+0x50e>
 8009aca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009ace:	f7f6 fdbb 	bl	8000648 <__aeabi_dmul>
 8009ad2:	3601      	adds	r6, #1
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	1064      	asrs	r4, r4, #1
 8009ad8:	3508      	adds	r5, #8
 8009ada:	e73f      	b.n	800995c <_dtoa_r+0x394>
 8009adc:	2602      	movs	r6, #2
 8009ade:	e742      	b.n	8009966 <_dtoa_r+0x39e>
 8009ae0:	9c07      	ldr	r4, [sp, #28]
 8009ae2:	9704      	str	r7, [sp, #16]
 8009ae4:	e761      	b.n	80099aa <_dtoa_r+0x3e2>
 8009ae6:	4b27      	ldr	r3, [pc, #156]	@ (8009b84 <_dtoa_r+0x5bc>)
 8009ae8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009aea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009aee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009af2:	4454      	add	r4, sl
 8009af4:	2900      	cmp	r1, #0
 8009af6:	d053      	beq.n	8009ba0 <_dtoa_r+0x5d8>
 8009af8:	4928      	ldr	r1, [pc, #160]	@ (8009b9c <_dtoa_r+0x5d4>)
 8009afa:	2000      	movs	r0, #0
 8009afc:	f7f6 fece 	bl	800089c <__aeabi_ddiv>
 8009b00:	4633      	mov	r3, r6
 8009b02:	462a      	mov	r2, r5
 8009b04:	f7f6 fbe8 	bl	80002d8 <__aeabi_dsub>
 8009b08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009b0c:	4656      	mov	r6, sl
 8009b0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b12:	f7f7 f849 	bl	8000ba8 <__aeabi_d2iz>
 8009b16:	4605      	mov	r5, r0
 8009b18:	f7f6 fd2c 	bl	8000574 <__aeabi_i2d>
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	460b      	mov	r3, r1
 8009b20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b24:	f7f6 fbd8 	bl	80002d8 <__aeabi_dsub>
 8009b28:	3530      	adds	r5, #48	@ 0x30
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b32:	f806 5b01 	strb.w	r5, [r6], #1
 8009b36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009b3a:	f7f6 fff7 	bl	8000b2c <__aeabi_dcmplt>
 8009b3e:	2800      	cmp	r0, #0
 8009b40:	d171      	bne.n	8009c26 <_dtoa_r+0x65e>
 8009b42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b46:	4911      	ldr	r1, [pc, #68]	@ (8009b8c <_dtoa_r+0x5c4>)
 8009b48:	2000      	movs	r0, #0
 8009b4a:	f7f6 fbc5 	bl	80002d8 <__aeabi_dsub>
 8009b4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009b52:	f7f6 ffeb 	bl	8000b2c <__aeabi_dcmplt>
 8009b56:	2800      	cmp	r0, #0
 8009b58:	f040 8095 	bne.w	8009c86 <_dtoa_r+0x6be>
 8009b5c:	42a6      	cmp	r6, r4
 8009b5e:	f43f af50 	beq.w	8009a02 <_dtoa_r+0x43a>
 8009b62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009b66:	4b0a      	ldr	r3, [pc, #40]	@ (8009b90 <_dtoa_r+0x5c8>)
 8009b68:	2200      	movs	r2, #0
 8009b6a:	f7f6 fd6d 	bl	8000648 <__aeabi_dmul>
 8009b6e:	4b08      	ldr	r3, [pc, #32]	@ (8009b90 <_dtoa_r+0x5c8>)
 8009b70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009b74:	2200      	movs	r2, #0
 8009b76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b7a:	f7f6 fd65 	bl	8000648 <__aeabi_dmul>
 8009b7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b82:	e7c4      	b.n	8009b0e <_dtoa_r+0x546>
 8009b84:	0800cc90 	.word	0x0800cc90
 8009b88:	0800cc68 	.word	0x0800cc68
 8009b8c:	3ff00000 	.word	0x3ff00000
 8009b90:	40240000 	.word	0x40240000
 8009b94:	401c0000 	.word	0x401c0000
 8009b98:	40140000 	.word	0x40140000
 8009b9c:	3fe00000 	.word	0x3fe00000
 8009ba0:	4631      	mov	r1, r6
 8009ba2:	4628      	mov	r0, r5
 8009ba4:	f7f6 fd50 	bl	8000648 <__aeabi_dmul>
 8009ba8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009bac:	9415      	str	r4, [sp, #84]	@ 0x54
 8009bae:	4656      	mov	r6, sl
 8009bb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bb4:	f7f6 fff8 	bl	8000ba8 <__aeabi_d2iz>
 8009bb8:	4605      	mov	r5, r0
 8009bba:	f7f6 fcdb 	bl	8000574 <__aeabi_i2d>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	460b      	mov	r3, r1
 8009bc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bc6:	f7f6 fb87 	bl	80002d8 <__aeabi_dsub>
 8009bca:	3530      	adds	r5, #48	@ 0x30
 8009bcc:	f806 5b01 	strb.w	r5, [r6], #1
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	460b      	mov	r3, r1
 8009bd4:	42a6      	cmp	r6, r4
 8009bd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009bda:	f04f 0200 	mov.w	r2, #0
 8009bde:	d124      	bne.n	8009c2a <_dtoa_r+0x662>
 8009be0:	4bac      	ldr	r3, [pc, #688]	@ (8009e94 <_dtoa_r+0x8cc>)
 8009be2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009be6:	f7f6 fb79 	bl	80002dc <__adddf3>
 8009bea:	4602      	mov	r2, r0
 8009bec:	460b      	mov	r3, r1
 8009bee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bf2:	f7f6 ffb9 	bl	8000b68 <__aeabi_dcmpgt>
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	d145      	bne.n	8009c86 <_dtoa_r+0x6be>
 8009bfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009bfe:	49a5      	ldr	r1, [pc, #660]	@ (8009e94 <_dtoa_r+0x8cc>)
 8009c00:	2000      	movs	r0, #0
 8009c02:	f7f6 fb69 	bl	80002d8 <__aeabi_dsub>
 8009c06:	4602      	mov	r2, r0
 8009c08:	460b      	mov	r3, r1
 8009c0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c0e:	f7f6 ff8d 	bl	8000b2c <__aeabi_dcmplt>
 8009c12:	2800      	cmp	r0, #0
 8009c14:	f43f aef5 	beq.w	8009a02 <_dtoa_r+0x43a>
 8009c18:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009c1a:	1e73      	subs	r3, r6, #1
 8009c1c:	9315      	str	r3, [sp, #84]	@ 0x54
 8009c1e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c22:	2b30      	cmp	r3, #48	@ 0x30
 8009c24:	d0f8      	beq.n	8009c18 <_dtoa_r+0x650>
 8009c26:	9f04      	ldr	r7, [sp, #16]
 8009c28:	e73e      	b.n	8009aa8 <_dtoa_r+0x4e0>
 8009c2a:	4b9b      	ldr	r3, [pc, #620]	@ (8009e98 <_dtoa_r+0x8d0>)
 8009c2c:	f7f6 fd0c 	bl	8000648 <__aeabi_dmul>
 8009c30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c34:	e7bc      	b.n	8009bb0 <_dtoa_r+0x5e8>
 8009c36:	d10c      	bne.n	8009c52 <_dtoa_r+0x68a>
 8009c38:	4b98      	ldr	r3, [pc, #608]	@ (8009e9c <_dtoa_r+0x8d4>)
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c40:	f7f6 fd02 	bl	8000648 <__aeabi_dmul>
 8009c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c48:	f7f6 ff84 	bl	8000b54 <__aeabi_dcmpge>
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	f000 8157 	beq.w	8009f00 <_dtoa_r+0x938>
 8009c52:	2400      	movs	r4, #0
 8009c54:	4625      	mov	r5, r4
 8009c56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c58:	43db      	mvns	r3, r3
 8009c5a:	9304      	str	r3, [sp, #16]
 8009c5c:	4656      	mov	r6, sl
 8009c5e:	2700      	movs	r7, #0
 8009c60:	4621      	mov	r1, r4
 8009c62:	4658      	mov	r0, fp
 8009c64:	f000 fbb4 	bl	800a3d0 <_Bfree>
 8009c68:	2d00      	cmp	r5, #0
 8009c6a:	d0dc      	beq.n	8009c26 <_dtoa_r+0x65e>
 8009c6c:	b12f      	cbz	r7, 8009c7a <_dtoa_r+0x6b2>
 8009c6e:	42af      	cmp	r7, r5
 8009c70:	d003      	beq.n	8009c7a <_dtoa_r+0x6b2>
 8009c72:	4639      	mov	r1, r7
 8009c74:	4658      	mov	r0, fp
 8009c76:	f000 fbab 	bl	800a3d0 <_Bfree>
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	4658      	mov	r0, fp
 8009c7e:	f000 fba7 	bl	800a3d0 <_Bfree>
 8009c82:	e7d0      	b.n	8009c26 <_dtoa_r+0x65e>
 8009c84:	9704      	str	r7, [sp, #16]
 8009c86:	4633      	mov	r3, r6
 8009c88:	461e      	mov	r6, r3
 8009c8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c8e:	2a39      	cmp	r2, #57	@ 0x39
 8009c90:	d107      	bne.n	8009ca2 <_dtoa_r+0x6da>
 8009c92:	459a      	cmp	sl, r3
 8009c94:	d1f8      	bne.n	8009c88 <_dtoa_r+0x6c0>
 8009c96:	9a04      	ldr	r2, [sp, #16]
 8009c98:	3201      	adds	r2, #1
 8009c9a:	9204      	str	r2, [sp, #16]
 8009c9c:	2230      	movs	r2, #48	@ 0x30
 8009c9e:	f88a 2000 	strb.w	r2, [sl]
 8009ca2:	781a      	ldrb	r2, [r3, #0]
 8009ca4:	3201      	adds	r2, #1
 8009ca6:	701a      	strb	r2, [r3, #0]
 8009ca8:	e7bd      	b.n	8009c26 <_dtoa_r+0x65e>
 8009caa:	4b7b      	ldr	r3, [pc, #492]	@ (8009e98 <_dtoa_r+0x8d0>)
 8009cac:	2200      	movs	r2, #0
 8009cae:	f7f6 fccb 	bl	8000648 <__aeabi_dmul>
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	4604      	mov	r4, r0
 8009cb8:	460d      	mov	r5, r1
 8009cba:	f7f6 ff2d 	bl	8000b18 <__aeabi_dcmpeq>
 8009cbe:	2800      	cmp	r0, #0
 8009cc0:	f43f aebb 	beq.w	8009a3a <_dtoa_r+0x472>
 8009cc4:	e6f0      	b.n	8009aa8 <_dtoa_r+0x4e0>
 8009cc6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009cc8:	2a00      	cmp	r2, #0
 8009cca:	f000 80db 	beq.w	8009e84 <_dtoa_r+0x8bc>
 8009cce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cd0:	2a01      	cmp	r2, #1
 8009cd2:	f300 80bf 	bgt.w	8009e54 <_dtoa_r+0x88c>
 8009cd6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009cd8:	2a00      	cmp	r2, #0
 8009cda:	f000 80b7 	beq.w	8009e4c <_dtoa_r+0x884>
 8009cde:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009ce2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009ce4:	4646      	mov	r6, r8
 8009ce6:	9a08      	ldr	r2, [sp, #32]
 8009ce8:	2101      	movs	r1, #1
 8009cea:	441a      	add	r2, r3
 8009cec:	4658      	mov	r0, fp
 8009cee:	4498      	add	r8, r3
 8009cf0:	9208      	str	r2, [sp, #32]
 8009cf2:	f000 fc6b 	bl	800a5cc <__i2b>
 8009cf6:	4605      	mov	r5, r0
 8009cf8:	b15e      	cbz	r6, 8009d12 <_dtoa_r+0x74a>
 8009cfa:	9b08      	ldr	r3, [sp, #32]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	dd08      	ble.n	8009d12 <_dtoa_r+0x74a>
 8009d00:	42b3      	cmp	r3, r6
 8009d02:	9a08      	ldr	r2, [sp, #32]
 8009d04:	bfa8      	it	ge
 8009d06:	4633      	movge	r3, r6
 8009d08:	eba8 0803 	sub.w	r8, r8, r3
 8009d0c:	1af6      	subs	r6, r6, r3
 8009d0e:	1ad3      	subs	r3, r2, r3
 8009d10:	9308      	str	r3, [sp, #32]
 8009d12:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d14:	b1f3      	cbz	r3, 8009d54 <_dtoa_r+0x78c>
 8009d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	f000 80b7 	beq.w	8009e8c <_dtoa_r+0x8c4>
 8009d1e:	b18c      	cbz	r4, 8009d44 <_dtoa_r+0x77c>
 8009d20:	4629      	mov	r1, r5
 8009d22:	4622      	mov	r2, r4
 8009d24:	4658      	mov	r0, fp
 8009d26:	f000 fd11 	bl	800a74c <__pow5mult>
 8009d2a:	464a      	mov	r2, r9
 8009d2c:	4601      	mov	r1, r0
 8009d2e:	4605      	mov	r5, r0
 8009d30:	4658      	mov	r0, fp
 8009d32:	f000 fc61 	bl	800a5f8 <__multiply>
 8009d36:	4649      	mov	r1, r9
 8009d38:	9004      	str	r0, [sp, #16]
 8009d3a:	4658      	mov	r0, fp
 8009d3c:	f000 fb48 	bl	800a3d0 <_Bfree>
 8009d40:	9b04      	ldr	r3, [sp, #16]
 8009d42:	4699      	mov	r9, r3
 8009d44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d46:	1b1a      	subs	r2, r3, r4
 8009d48:	d004      	beq.n	8009d54 <_dtoa_r+0x78c>
 8009d4a:	4649      	mov	r1, r9
 8009d4c:	4658      	mov	r0, fp
 8009d4e:	f000 fcfd 	bl	800a74c <__pow5mult>
 8009d52:	4681      	mov	r9, r0
 8009d54:	2101      	movs	r1, #1
 8009d56:	4658      	mov	r0, fp
 8009d58:	f000 fc38 	bl	800a5cc <__i2b>
 8009d5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d5e:	4604      	mov	r4, r0
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	f000 81cf 	beq.w	800a104 <_dtoa_r+0xb3c>
 8009d66:	461a      	mov	r2, r3
 8009d68:	4601      	mov	r1, r0
 8009d6a:	4658      	mov	r0, fp
 8009d6c:	f000 fcee 	bl	800a74c <__pow5mult>
 8009d70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d72:	2b01      	cmp	r3, #1
 8009d74:	4604      	mov	r4, r0
 8009d76:	f300 8095 	bgt.w	8009ea4 <_dtoa_r+0x8dc>
 8009d7a:	9b02      	ldr	r3, [sp, #8]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	f040 8087 	bne.w	8009e90 <_dtoa_r+0x8c8>
 8009d82:	9b03      	ldr	r3, [sp, #12]
 8009d84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	f040 8089 	bne.w	8009ea0 <_dtoa_r+0x8d8>
 8009d8e:	9b03      	ldr	r3, [sp, #12]
 8009d90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009d94:	0d1b      	lsrs	r3, r3, #20
 8009d96:	051b      	lsls	r3, r3, #20
 8009d98:	b12b      	cbz	r3, 8009da6 <_dtoa_r+0x7de>
 8009d9a:	9b08      	ldr	r3, [sp, #32]
 8009d9c:	3301      	adds	r3, #1
 8009d9e:	9308      	str	r3, [sp, #32]
 8009da0:	f108 0801 	add.w	r8, r8, #1
 8009da4:	2301      	movs	r3, #1
 8009da6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009da8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	f000 81b0 	beq.w	800a110 <_dtoa_r+0xb48>
 8009db0:	6923      	ldr	r3, [r4, #16]
 8009db2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009db6:	6918      	ldr	r0, [r3, #16]
 8009db8:	f000 fbbc 	bl	800a534 <__hi0bits>
 8009dbc:	f1c0 0020 	rsb	r0, r0, #32
 8009dc0:	9b08      	ldr	r3, [sp, #32]
 8009dc2:	4418      	add	r0, r3
 8009dc4:	f010 001f 	ands.w	r0, r0, #31
 8009dc8:	d077      	beq.n	8009eba <_dtoa_r+0x8f2>
 8009dca:	f1c0 0320 	rsb	r3, r0, #32
 8009dce:	2b04      	cmp	r3, #4
 8009dd0:	dd6b      	ble.n	8009eaa <_dtoa_r+0x8e2>
 8009dd2:	9b08      	ldr	r3, [sp, #32]
 8009dd4:	f1c0 001c 	rsb	r0, r0, #28
 8009dd8:	4403      	add	r3, r0
 8009dda:	4480      	add	r8, r0
 8009ddc:	4406      	add	r6, r0
 8009dde:	9308      	str	r3, [sp, #32]
 8009de0:	f1b8 0f00 	cmp.w	r8, #0
 8009de4:	dd05      	ble.n	8009df2 <_dtoa_r+0x82a>
 8009de6:	4649      	mov	r1, r9
 8009de8:	4642      	mov	r2, r8
 8009dea:	4658      	mov	r0, fp
 8009dec:	f000 fd08 	bl	800a800 <__lshift>
 8009df0:	4681      	mov	r9, r0
 8009df2:	9b08      	ldr	r3, [sp, #32]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	dd05      	ble.n	8009e04 <_dtoa_r+0x83c>
 8009df8:	4621      	mov	r1, r4
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	4658      	mov	r0, fp
 8009dfe:	f000 fcff 	bl	800a800 <__lshift>
 8009e02:	4604      	mov	r4, r0
 8009e04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d059      	beq.n	8009ebe <_dtoa_r+0x8f6>
 8009e0a:	4621      	mov	r1, r4
 8009e0c:	4648      	mov	r0, r9
 8009e0e:	f000 fd63 	bl	800a8d8 <__mcmp>
 8009e12:	2800      	cmp	r0, #0
 8009e14:	da53      	bge.n	8009ebe <_dtoa_r+0x8f6>
 8009e16:	1e7b      	subs	r3, r7, #1
 8009e18:	9304      	str	r3, [sp, #16]
 8009e1a:	4649      	mov	r1, r9
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	220a      	movs	r2, #10
 8009e20:	4658      	mov	r0, fp
 8009e22:	f000 faf7 	bl	800a414 <__multadd>
 8009e26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e28:	4681      	mov	r9, r0
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	f000 8172 	beq.w	800a114 <_dtoa_r+0xb4c>
 8009e30:	2300      	movs	r3, #0
 8009e32:	4629      	mov	r1, r5
 8009e34:	220a      	movs	r2, #10
 8009e36:	4658      	mov	r0, fp
 8009e38:	f000 faec 	bl	800a414 <__multadd>
 8009e3c:	9b00      	ldr	r3, [sp, #0]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	4605      	mov	r5, r0
 8009e42:	dc67      	bgt.n	8009f14 <_dtoa_r+0x94c>
 8009e44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e46:	2b02      	cmp	r3, #2
 8009e48:	dc41      	bgt.n	8009ece <_dtoa_r+0x906>
 8009e4a:	e063      	b.n	8009f14 <_dtoa_r+0x94c>
 8009e4c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009e4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009e52:	e746      	b.n	8009ce2 <_dtoa_r+0x71a>
 8009e54:	9b07      	ldr	r3, [sp, #28]
 8009e56:	1e5c      	subs	r4, r3, #1
 8009e58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e5a:	42a3      	cmp	r3, r4
 8009e5c:	bfbf      	itttt	lt
 8009e5e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009e60:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009e62:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009e64:	1ae3      	sublt	r3, r4, r3
 8009e66:	bfb4      	ite	lt
 8009e68:	18d2      	addlt	r2, r2, r3
 8009e6a:	1b1c      	subge	r4, r3, r4
 8009e6c:	9b07      	ldr	r3, [sp, #28]
 8009e6e:	bfbc      	itt	lt
 8009e70:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009e72:	2400      	movlt	r4, #0
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	bfb5      	itete	lt
 8009e78:	eba8 0603 	sublt.w	r6, r8, r3
 8009e7c:	9b07      	ldrge	r3, [sp, #28]
 8009e7e:	2300      	movlt	r3, #0
 8009e80:	4646      	movge	r6, r8
 8009e82:	e730      	b.n	8009ce6 <_dtoa_r+0x71e>
 8009e84:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009e86:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009e88:	4646      	mov	r6, r8
 8009e8a:	e735      	b.n	8009cf8 <_dtoa_r+0x730>
 8009e8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e8e:	e75c      	b.n	8009d4a <_dtoa_r+0x782>
 8009e90:	2300      	movs	r3, #0
 8009e92:	e788      	b.n	8009da6 <_dtoa_r+0x7de>
 8009e94:	3fe00000 	.word	0x3fe00000
 8009e98:	40240000 	.word	0x40240000
 8009e9c:	40140000 	.word	0x40140000
 8009ea0:	9b02      	ldr	r3, [sp, #8]
 8009ea2:	e780      	b.n	8009da6 <_dtoa_r+0x7de>
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ea8:	e782      	b.n	8009db0 <_dtoa_r+0x7e8>
 8009eaa:	d099      	beq.n	8009de0 <_dtoa_r+0x818>
 8009eac:	9a08      	ldr	r2, [sp, #32]
 8009eae:	331c      	adds	r3, #28
 8009eb0:	441a      	add	r2, r3
 8009eb2:	4498      	add	r8, r3
 8009eb4:	441e      	add	r6, r3
 8009eb6:	9208      	str	r2, [sp, #32]
 8009eb8:	e792      	b.n	8009de0 <_dtoa_r+0x818>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	e7f6      	b.n	8009eac <_dtoa_r+0x8e4>
 8009ebe:	9b07      	ldr	r3, [sp, #28]
 8009ec0:	9704      	str	r7, [sp, #16]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	dc20      	bgt.n	8009f08 <_dtoa_r+0x940>
 8009ec6:	9300      	str	r3, [sp, #0]
 8009ec8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	dd1e      	ble.n	8009f0c <_dtoa_r+0x944>
 8009ece:	9b00      	ldr	r3, [sp, #0]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	f47f aec0 	bne.w	8009c56 <_dtoa_r+0x68e>
 8009ed6:	4621      	mov	r1, r4
 8009ed8:	2205      	movs	r2, #5
 8009eda:	4658      	mov	r0, fp
 8009edc:	f000 fa9a 	bl	800a414 <__multadd>
 8009ee0:	4601      	mov	r1, r0
 8009ee2:	4604      	mov	r4, r0
 8009ee4:	4648      	mov	r0, r9
 8009ee6:	f000 fcf7 	bl	800a8d8 <__mcmp>
 8009eea:	2800      	cmp	r0, #0
 8009eec:	f77f aeb3 	ble.w	8009c56 <_dtoa_r+0x68e>
 8009ef0:	4656      	mov	r6, sl
 8009ef2:	2331      	movs	r3, #49	@ 0x31
 8009ef4:	f806 3b01 	strb.w	r3, [r6], #1
 8009ef8:	9b04      	ldr	r3, [sp, #16]
 8009efa:	3301      	adds	r3, #1
 8009efc:	9304      	str	r3, [sp, #16]
 8009efe:	e6ae      	b.n	8009c5e <_dtoa_r+0x696>
 8009f00:	9c07      	ldr	r4, [sp, #28]
 8009f02:	9704      	str	r7, [sp, #16]
 8009f04:	4625      	mov	r5, r4
 8009f06:	e7f3      	b.n	8009ef0 <_dtoa_r+0x928>
 8009f08:	9b07      	ldr	r3, [sp, #28]
 8009f0a:	9300      	str	r3, [sp, #0]
 8009f0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	f000 8104 	beq.w	800a11c <_dtoa_r+0xb54>
 8009f14:	2e00      	cmp	r6, #0
 8009f16:	dd05      	ble.n	8009f24 <_dtoa_r+0x95c>
 8009f18:	4629      	mov	r1, r5
 8009f1a:	4632      	mov	r2, r6
 8009f1c:	4658      	mov	r0, fp
 8009f1e:	f000 fc6f 	bl	800a800 <__lshift>
 8009f22:	4605      	mov	r5, r0
 8009f24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d05a      	beq.n	8009fe0 <_dtoa_r+0xa18>
 8009f2a:	6869      	ldr	r1, [r5, #4]
 8009f2c:	4658      	mov	r0, fp
 8009f2e:	f000 fa0f 	bl	800a350 <_Balloc>
 8009f32:	4606      	mov	r6, r0
 8009f34:	b928      	cbnz	r0, 8009f42 <_dtoa_r+0x97a>
 8009f36:	4b84      	ldr	r3, [pc, #528]	@ (800a148 <_dtoa_r+0xb80>)
 8009f38:	4602      	mov	r2, r0
 8009f3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009f3e:	f7ff bb5a 	b.w	80095f6 <_dtoa_r+0x2e>
 8009f42:	692a      	ldr	r2, [r5, #16]
 8009f44:	3202      	adds	r2, #2
 8009f46:	0092      	lsls	r2, r2, #2
 8009f48:	f105 010c 	add.w	r1, r5, #12
 8009f4c:	300c      	adds	r0, #12
 8009f4e:	f002 f93b 	bl	800c1c8 <memcpy>
 8009f52:	2201      	movs	r2, #1
 8009f54:	4631      	mov	r1, r6
 8009f56:	4658      	mov	r0, fp
 8009f58:	f000 fc52 	bl	800a800 <__lshift>
 8009f5c:	f10a 0301 	add.w	r3, sl, #1
 8009f60:	9307      	str	r3, [sp, #28]
 8009f62:	9b00      	ldr	r3, [sp, #0]
 8009f64:	4453      	add	r3, sl
 8009f66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009f68:	9b02      	ldr	r3, [sp, #8]
 8009f6a:	f003 0301 	and.w	r3, r3, #1
 8009f6e:	462f      	mov	r7, r5
 8009f70:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f72:	4605      	mov	r5, r0
 8009f74:	9b07      	ldr	r3, [sp, #28]
 8009f76:	4621      	mov	r1, r4
 8009f78:	3b01      	subs	r3, #1
 8009f7a:	4648      	mov	r0, r9
 8009f7c:	9300      	str	r3, [sp, #0]
 8009f7e:	f7ff fa9b 	bl	80094b8 <quorem>
 8009f82:	4639      	mov	r1, r7
 8009f84:	9002      	str	r0, [sp, #8]
 8009f86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009f8a:	4648      	mov	r0, r9
 8009f8c:	f000 fca4 	bl	800a8d8 <__mcmp>
 8009f90:	462a      	mov	r2, r5
 8009f92:	9008      	str	r0, [sp, #32]
 8009f94:	4621      	mov	r1, r4
 8009f96:	4658      	mov	r0, fp
 8009f98:	f000 fcba 	bl	800a910 <__mdiff>
 8009f9c:	68c2      	ldr	r2, [r0, #12]
 8009f9e:	4606      	mov	r6, r0
 8009fa0:	bb02      	cbnz	r2, 8009fe4 <_dtoa_r+0xa1c>
 8009fa2:	4601      	mov	r1, r0
 8009fa4:	4648      	mov	r0, r9
 8009fa6:	f000 fc97 	bl	800a8d8 <__mcmp>
 8009faa:	4602      	mov	r2, r0
 8009fac:	4631      	mov	r1, r6
 8009fae:	4658      	mov	r0, fp
 8009fb0:	920e      	str	r2, [sp, #56]	@ 0x38
 8009fb2:	f000 fa0d 	bl	800a3d0 <_Bfree>
 8009fb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009fba:	9e07      	ldr	r6, [sp, #28]
 8009fbc:	ea43 0102 	orr.w	r1, r3, r2
 8009fc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fc2:	4319      	orrs	r1, r3
 8009fc4:	d110      	bne.n	8009fe8 <_dtoa_r+0xa20>
 8009fc6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009fca:	d029      	beq.n	800a020 <_dtoa_r+0xa58>
 8009fcc:	9b08      	ldr	r3, [sp, #32]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	dd02      	ble.n	8009fd8 <_dtoa_r+0xa10>
 8009fd2:	9b02      	ldr	r3, [sp, #8]
 8009fd4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009fd8:	9b00      	ldr	r3, [sp, #0]
 8009fda:	f883 8000 	strb.w	r8, [r3]
 8009fde:	e63f      	b.n	8009c60 <_dtoa_r+0x698>
 8009fe0:	4628      	mov	r0, r5
 8009fe2:	e7bb      	b.n	8009f5c <_dtoa_r+0x994>
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	e7e1      	b.n	8009fac <_dtoa_r+0x9e4>
 8009fe8:	9b08      	ldr	r3, [sp, #32]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	db04      	blt.n	8009ff8 <_dtoa_r+0xa30>
 8009fee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ff0:	430b      	orrs	r3, r1
 8009ff2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009ff4:	430b      	orrs	r3, r1
 8009ff6:	d120      	bne.n	800a03a <_dtoa_r+0xa72>
 8009ff8:	2a00      	cmp	r2, #0
 8009ffa:	dded      	ble.n	8009fd8 <_dtoa_r+0xa10>
 8009ffc:	4649      	mov	r1, r9
 8009ffe:	2201      	movs	r2, #1
 800a000:	4658      	mov	r0, fp
 800a002:	f000 fbfd 	bl	800a800 <__lshift>
 800a006:	4621      	mov	r1, r4
 800a008:	4681      	mov	r9, r0
 800a00a:	f000 fc65 	bl	800a8d8 <__mcmp>
 800a00e:	2800      	cmp	r0, #0
 800a010:	dc03      	bgt.n	800a01a <_dtoa_r+0xa52>
 800a012:	d1e1      	bne.n	8009fd8 <_dtoa_r+0xa10>
 800a014:	f018 0f01 	tst.w	r8, #1
 800a018:	d0de      	beq.n	8009fd8 <_dtoa_r+0xa10>
 800a01a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a01e:	d1d8      	bne.n	8009fd2 <_dtoa_r+0xa0a>
 800a020:	9a00      	ldr	r2, [sp, #0]
 800a022:	2339      	movs	r3, #57	@ 0x39
 800a024:	7013      	strb	r3, [r2, #0]
 800a026:	4633      	mov	r3, r6
 800a028:	461e      	mov	r6, r3
 800a02a:	3b01      	subs	r3, #1
 800a02c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a030:	2a39      	cmp	r2, #57	@ 0x39
 800a032:	d052      	beq.n	800a0da <_dtoa_r+0xb12>
 800a034:	3201      	adds	r2, #1
 800a036:	701a      	strb	r2, [r3, #0]
 800a038:	e612      	b.n	8009c60 <_dtoa_r+0x698>
 800a03a:	2a00      	cmp	r2, #0
 800a03c:	dd07      	ble.n	800a04e <_dtoa_r+0xa86>
 800a03e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a042:	d0ed      	beq.n	800a020 <_dtoa_r+0xa58>
 800a044:	9a00      	ldr	r2, [sp, #0]
 800a046:	f108 0301 	add.w	r3, r8, #1
 800a04a:	7013      	strb	r3, [r2, #0]
 800a04c:	e608      	b.n	8009c60 <_dtoa_r+0x698>
 800a04e:	9b07      	ldr	r3, [sp, #28]
 800a050:	9a07      	ldr	r2, [sp, #28]
 800a052:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a056:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a058:	4293      	cmp	r3, r2
 800a05a:	d028      	beq.n	800a0ae <_dtoa_r+0xae6>
 800a05c:	4649      	mov	r1, r9
 800a05e:	2300      	movs	r3, #0
 800a060:	220a      	movs	r2, #10
 800a062:	4658      	mov	r0, fp
 800a064:	f000 f9d6 	bl	800a414 <__multadd>
 800a068:	42af      	cmp	r7, r5
 800a06a:	4681      	mov	r9, r0
 800a06c:	f04f 0300 	mov.w	r3, #0
 800a070:	f04f 020a 	mov.w	r2, #10
 800a074:	4639      	mov	r1, r7
 800a076:	4658      	mov	r0, fp
 800a078:	d107      	bne.n	800a08a <_dtoa_r+0xac2>
 800a07a:	f000 f9cb 	bl	800a414 <__multadd>
 800a07e:	4607      	mov	r7, r0
 800a080:	4605      	mov	r5, r0
 800a082:	9b07      	ldr	r3, [sp, #28]
 800a084:	3301      	adds	r3, #1
 800a086:	9307      	str	r3, [sp, #28]
 800a088:	e774      	b.n	8009f74 <_dtoa_r+0x9ac>
 800a08a:	f000 f9c3 	bl	800a414 <__multadd>
 800a08e:	4629      	mov	r1, r5
 800a090:	4607      	mov	r7, r0
 800a092:	2300      	movs	r3, #0
 800a094:	220a      	movs	r2, #10
 800a096:	4658      	mov	r0, fp
 800a098:	f000 f9bc 	bl	800a414 <__multadd>
 800a09c:	4605      	mov	r5, r0
 800a09e:	e7f0      	b.n	800a082 <_dtoa_r+0xaba>
 800a0a0:	9b00      	ldr	r3, [sp, #0]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	bfcc      	ite	gt
 800a0a6:	461e      	movgt	r6, r3
 800a0a8:	2601      	movle	r6, #1
 800a0aa:	4456      	add	r6, sl
 800a0ac:	2700      	movs	r7, #0
 800a0ae:	4649      	mov	r1, r9
 800a0b0:	2201      	movs	r2, #1
 800a0b2:	4658      	mov	r0, fp
 800a0b4:	f000 fba4 	bl	800a800 <__lshift>
 800a0b8:	4621      	mov	r1, r4
 800a0ba:	4681      	mov	r9, r0
 800a0bc:	f000 fc0c 	bl	800a8d8 <__mcmp>
 800a0c0:	2800      	cmp	r0, #0
 800a0c2:	dcb0      	bgt.n	800a026 <_dtoa_r+0xa5e>
 800a0c4:	d102      	bne.n	800a0cc <_dtoa_r+0xb04>
 800a0c6:	f018 0f01 	tst.w	r8, #1
 800a0ca:	d1ac      	bne.n	800a026 <_dtoa_r+0xa5e>
 800a0cc:	4633      	mov	r3, r6
 800a0ce:	461e      	mov	r6, r3
 800a0d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0d4:	2a30      	cmp	r2, #48	@ 0x30
 800a0d6:	d0fa      	beq.n	800a0ce <_dtoa_r+0xb06>
 800a0d8:	e5c2      	b.n	8009c60 <_dtoa_r+0x698>
 800a0da:	459a      	cmp	sl, r3
 800a0dc:	d1a4      	bne.n	800a028 <_dtoa_r+0xa60>
 800a0de:	9b04      	ldr	r3, [sp, #16]
 800a0e0:	3301      	adds	r3, #1
 800a0e2:	9304      	str	r3, [sp, #16]
 800a0e4:	2331      	movs	r3, #49	@ 0x31
 800a0e6:	f88a 3000 	strb.w	r3, [sl]
 800a0ea:	e5b9      	b.n	8009c60 <_dtoa_r+0x698>
 800a0ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a0ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a14c <_dtoa_r+0xb84>
 800a0f2:	b11b      	cbz	r3, 800a0fc <_dtoa_r+0xb34>
 800a0f4:	f10a 0308 	add.w	r3, sl, #8
 800a0f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a0fa:	6013      	str	r3, [r2, #0]
 800a0fc:	4650      	mov	r0, sl
 800a0fe:	b019      	add	sp, #100	@ 0x64
 800a100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a104:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a106:	2b01      	cmp	r3, #1
 800a108:	f77f ae37 	ble.w	8009d7a <_dtoa_r+0x7b2>
 800a10c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a10e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a110:	2001      	movs	r0, #1
 800a112:	e655      	b.n	8009dc0 <_dtoa_r+0x7f8>
 800a114:	9b00      	ldr	r3, [sp, #0]
 800a116:	2b00      	cmp	r3, #0
 800a118:	f77f aed6 	ble.w	8009ec8 <_dtoa_r+0x900>
 800a11c:	4656      	mov	r6, sl
 800a11e:	4621      	mov	r1, r4
 800a120:	4648      	mov	r0, r9
 800a122:	f7ff f9c9 	bl	80094b8 <quorem>
 800a126:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a12a:	f806 8b01 	strb.w	r8, [r6], #1
 800a12e:	9b00      	ldr	r3, [sp, #0]
 800a130:	eba6 020a 	sub.w	r2, r6, sl
 800a134:	4293      	cmp	r3, r2
 800a136:	ddb3      	ble.n	800a0a0 <_dtoa_r+0xad8>
 800a138:	4649      	mov	r1, r9
 800a13a:	2300      	movs	r3, #0
 800a13c:	220a      	movs	r2, #10
 800a13e:	4658      	mov	r0, fp
 800a140:	f000 f968 	bl	800a414 <__multadd>
 800a144:	4681      	mov	r9, r0
 800a146:	e7ea      	b.n	800a11e <_dtoa_r+0xb56>
 800a148:	0800cbf1 	.word	0x0800cbf1
 800a14c:	0800cb75 	.word	0x0800cb75

0800a150 <_free_r>:
 800a150:	b538      	push	{r3, r4, r5, lr}
 800a152:	4605      	mov	r5, r0
 800a154:	2900      	cmp	r1, #0
 800a156:	d041      	beq.n	800a1dc <_free_r+0x8c>
 800a158:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a15c:	1f0c      	subs	r4, r1, #4
 800a15e:	2b00      	cmp	r3, #0
 800a160:	bfb8      	it	lt
 800a162:	18e4      	addlt	r4, r4, r3
 800a164:	f000 f8e8 	bl	800a338 <__malloc_lock>
 800a168:	4a1d      	ldr	r2, [pc, #116]	@ (800a1e0 <_free_r+0x90>)
 800a16a:	6813      	ldr	r3, [r2, #0]
 800a16c:	b933      	cbnz	r3, 800a17c <_free_r+0x2c>
 800a16e:	6063      	str	r3, [r4, #4]
 800a170:	6014      	str	r4, [r2, #0]
 800a172:	4628      	mov	r0, r5
 800a174:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a178:	f000 b8e4 	b.w	800a344 <__malloc_unlock>
 800a17c:	42a3      	cmp	r3, r4
 800a17e:	d908      	bls.n	800a192 <_free_r+0x42>
 800a180:	6820      	ldr	r0, [r4, #0]
 800a182:	1821      	adds	r1, r4, r0
 800a184:	428b      	cmp	r3, r1
 800a186:	bf01      	itttt	eq
 800a188:	6819      	ldreq	r1, [r3, #0]
 800a18a:	685b      	ldreq	r3, [r3, #4]
 800a18c:	1809      	addeq	r1, r1, r0
 800a18e:	6021      	streq	r1, [r4, #0]
 800a190:	e7ed      	b.n	800a16e <_free_r+0x1e>
 800a192:	461a      	mov	r2, r3
 800a194:	685b      	ldr	r3, [r3, #4]
 800a196:	b10b      	cbz	r3, 800a19c <_free_r+0x4c>
 800a198:	42a3      	cmp	r3, r4
 800a19a:	d9fa      	bls.n	800a192 <_free_r+0x42>
 800a19c:	6811      	ldr	r1, [r2, #0]
 800a19e:	1850      	adds	r0, r2, r1
 800a1a0:	42a0      	cmp	r0, r4
 800a1a2:	d10b      	bne.n	800a1bc <_free_r+0x6c>
 800a1a4:	6820      	ldr	r0, [r4, #0]
 800a1a6:	4401      	add	r1, r0
 800a1a8:	1850      	adds	r0, r2, r1
 800a1aa:	4283      	cmp	r3, r0
 800a1ac:	6011      	str	r1, [r2, #0]
 800a1ae:	d1e0      	bne.n	800a172 <_free_r+0x22>
 800a1b0:	6818      	ldr	r0, [r3, #0]
 800a1b2:	685b      	ldr	r3, [r3, #4]
 800a1b4:	6053      	str	r3, [r2, #4]
 800a1b6:	4408      	add	r0, r1
 800a1b8:	6010      	str	r0, [r2, #0]
 800a1ba:	e7da      	b.n	800a172 <_free_r+0x22>
 800a1bc:	d902      	bls.n	800a1c4 <_free_r+0x74>
 800a1be:	230c      	movs	r3, #12
 800a1c0:	602b      	str	r3, [r5, #0]
 800a1c2:	e7d6      	b.n	800a172 <_free_r+0x22>
 800a1c4:	6820      	ldr	r0, [r4, #0]
 800a1c6:	1821      	adds	r1, r4, r0
 800a1c8:	428b      	cmp	r3, r1
 800a1ca:	bf04      	itt	eq
 800a1cc:	6819      	ldreq	r1, [r3, #0]
 800a1ce:	685b      	ldreq	r3, [r3, #4]
 800a1d0:	6063      	str	r3, [r4, #4]
 800a1d2:	bf04      	itt	eq
 800a1d4:	1809      	addeq	r1, r1, r0
 800a1d6:	6021      	streq	r1, [r4, #0]
 800a1d8:	6054      	str	r4, [r2, #4]
 800a1da:	e7ca      	b.n	800a172 <_free_r+0x22>
 800a1dc:	bd38      	pop	{r3, r4, r5, pc}
 800a1de:	bf00      	nop
 800a1e0:	20000690 	.word	0x20000690

0800a1e4 <malloc>:
 800a1e4:	4b02      	ldr	r3, [pc, #8]	@ (800a1f0 <malloc+0xc>)
 800a1e6:	4601      	mov	r1, r0
 800a1e8:	6818      	ldr	r0, [r3, #0]
 800a1ea:	f000 b825 	b.w	800a238 <_malloc_r>
 800a1ee:	bf00      	nop
 800a1f0:	20000018 	.word	0x20000018

0800a1f4 <sbrk_aligned>:
 800a1f4:	b570      	push	{r4, r5, r6, lr}
 800a1f6:	4e0f      	ldr	r6, [pc, #60]	@ (800a234 <sbrk_aligned+0x40>)
 800a1f8:	460c      	mov	r4, r1
 800a1fa:	6831      	ldr	r1, [r6, #0]
 800a1fc:	4605      	mov	r5, r0
 800a1fe:	b911      	cbnz	r1, 800a206 <sbrk_aligned+0x12>
 800a200:	f001 ffd2 	bl	800c1a8 <_sbrk_r>
 800a204:	6030      	str	r0, [r6, #0]
 800a206:	4621      	mov	r1, r4
 800a208:	4628      	mov	r0, r5
 800a20a:	f001 ffcd 	bl	800c1a8 <_sbrk_r>
 800a20e:	1c43      	adds	r3, r0, #1
 800a210:	d103      	bne.n	800a21a <sbrk_aligned+0x26>
 800a212:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a216:	4620      	mov	r0, r4
 800a218:	bd70      	pop	{r4, r5, r6, pc}
 800a21a:	1cc4      	adds	r4, r0, #3
 800a21c:	f024 0403 	bic.w	r4, r4, #3
 800a220:	42a0      	cmp	r0, r4
 800a222:	d0f8      	beq.n	800a216 <sbrk_aligned+0x22>
 800a224:	1a21      	subs	r1, r4, r0
 800a226:	4628      	mov	r0, r5
 800a228:	f001 ffbe 	bl	800c1a8 <_sbrk_r>
 800a22c:	3001      	adds	r0, #1
 800a22e:	d1f2      	bne.n	800a216 <sbrk_aligned+0x22>
 800a230:	e7ef      	b.n	800a212 <sbrk_aligned+0x1e>
 800a232:	bf00      	nop
 800a234:	2000068c 	.word	0x2000068c

0800a238 <_malloc_r>:
 800a238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a23c:	1ccd      	adds	r5, r1, #3
 800a23e:	f025 0503 	bic.w	r5, r5, #3
 800a242:	3508      	adds	r5, #8
 800a244:	2d0c      	cmp	r5, #12
 800a246:	bf38      	it	cc
 800a248:	250c      	movcc	r5, #12
 800a24a:	2d00      	cmp	r5, #0
 800a24c:	4606      	mov	r6, r0
 800a24e:	db01      	blt.n	800a254 <_malloc_r+0x1c>
 800a250:	42a9      	cmp	r1, r5
 800a252:	d904      	bls.n	800a25e <_malloc_r+0x26>
 800a254:	230c      	movs	r3, #12
 800a256:	6033      	str	r3, [r6, #0]
 800a258:	2000      	movs	r0, #0
 800a25a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a25e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a334 <_malloc_r+0xfc>
 800a262:	f000 f869 	bl	800a338 <__malloc_lock>
 800a266:	f8d8 3000 	ldr.w	r3, [r8]
 800a26a:	461c      	mov	r4, r3
 800a26c:	bb44      	cbnz	r4, 800a2c0 <_malloc_r+0x88>
 800a26e:	4629      	mov	r1, r5
 800a270:	4630      	mov	r0, r6
 800a272:	f7ff ffbf 	bl	800a1f4 <sbrk_aligned>
 800a276:	1c43      	adds	r3, r0, #1
 800a278:	4604      	mov	r4, r0
 800a27a:	d158      	bne.n	800a32e <_malloc_r+0xf6>
 800a27c:	f8d8 4000 	ldr.w	r4, [r8]
 800a280:	4627      	mov	r7, r4
 800a282:	2f00      	cmp	r7, #0
 800a284:	d143      	bne.n	800a30e <_malloc_r+0xd6>
 800a286:	2c00      	cmp	r4, #0
 800a288:	d04b      	beq.n	800a322 <_malloc_r+0xea>
 800a28a:	6823      	ldr	r3, [r4, #0]
 800a28c:	4639      	mov	r1, r7
 800a28e:	4630      	mov	r0, r6
 800a290:	eb04 0903 	add.w	r9, r4, r3
 800a294:	f001 ff88 	bl	800c1a8 <_sbrk_r>
 800a298:	4581      	cmp	r9, r0
 800a29a:	d142      	bne.n	800a322 <_malloc_r+0xea>
 800a29c:	6821      	ldr	r1, [r4, #0]
 800a29e:	1a6d      	subs	r5, r5, r1
 800a2a0:	4629      	mov	r1, r5
 800a2a2:	4630      	mov	r0, r6
 800a2a4:	f7ff ffa6 	bl	800a1f4 <sbrk_aligned>
 800a2a8:	3001      	adds	r0, #1
 800a2aa:	d03a      	beq.n	800a322 <_malloc_r+0xea>
 800a2ac:	6823      	ldr	r3, [r4, #0]
 800a2ae:	442b      	add	r3, r5
 800a2b0:	6023      	str	r3, [r4, #0]
 800a2b2:	f8d8 3000 	ldr.w	r3, [r8]
 800a2b6:	685a      	ldr	r2, [r3, #4]
 800a2b8:	bb62      	cbnz	r2, 800a314 <_malloc_r+0xdc>
 800a2ba:	f8c8 7000 	str.w	r7, [r8]
 800a2be:	e00f      	b.n	800a2e0 <_malloc_r+0xa8>
 800a2c0:	6822      	ldr	r2, [r4, #0]
 800a2c2:	1b52      	subs	r2, r2, r5
 800a2c4:	d420      	bmi.n	800a308 <_malloc_r+0xd0>
 800a2c6:	2a0b      	cmp	r2, #11
 800a2c8:	d917      	bls.n	800a2fa <_malloc_r+0xc2>
 800a2ca:	1961      	adds	r1, r4, r5
 800a2cc:	42a3      	cmp	r3, r4
 800a2ce:	6025      	str	r5, [r4, #0]
 800a2d0:	bf18      	it	ne
 800a2d2:	6059      	strne	r1, [r3, #4]
 800a2d4:	6863      	ldr	r3, [r4, #4]
 800a2d6:	bf08      	it	eq
 800a2d8:	f8c8 1000 	streq.w	r1, [r8]
 800a2dc:	5162      	str	r2, [r4, r5]
 800a2de:	604b      	str	r3, [r1, #4]
 800a2e0:	4630      	mov	r0, r6
 800a2e2:	f000 f82f 	bl	800a344 <__malloc_unlock>
 800a2e6:	f104 000b 	add.w	r0, r4, #11
 800a2ea:	1d23      	adds	r3, r4, #4
 800a2ec:	f020 0007 	bic.w	r0, r0, #7
 800a2f0:	1ac2      	subs	r2, r0, r3
 800a2f2:	bf1c      	itt	ne
 800a2f4:	1a1b      	subne	r3, r3, r0
 800a2f6:	50a3      	strne	r3, [r4, r2]
 800a2f8:	e7af      	b.n	800a25a <_malloc_r+0x22>
 800a2fa:	6862      	ldr	r2, [r4, #4]
 800a2fc:	42a3      	cmp	r3, r4
 800a2fe:	bf0c      	ite	eq
 800a300:	f8c8 2000 	streq.w	r2, [r8]
 800a304:	605a      	strne	r2, [r3, #4]
 800a306:	e7eb      	b.n	800a2e0 <_malloc_r+0xa8>
 800a308:	4623      	mov	r3, r4
 800a30a:	6864      	ldr	r4, [r4, #4]
 800a30c:	e7ae      	b.n	800a26c <_malloc_r+0x34>
 800a30e:	463c      	mov	r4, r7
 800a310:	687f      	ldr	r7, [r7, #4]
 800a312:	e7b6      	b.n	800a282 <_malloc_r+0x4a>
 800a314:	461a      	mov	r2, r3
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	42a3      	cmp	r3, r4
 800a31a:	d1fb      	bne.n	800a314 <_malloc_r+0xdc>
 800a31c:	2300      	movs	r3, #0
 800a31e:	6053      	str	r3, [r2, #4]
 800a320:	e7de      	b.n	800a2e0 <_malloc_r+0xa8>
 800a322:	230c      	movs	r3, #12
 800a324:	6033      	str	r3, [r6, #0]
 800a326:	4630      	mov	r0, r6
 800a328:	f000 f80c 	bl	800a344 <__malloc_unlock>
 800a32c:	e794      	b.n	800a258 <_malloc_r+0x20>
 800a32e:	6005      	str	r5, [r0, #0]
 800a330:	e7d6      	b.n	800a2e0 <_malloc_r+0xa8>
 800a332:	bf00      	nop
 800a334:	20000690 	.word	0x20000690

0800a338 <__malloc_lock>:
 800a338:	4801      	ldr	r0, [pc, #4]	@ (800a340 <__malloc_lock+0x8>)
 800a33a:	f7ff b8b4 	b.w	80094a6 <__retarget_lock_acquire_recursive>
 800a33e:	bf00      	nop
 800a340:	20000688 	.word	0x20000688

0800a344 <__malloc_unlock>:
 800a344:	4801      	ldr	r0, [pc, #4]	@ (800a34c <__malloc_unlock+0x8>)
 800a346:	f7ff b8af 	b.w	80094a8 <__retarget_lock_release_recursive>
 800a34a:	bf00      	nop
 800a34c:	20000688 	.word	0x20000688

0800a350 <_Balloc>:
 800a350:	b570      	push	{r4, r5, r6, lr}
 800a352:	69c6      	ldr	r6, [r0, #28]
 800a354:	4604      	mov	r4, r0
 800a356:	460d      	mov	r5, r1
 800a358:	b976      	cbnz	r6, 800a378 <_Balloc+0x28>
 800a35a:	2010      	movs	r0, #16
 800a35c:	f7ff ff42 	bl	800a1e4 <malloc>
 800a360:	4602      	mov	r2, r0
 800a362:	61e0      	str	r0, [r4, #28]
 800a364:	b920      	cbnz	r0, 800a370 <_Balloc+0x20>
 800a366:	4b18      	ldr	r3, [pc, #96]	@ (800a3c8 <_Balloc+0x78>)
 800a368:	4818      	ldr	r0, [pc, #96]	@ (800a3cc <_Balloc+0x7c>)
 800a36a:	216b      	movs	r1, #107	@ 0x6b
 800a36c:	f001 ff44 	bl	800c1f8 <__assert_func>
 800a370:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a374:	6006      	str	r6, [r0, #0]
 800a376:	60c6      	str	r6, [r0, #12]
 800a378:	69e6      	ldr	r6, [r4, #28]
 800a37a:	68f3      	ldr	r3, [r6, #12]
 800a37c:	b183      	cbz	r3, 800a3a0 <_Balloc+0x50>
 800a37e:	69e3      	ldr	r3, [r4, #28]
 800a380:	68db      	ldr	r3, [r3, #12]
 800a382:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a386:	b9b8      	cbnz	r0, 800a3b8 <_Balloc+0x68>
 800a388:	2101      	movs	r1, #1
 800a38a:	fa01 f605 	lsl.w	r6, r1, r5
 800a38e:	1d72      	adds	r2, r6, #5
 800a390:	0092      	lsls	r2, r2, #2
 800a392:	4620      	mov	r0, r4
 800a394:	f001 ff4e 	bl	800c234 <_calloc_r>
 800a398:	b160      	cbz	r0, 800a3b4 <_Balloc+0x64>
 800a39a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a39e:	e00e      	b.n	800a3be <_Balloc+0x6e>
 800a3a0:	2221      	movs	r2, #33	@ 0x21
 800a3a2:	2104      	movs	r1, #4
 800a3a4:	4620      	mov	r0, r4
 800a3a6:	f001 ff45 	bl	800c234 <_calloc_r>
 800a3aa:	69e3      	ldr	r3, [r4, #28]
 800a3ac:	60f0      	str	r0, [r6, #12]
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d1e4      	bne.n	800a37e <_Balloc+0x2e>
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	bd70      	pop	{r4, r5, r6, pc}
 800a3b8:	6802      	ldr	r2, [r0, #0]
 800a3ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a3be:	2300      	movs	r3, #0
 800a3c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a3c4:	e7f7      	b.n	800a3b6 <_Balloc+0x66>
 800a3c6:	bf00      	nop
 800a3c8:	0800cb82 	.word	0x0800cb82
 800a3cc:	0800cc02 	.word	0x0800cc02

0800a3d0 <_Bfree>:
 800a3d0:	b570      	push	{r4, r5, r6, lr}
 800a3d2:	69c6      	ldr	r6, [r0, #28]
 800a3d4:	4605      	mov	r5, r0
 800a3d6:	460c      	mov	r4, r1
 800a3d8:	b976      	cbnz	r6, 800a3f8 <_Bfree+0x28>
 800a3da:	2010      	movs	r0, #16
 800a3dc:	f7ff ff02 	bl	800a1e4 <malloc>
 800a3e0:	4602      	mov	r2, r0
 800a3e2:	61e8      	str	r0, [r5, #28]
 800a3e4:	b920      	cbnz	r0, 800a3f0 <_Bfree+0x20>
 800a3e6:	4b09      	ldr	r3, [pc, #36]	@ (800a40c <_Bfree+0x3c>)
 800a3e8:	4809      	ldr	r0, [pc, #36]	@ (800a410 <_Bfree+0x40>)
 800a3ea:	218f      	movs	r1, #143	@ 0x8f
 800a3ec:	f001 ff04 	bl	800c1f8 <__assert_func>
 800a3f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3f4:	6006      	str	r6, [r0, #0]
 800a3f6:	60c6      	str	r6, [r0, #12]
 800a3f8:	b13c      	cbz	r4, 800a40a <_Bfree+0x3a>
 800a3fa:	69eb      	ldr	r3, [r5, #28]
 800a3fc:	6862      	ldr	r2, [r4, #4]
 800a3fe:	68db      	ldr	r3, [r3, #12]
 800a400:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a404:	6021      	str	r1, [r4, #0]
 800a406:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a40a:	bd70      	pop	{r4, r5, r6, pc}
 800a40c:	0800cb82 	.word	0x0800cb82
 800a410:	0800cc02 	.word	0x0800cc02

0800a414 <__multadd>:
 800a414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a418:	690d      	ldr	r5, [r1, #16]
 800a41a:	4607      	mov	r7, r0
 800a41c:	460c      	mov	r4, r1
 800a41e:	461e      	mov	r6, r3
 800a420:	f101 0c14 	add.w	ip, r1, #20
 800a424:	2000      	movs	r0, #0
 800a426:	f8dc 3000 	ldr.w	r3, [ip]
 800a42a:	b299      	uxth	r1, r3
 800a42c:	fb02 6101 	mla	r1, r2, r1, r6
 800a430:	0c1e      	lsrs	r6, r3, #16
 800a432:	0c0b      	lsrs	r3, r1, #16
 800a434:	fb02 3306 	mla	r3, r2, r6, r3
 800a438:	b289      	uxth	r1, r1
 800a43a:	3001      	adds	r0, #1
 800a43c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a440:	4285      	cmp	r5, r0
 800a442:	f84c 1b04 	str.w	r1, [ip], #4
 800a446:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a44a:	dcec      	bgt.n	800a426 <__multadd+0x12>
 800a44c:	b30e      	cbz	r6, 800a492 <__multadd+0x7e>
 800a44e:	68a3      	ldr	r3, [r4, #8]
 800a450:	42ab      	cmp	r3, r5
 800a452:	dc19      	bgt.n	800a488 <__multadd+0x74>
 800a454:	6861      	ldr	r1, [r4, #4]
 800a456:	4638      	mov	r0, r7
 800a458:	3101      	adds	r1, #1
 800a45a:	f7ff ff79 	bl	800a350 <_Balloc>
 800a45e:	4680      	mov	r8, r0
 800a460:	b928      	cbnz	r0, 800a46e <__multadd+0x5a>
 800a462:	4602      	mov	r2, r0
 800a464:	4b0c      	ldr	r3, [pc, #48]	@ (800a498 <__multadd+0x84>)
 800a466:	480d      	ldr	r0, [pc, #52]	@ (800a49c <__multadd+0x88>)
 800a468:	21ba      	movs	r1, #186	@ 0xba
 800a46a:	f001 fec5 	bl	800c1f8 <__assert_func>
 800a46e:	6922      	ldr	r2, [r4, #16]
 800a470:	3202      	adds	r2, #2
 800a472:	f104 010c 	add.w	r1, r4, #12
 800a476:	0092      	lsls	r2, r2, #2
 800a478:	300c      	adds	r0, #12
 800a47a:	f001 fea5 	bl	800c1c8 <memcpy>
 800a47e:	4621      	mov	r1, r4
 800a480:	4638      	mov	r0, r7
 800a482:	f7ff ffa5 	bl	800a3d0 <_Bfree>
 800a486:	4644      	mov	r4, r8
 800a488:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a48c:	3501      	adds	r5, #1
 800a48e:	615e      	str	r6, [r3, #20]
 800a490:	6125      	str	r5, [r4, #16]
 800a492:	4620      	mov	r0, r4
 800a494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a498:	0800cbf1 	.word	0x0800cbf1
 800a49c:	0800cc02 	.word	0x0800cc02

0800a4a0 <__s2b>:
 800a4a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4a4:	460c      	mov	r4, r1
 800a4a6:	4615      	mov	r5, r2
 800a4a8:	461f      	mov	r7, r3
 800a4aa:	2209      	movs	r2, #9
 800a4ac:	3308      	adds	r3, #8
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4b4:	2100      	movs	r1, #0
 800a4b6:	2201      	movs	r2, #1
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	db09      	blt.n	800a4d0 <__s2b+0x30>
 800a4bc:	4630      	mov	r0, r6
 800a4be:	f7ff ff47 	bl	800a350 <_Balloc>
 800a4c2:	b940      	cbnz	r0, 800a4d6 <__s2b+0x36>
 800a4c4:	4602      	mov	r2, r0
 800a4c6:	4b19      	ldr	r3, [pc, #100]	@ (800a52c <__s2b+0x8c>)
 800a4c8:	4819      	ldr	r0, [pc, #100]	@ (800a530 <__s2b+0x90>)
 800a4ca:	21d3      	movs	r1, #211	@ 0xd3
 800a4cc:	f001 fe94 	bl	800c1f8 <__assert_func>
 800a4d0:	0052      	lsls	r2, r2, #1
 800a4d2:	3101      	adds	r1, #1
 800a4d4:	e7f0      	b.n	800a4b8 <__s2b+0x18>
 800a4d6:	9b08      	ldr	r3, [sp, #32]
 800a4d8:	6143      	str	r3, [r0, #20]
 800a4da:	2d09      	cmp	r5, #9
 800a4dc:	f04f 0301 	mov.w	r3, #1
 800a4e0:	6103      	str	r3, [r0, #16]
 800a4e2:	dd16      	ble.n	800a512 <__s2b+0x72>
 800a4e4:	f104 0909 	add.w	r9, r4, #9
 800a4e8:	46c8      	mov	r8, r9
 800a4ea:	442c      	add	r4, r5
 800a4ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a4f0:	4601      	mov	r1, r0
 800a4f2:	3b30      	subs	r3, #48	@ 0x30
 800a4f4:	220a      	movs	r2, #10
 800a4f6:	4630      	mov	r0, r6
 800a4f8:	f7ff ff8c 	bl	800a414 <__multadd>
 800a4fc:	45a0      	cmp	r8, r4
 800a4fe:	d1f5      	bne.n	800a4ec <__s2b+0x4c>
 800a500:	f1a5 0408 	sub.w	r4, r5, #8
 800a504:	444c      	add	r4, r9
 800a506:	1b2d      	subs	r5, r5, r4
 800a508:	1963      	adds	r3, r4, r5
 800a50a:	42bb      	cmp	r3, r7
 800a50c:	db04      	blt.n	800a518 <__s2b+0x78>
 800a50e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a512:	340a      	adds	r4, #10
 800a514:	2509      	movs	r5, #9
 800a516:	e7f6      	b.n	800a506 <__s2b+0x66>
 800a518:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a51c:	4601      	mov	r1, r0
 800a51e:	3b30      	subs	r3, #48	@ 0x30
 800a520:	220a      	movs	r2, #10
 800a522:	4630      	mov	r0, r6
 800a524:	f7ff ff76 	bl	800a414 <__multadd>
 800a528:	e7ee      	b.n	800a508 <__s2b+0x68>
 800a52a:	bf00      	nop
 800a52c:	0800cbf1 	.word	0x0800cbf1
 800a530:	0800cc02 	.word	0x0800cc02

0800a534 <__hi0bits>:
 800a534:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a538:	4603      	mov	r3, r0
 800a53a:	bf36      	itet	cc
 800a53c:	0403      	lslcc	r3, r0, #16
 800a53e:	2000      	movcs	r0, #0
 800a540:	2010      	movcc	r0, #16
 800a542:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a546:	bf3c      	itt	cc
 800a548:	021b      	lslcc	r3, r3, #8
 800a54a:	3008      	addcc	r0, #8
 800a54c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a550:	bf3c      	itt	cc
 800a552:	011b      	lslcc	r3, r3, #4
 800a554:	3004      	addcc	r0, #4
 800a556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a55a:	bf3c      	itt	cc
 800a55c:	009b      	lslcc	r3, r3, #2
 800a55e:	3002      	addcc	r0, #2
 800a560:	2b00      	cmp	r3, #0
 800a562:	db05      	blt.n	800a570 <__hi0bits+0x3c>
 800a564:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a568:	f100 0001 	add.w	r0, r0, #1
 800a56c:	bf08      	it	eq
 800a56e:	2020      	moveq	r0, #32
 800a570:	4770      	bx	lr

0800a572 <__lo0bits>:
 800a572:	6803      	ldr	r3, [r0, #0]
 800a574:	4602      	mov	r2, r0
 800a576:	f013 0007 	ands.w	r0, r3, #7
 800a57a:	d00b      	beq.n	800a594 <__lo0bits+0x22>
 800a57c:	07d9      	lsls	r1, r3, #31
 800a57e:	d421      	bmi.n	800a5c4 <__lo0bits+0x52>
 800a580:	0798      	lsls	r0, r3, #30
 800a582:	bf49      	itett	mi
 800a584:	085b      	lsrmi	r3, r3, #1
 800a586:	089b      	lsrpl	r3, r3, #2
 800a588:	2001      	movmi	r0, #1
 800a58a:	6013      	strmi	r3, [r2, #0]
 800a58c:	bf5c      	itt	pl
 800a58e:	6013      	strpl	r3, [r2, #0]
 800a590:	2002      	movpl	r0, #2
 800a592:	4770      	bx	lr
 800a594:	b299      	uxth	r1, r3
 800a596:	b909      	cbnz	r1, 800a59c <__lo0bits+0x2a>
 800a598:	0c1b      	lsrs	r3, r3, #16
 800a59a:	2010      	movs	r0, #16
 800a59c:	b2d9      	uxtb	r1, r3
 800a59e:	b909      	cbnz	r1, 800a5a4 <__lo0bits+0x32>
 800a5a0:	3008      	adds	r0, #8
 800a5a2:	0a1b      	lsrs	r3, r3, #8
 800a5a4:	0719      	lsls	r1, r3, #28
 800a5a6:	bf04      	itt	eq
 800a5a8:	091b      	lsreq	r3, r3, #4
 800a5aa:	3004      	addeq	r0, #4
 800a5ac:	0799      	lsls	r1, r3, #30
 800a5ae:	bf04      	itt	eq
 800a5b0:	089b      	lsreq	r3, r3, #2
 800a5b2:	3002      	addeq	r0, #2
 800a5b4:	07d9      	lsls	r1, r3, #31
 800a5b6:	d403      	bmi.n	800a5c0 <__lo0bits+0x4e>
 800a5b8:	085b      	lsrs	r3, r3, #1
 800a5ba:	f100 0001 	add.w	r0, r0, #1
 800a5be:	d003      	beq.n	800a5c8 <__lo0bits+0x56>
 800a5c0:	6013      	str	r3, [r2, #0]
 800a5c2:	4770      	bx	lr
 800a5c4:	2000      	movs	r0, #0
 800a5c6:	4770      	bx	lr
 800a5c8:	2020      	movs	r0, #32
 800a5ca:	4770      	bx	lr

0800a5cc <__i2b>:
 800a5cc:	b510      	push	{r4, lr}
 800a5ce:	460c      	mov	r4, r1
 800a5d0:	2101      	movs	r1, #1
 800a5d2:	f7ff febd 	bl	800a350 <_Balloc>
 800a5d6:	4602      	mov	r2, r0
 800a5d8:	b928      	cbnz	r0, 800a5e6 <__i2b+0x1a>
 800a5da:	4b05      	ldr	r3, [pc, #20]	@ (800a5f0 <__i2b+0x24>)
 800a5dc:	4805      	ldr	r0, [pc, #20]	@ (800a5f4 <__i2b+0x28>)
 800a5de:	f240 1145 	movw	r1, #325	@ 0x145
 800a5e2:	f001 fe09 	bl	800c1f8 <__assert_func>
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	6144      	str	r4, [r0, #20]
 800a5ea:	6103      	str	r3, [r0, #16]
 800a5ec:	bd10      	pop	{r4, pc}
 800a5ee:	bf00      	nop
 800a5f0:	0800cbf1 	.word	0x0800cbf1
 800a5f4:	0800cc02 	.word	0x0800cc02

0800a5f8 <__multiply>:
 800a5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5fc:	4614      	mov	r4, r2
 800a5fe:	690a      	ldr	r2, [r1, #16]
 800a600:	6923      	ldr	r3, [r4, #16]
 800a602:	429a      	cmp	r2, r3
 800a604:	bfa8      	it	ge
 800a606:	4623      	movge	r3, r4
 800a608:	460f      	mov	r7, r1
 800a60a:	bfa4      	itt	ge
 800a60c:	460c      	movge	r4, r1
 800a60e:	461f      	movge	r7, r3
 800a610:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a614:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a618:	68a3      	ldr	r3, [r4, #8]
 800a61a:	6861      	ldr	r1, [r4, #4]
 800a61c:	eb0a 0609 	add.w	r6, sl, r9
 800a620:	42b3      	cmp	r3, r6
 800a622:	b085      	sub	sp, #20
 800a624:	bfb8      	it	lt
 800a626:	3101      	addlt	r1, #1
 800a628:	f7ff fe92 	bl	800a350 <_Balloc>
 800a62c:	b930      	cbnz	r0, 800a63c <__multiply+0x44>
 800a62e:	4602      	mov	r2, r0
 800a630:	4b44      	ldr	r3, [pc, #272]	@ (800a744 <__multiply+0x14c>)
 800a632:	4845      	ldr	r0, [pc, #276]	@ (800a748 <__multiply+0x150>)
 800a634:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a638:	f001 fdde 	bl	800c1f8 <__assert_func>
 800a63c:	f100 0514 	add.w	r5, r0, #20
 800a640:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a644:	462b      	mov	r3, r5
 800a646:	2200      	movs	r2, #0
 800a648:	4543      	cmp	r3, r8
 800a64a:	d321      	bcc.n	800a690 <__multiply+0x98>
 800a64c:	f107 0114 	add.w	r1, r7, #20
 800a650:	f104 0214 	add.w	r2, r4, #20
 800a654:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a658:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a65c:	9302      	str	r3, [sp, #8]
 800a65e:	1b13      	subs	r3, r2, r4
 800a660:	3b15      	subs	r3, #21
 800a662:	f023 0303 	bic.w	r3, r3, #3
 800a666:	3304      	adds	r3, #4
 800a668:	f104 0715 	add.w	r7, r4, #21
 800a66c:	42ba      	cmp	r2, r7
 800a66e:	bf38      	it	cc
 800a670:	2304      	movcc	r3, #4
 800a672:	9301      	str	r3, [sp, #4]
 800a674:	9b02      	ldr	r3, [sp, #8]
 800a676:	9103      	str	r1, [sp, #12]
 800a678:	428b      	cmp	r3, r1
 800a67a:	d80c      	bhi.n	800a696 <__multiply+0x9e>
 800a67c:	2e00      	cmp	r6, #0
 800a67e:	dd03      	ble.n	800a688 <__multiply+0x90>
 800a680:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a684:	2b00      	cmp	r3, #0
 800a686:	d05b      	beq.n	800a740 <__multiply+0x148>
 800a688:	6106      	str	r6, [r0, #16]
 800a68a:	b005      	add	sp, #20
 800a68c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a690:	f843 2b04 	str.w	r2, [r3], #4
 800a694:	e7d8      	b.n	800a648 <__multiply+0x50>
 800a696:	f8b1 a000 	ldrh.w	sl, [r1]
 800a69a:	f1ba 0f00 	cmp.w	sl, #0
 800a69e:	d024      	beq.n	800a6ea <__multiply+0xf2>
 800a6a0:	f104 0e14 	add.w	lr, r4, #20
 800a6a4:	46a9      	mov	r9, r5
 800a6a6:	f04f 0c00 	mov.w	ip, #0
 800a6aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a6ae:	f8d9 3000 	ldr.w	r3, [r9]
 800a6b2:	fa1f fb87 	uxth.w	fp, r7
 800a6b6:	b29b      	uxth	r3, r3
 800a6b8:	fb0a 330b 	mla	r3, sl, fp, r3
 800a6bc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a6c0:	f8d9 7000 	ldr.w	r7, [r9]
 800a6c4:	4463      	add	r3, ip
 800a6c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a6ca:	fb0a c70b 	mla	r7, sl, fp, ip
 800a6ce:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a6d2:	b29b      	uxth	r3, r3
 800a6d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a6d8:	4572      	cmp	r2, lr
 800a6da:	f849 3b04 	str.w	r3, [r9], #4
 800a6de:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a6e2:	d8e2      	bhi.n	800a6aa <__multiply+0xb2>
 800a6e4:	9b01      	ldr	r3, [sp, #4]
 800a6e6:	f845 c003 	str.w	ip, [r5, r3]
 800a6ea:	9b03      	ldr	r3, [sp, #12]
 800a6ec:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a6f0:	3104      	adds	r1, #4
 800a6f2:	f1b9 0f00 	cmp.w	r9, #0
 800a6f6:	d021      	beq.n	800a73c <__multiply+0x144>
 800a6f8:	682b      	ldr	r3, [r5, #0]
 800a6fa:	f104 0c14 	add.w	ip, r4, #20
 800a6fe:	46ae      	mov	lr, r5
 800a700:	f04f 0a00 	mov.w	sl, #0
 800a704:	f8bc b000 	ldrh.w	fp, [ip]
 800a708:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a70c:	fb09 770b 	mla	r7, r9, fp, r7
 800a710:	4457      	add	r7, sl
 800a712:	b29b      	uxth	r3, r3
 800a714:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a718:	f84e 3b04 	str.w	r3, [lr], #4
 800a71c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a720:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a724:	f8be 3000 	ldrh.w	r3, [lr]
 800a728:	fb09 330a 	mla	r3, r9, sl, r3
 800a72c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a730:	4562      	cmp	r2, ip
 800a732:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a736:	d8e5      	bhi.n	800a704 <__multiply+0x10c>
 800a738:	9f01      	ldr	r7, [sp, #4]
 800a73a:	51eb      	str	r3, [r5, r7]
 800a73c:	3504      	adds	r5, #4
 800a73e:	e799      	b.n	800a674 <__multiply+0x7c>
 800a740:	3e01      	subs	r6, #1
 800a742:	e79b      	b.n	800a67c <__multiply+0x84>
 800a744:	0800cbf1 	.word	0x0800cbf1
 800a748:	0800cc02 	.word	0x0800cc02

0800a74c <__pow5mult>:
 800a74c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a750:	4615      	mov	r5, r2
 800a752:	f012 0203 	ands.w	r2, r2, #3
 800a756:	4607      	mov	r7, r0
 800a758:	460e      	mov	r6, r1
 800a75a:	d007      	beq.n	800a76c <__pow5mult+0x20>
 800a75c:	4c25      	ldr	r4, [pc, #148]	@ (800a7f4 <__pow5mult+0xa8>)
 800a75e:	3a01      	subs	r2, #1
 800a760:	2300      	movs	r3, #0
 800a762:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a766:	f7ff fe55 	bl	800a414 <__multadd>
 800a76a:	4606      	mov	r6, r0
 800a76c:	10ad      	asrs	r5, r5, #2
 800a76e:	d03d      	beq.n	800a7ec <__pow5mult+0xa0>
 800a770:	69fc      	ldr	r4, [r7, #28]
 800a772:	b97c      	cbnz	r4, 800a794 <__pow5mult+0x48>
 800a774:	2010      	movs	r0, #16
 800a776:	f7ff fd35 	bl	800a1e4 <malloc>
 800a77a:	4602      	mov	r2, r0
 800a77c:	61f8      	str	r0, [r7, #28]
 800a77e:	b928      	cbnz	r0, 800a78c <__pow5mult+0x40>
 800a780:	4b1d      	ldr	r3, [pc, #116]	@ (800a7f8 <__pow5mult+0xac>)
 800a782:	481e      	ldr	r0, [pc, #120]	@ (800a7fc <__pow5mult+0xb0>)
 800a784:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a788:	f001 fd36 	bl	800c1f8 <__assert_func>
 800a78c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a790:	6004      	str	r4, [r0, #0]
 800a792:	60c4      	str	r4, [r0, #12]
 800a794:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a798:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a79c:	b94c      	cbnz	r4, 800a7b2 <__pow5mult+0x66>
 800a79e:	f240 2171 	movw	r1, #625	@ 0x271
 800a7a2:	4638      	mov	r0, r7
 800a7a4:	f7ff ff12 	bl	800a5cc <__i2b>
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	f8c8 0008 	str.w	r0, [r8, #8]
 800a7ae:	4604      	mov	r4, r0
 800a7b0:	6003      	str	r3, [r0, #0]
 800a7b2:	f04f 0900 	mov.w	r9, #0
 800a7b6:	07eb      	lsls	r3, r5, #31
 800a7b8:	d50a      	bpl.n	800a7d0 <__pow5mult+0x84>
 800a7ba:	4631      	mov	r1, r6
 800a7bc:	4622      	mov	r2, r4
 800a7be:	4638      	mov	r0, r7
 800a7c0:	f7ff ff1a 	bl	800a5f8 <__multiply>
 800a7c4:	4631      	mov	r1, r6
 800a7c6:	4680      	mov	r8, r0
 800a7c8:	4638      	mov	r0, r7
 800a7ca:	f7ff fe01 	bl	800a3d0 <_Bfree>
 800a7ce:	4646      	mov	r6, r8
 800a7d0:	106d      	asrs	r5, r5, #1
 800a7d2:	d00b      	beq.n	800a7ec <__pow5mult+0xa0>
 800a7d4:	6820      	ldr	r0, [r4, #0]
 800a7d6:	b938      	cbnz	r0, 800a7e8 <__pow5mult+0x9c>
 800a7d8:	4622      	mov	r2, r4
 800a7da:	4621      	mov	r1, r4
 800a7dc:	4638      	mov	r0, r7
 800a7de:	f7ff ff0b 	bl	800a5f8 <__multiply>
 800a7e2:	6020      	str	r0, [r4, #0]
 800a7e4:	f8c0 9000 	str.w	r9, [r0]
 800a7e8:	4604      	mov	r4, r0
 800a7ea:	e7e4      	b.n	800a7b6 <__pow5mult+0x6a>
 800a7ec:	4630      	mov	r0, r6
 800a7ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7f2:	bf00      	nop
 800a7f4:	0800cc5c 	.word	0x0800cc5c
 800a7f8:	0800cb82 	.word	0x0800cb82
 800a7fc:	0800cc02 	.word	0x0800cc02

0800a800 <__lshift>:
 800a800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a804:	460c      	mov	r4, r1
 800a806:	6849      	ldr	r1, [r1, #4]
 800a808:	6923      	ldr	r3, [r4, #16]
 800a80a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a80e:	68a3      	ldr	r3, [r4, #8]
 800a810:	4607      	mov	r7, r0
 800a812:	4691      	mov	r9, r2
 800a814:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a818:	f108 0601 	add.w	r6, r8, #1
 800a81c:	42b3      	cmp	r3, r6
 800a81e:	db0b      	blt.n	800a838 <__lshift+0x38>
 800a820:	4638      	mov	r0, r7
 800a822:	f7ff fd95 	bl	800a350 <_Balloc>
 800a826:	4605      	mov	r5, r0
 800a828:	b948      	cbnz	r0, 800a83e <__lshift+0x3e>
 800a82a:	4602      	mov	r2, r0
 800a82c:	4b28      	ldr	r3, [pc, #160]	@ (800a8d0 <__lshift+0xd0>)
 800a82e:	4829      	ldr	r0, [pc, #164]	@ (800a8d4 <__lshift+0xd4>)
 800a830:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a834:	f001 fce0 	bl	800c1f8 <__assert_func>
 800a838:	3101      	adds	r1, #1
 800a83a:	005b      	lsls	r3, r3, #1
 800a83c:	e7ee      	b.n	800a81c <__lshift+0x1c>
 800a83e:	2300      	movs	r3, #0
 800a840:	f100 0114 	add.w	r1, r0, #20
 800a844:	f100 0210 	add.w	r2, r0, #16
 800a848:	4618      	mov	r0, r3
 800a84a:	4553      	cmp	r3, sl
 800a84c:	db33      	blt.n	800a8b6 <__lshift+0xb6>
 800a84e:	6920      	ldr	r0, [r4, #16]
 800a850:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a854:	f104 0314 	add.w	r3, r4, #20
 800a858:	f019 091f 	ands.w	r9, r9, #31
 800a85c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a860:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a864:	d02b      	beq.n	800a8be <__lshift+0xbe>
 800a866:	f1c9 0e20 	rsb	lr, r9, #32
 800a86a:	468a      	mov	sl, r1
 800a86c:	2200      	movs	r2, #0
 800a86e:	6818      	ldr	r0, [r3, #0]
 800a870:	fa00 f009 	lsl.w	r0, r0, r9
 800a874:	4310      	orrs	r0, r2
 800a876:	f84a 0b04 	str.w	r0, [sl], #4
 800a87a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a87e:	459c      	cmp	ip, r3
 800a880:	fa22 f20e 	lsr.w	r2, r2, lr
 800a884:	d8f3      	bhi.n	800a86e <__lshift+0x6e>
 800a886:	ebac 0304 	sub.w	r3, ip, r4
 800a88a:	3b15      	subs	r3, #21
 800a88c:	f023 0303 	bic.w	r3, r3, #3
 800a890:	3304      	adds	r3, #4
 800a892:	f104 0015 	add.w	r0, r4, #21
 800a896:	4584      	cmp	ip, r0
 800a898:	bf38      	it	cc
 800a89a:	2304      	movcc	r3, #4
 800a89c:	50ca      	str	r2, [r1, r3]
 800a89e:	b10a      	cbz	r2, 800a8a4 <__lshift+0xa4>
 800a8a0:	f108 0602 	add.w	r6, r8, #2
 800a8a4:	3e01      	subs	r6, #1
 800a8a6:	4638      	mov	r0, r7
 800a8a8:	612e      	str	r6, [r5, #16]
 800a8aa:	4621      	mov	r1, r4
 800a8ac:	f7ff fd90 	bl	800a3d0 <_Bfree>
 800a8b0:	4628      	mov	r0, r5
 800a8b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8b6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a8ba:	3301      	adds	r3, #1
 800a8bc:	e7c5      	b.n	800a84a <__lshift+0x4a>
 800a8be:	3904      	subs	r1, #4
 800a8c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8c4:	f841 2f04 	str.w	r2, [r1, #4]!
 800a8c8:	459c      	cmp	ip, r3
 800a8ca:	d8f9      	bhi.n	800a8c0 <__lshift+0xc0>
 800a8cc:	e7ea      	b.n	800a8a4 <__lshift+0xa4>
 800a8ce:	bf00      	nop
 800a8d0:	0800cbf1 	.word	0x0800cbf1
 800a8d4:	0800cc02 	.word	0x0800cc02

0800a8d8 <__mcmp>:
 800a8d8:	690a      	ldr	r2, [r1, #16]
 800a8da:	4603      	mov	r3, r0
 800a8dc:	6900      	ldr	r0, [r0, #16]
 800a8de:	1a80      	subs	r0, r0, r2
 800a8e0:	b530      	push	{r4, r5, lr}
 800a8e2:	d10e      	bne.n	800a902 <__mcmp+0x2a>
 800a8e4:	3314      	adds	r3, #20
 800a8e6:	3114      	adds	r1, #20
 800a8e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a8ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a8f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a8f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a8f8:	4295      	cmp	r5, r2
 800a8fa:	d003      	beq.n	800a904 <__mcmp+0x2c>
 800a8fc:	d205      	bcs.n	800a90a <__mcmp+0x32>
 800a8fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a902:	bd30      	pop	{r4, r5, pc}
 800a904:	42a3      	cmp	r3, r4
 800a906:	d3f3      	bcc.n	800a8f0 <__mcmp+0x18>
 800a908:	e7fb      	b.n	800a902 <__mcmp+0x2a>
 800a90a:	2001      	movs	r0, #1
 800a90c:	e7f9      	b.n	800a902 <__mcmp+0x2a>
	...

0800a910 <__mdiff>:
 800a910:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a914:	4689      	mov	r9, r1
 800a916:	4606      	mov	r6, r0
 800a918:	4611      	mov	r1, r2
 800a91a:	4648      	mov	r0, r9
 800a91c:	4614      	mov	r4, r2
 800a91e:	f7ff ffdb 	bl	800a8d8 <__mcmp>
 800a922:	1e05      	subs	r5, r0, #0
 800a924:	d112      	bne.n	800a94c <__mdiff+0x3c>
 800a926:	4629      	mov	r1, r5
 800a928:	4630      	mov	r0, r6
 800a92a:	f7ff fd11 	bl	800a350 <_Balloc>
 800a92e:	4602      	mov	r2, r0
 800a930:	b928      	cbnz	r0, 800a93e <__mdiff+0x2e>
 800a932:	4b3f      	ldr	r3, [pc, #252]	@ (800aa30 <__mdiff+0x120>)
 800a934:	f240 2137 	movw	r1, #567	@ 0x237
 800a938:	483e      	ldr	r0, [pc, #248]	@ (800aa34 <__mdiff+0x124>)
 800a93a:	f001 fc5d 	bl	800c1f8 <__assert_func>
 800a93e:	2301      	movs	r3, #1
 800a940:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a944:	4610      	mov	r0, r2
 800a946:	b003      	add	sp, #12
 800a948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a94c:	bfbc      	itt	lt
 800a94e:	464b      	movlt	r3, r9
 800a950:	46a1      	movlt	r9, r4
 800a952:	4630      	mov	r0, r6
 800a954:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a958:	bfba      	itte	lt
 800a95a:	461c      	movlt	r4, r3
 800a95c:	2501      	movlt	r5, #1
 800a95e:	2500      	movge	r5, #0
 800a960:	f7ff fcf6 	bl	800a350 <_Balloc>
 800a964:	4602      	mov	r2, r0
 800a966:	b918      	cbnz	r0, 800a970 <__mdiff+0x60>
 800a968:	4b31      	ldr	r3, [pc, #196]	@ (800aa30 <__mdiff+0x120>)
 800a96a:	f240 2145 	movw	r1, #581	@ 0x245
 800a96e:	e7e3      	b.n	800a938 <__mdiff+0x28>
 800a970:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a974:	6926      	ldr	r6, [r4, #16]
 800a976:	60c5      	str	r5, [r0, #12]
 800a978:	f109 0310 	add.w	r3, r9, #16
 800a97c:	f109 0514 	add.w	r5, r9, #20
 800a980:	f104 0e14 	add.w	lr, r4, #20
 800a984:	f100 0b14 	add.w	fp, r0, #20
 800a988:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a98c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a990:	9301      	str	r3, [sp, #4]
 800a992:	46d9      	mov	r9, fp
 800a994:	f04f 0c00 	mov.w	ip, #0
 800a998:	9b01      	ldr	r3, [sp, #4]
 800a99a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a99e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a9a2:	9301      	str	r3, [sp, #4]
 800a9a4:	fa1f f38a 	uxth.w	r3, sl
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	b283      	uxth	r3, r0
 800a9ac:	1acb      	subs	r3, r1, r3
 800a9ae:	0c00      	lsrs	r0, r0, #16
 800a9b0:	4463      	add	r3, ip
 800a9b2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a9b6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a9ba:	b29b      	uxth	r3, r3
 800a9bc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a9c0:	4576      	cmp	r6, lr
 800a9c2:	f849 3b04 	str.w	r3, [r9], #4
 800a9c6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a9ca:	d8e5      	bhi.n	800a998 <__mdiff+0x88>
 800a9cc:	1b33      	subs	r3, r6, r4
 800a9ce:	3b15      	subs	r3, #21
 800a9d0:	f023 0303 	bic.w	r3, r3, #3
 800a9d4:	3415      	adds	r4, #21
 800a9d6:	3304      	adds	r3, #4
 800a9d8:	42a6      	cmp	r6, r4
 800a9da:	bf38      	it	cc
 800a9dc:	2304      	movcc	r3, #4
 800a9de:	441d      	add	r5, r3
 800a9e0:	445b      	add	r3, fp
 800a9e2:	461e      	mov	r6, r3
 800a9e4:	462c      	mov	r4, r5
 800a9e6:	4544      	cmp	r4, r8
 800a9e8:	d30e      	bcc.n	800aa08 <__mdiff+0xf8>
 800a9ea:	f108 0103 	add.w	r1, r8, #3
 800a9ee:	1b49      	subs	r1, r1, r5
 800a9f0:	f021 0103 	bic.w	r1, r1, #3
 800a9f4:	3d03      	subs	r5, #3
 800a9f6:	45a8      	cmp	r8, r5
 800a9f8:	bf38      	it	cc
 800a9fa:	2100      	movcc	r1, #0
 800a9fc:	440b      	add	r3, r1
 800a9fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa02:	b191      	cbz	r1, 800aa2a <__mdiff+0x11a>
 800aa04:	6117      	str	r7, [r2, #16]
 800aa06:	e79d      	b.n	800a944 <__mdiff+0x34>
 800aa08:	f854 1b04 	ldr.w	r1, [r4], #4
 800aa0c:	46e6      	mov	lr, ip
 800aa0e:	0c08      	lsrs	r0, r1, #16
 800aa10:	fa1c fc81 	uxtah	ip, ip, r1
 800aa14:	4471      	add	r1, lr
 800aa16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aa1a:	b289      	uxth	r1, r1
 800aa1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aa20:	f846 1b04 	str.w	r1, [r6], #4
 800aa24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aa28:	e7dd      	b.n	800a9e6 <__mdiff+0xd6>
 800aa2a:	3f01      	subs	r7, #1
 800aa2c:	e7e7      	b.n	800a9fe <__mdiff+0xee>
 800aa2e:	bf00      	nop
 800aa30:	0800cbf1 	.word	0x0800cbf1
 800aa34:	0800cc02 	.word	0x0800cc02

0800aa38 <__ulp>:
 800aa38:	b082      	sub	sp, #8
 800aa3a:	ed8d 0b00 	vstr	d0, [sp]
 800aa3e:	9a01      	ldr	r2, [sp, #4]
 800aa40:	4b0f      	ldr	r3, [pc, #60]	@ (800aa80 <__ulp+0x48>)
 800aa42:	4013      	ands	r3, r2
 800aa44:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	dc08      	bgt.n	800aa5e <__ulp+0x26>
 800aa4c:	425b      	negs	r3, r3
 800aa4e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800aa52:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aa56:	da04      	bge.n	800aa62 <__ulp+0x2a>
 800aa58:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aa5c:	4113      	asrs	r3, r2
 800aa5e:	2200      	movs	r2, #0
 800aa60:	e008      	b.n	800aa74 <__ulp+0x3c>
 800aa62:	f1a2 0314 	sub.w	r3, r2, #20
 800aa66:	2b1e      	cmp	r3, #30
 800aa68:	bfda      	itte	le
 800aa6a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800aa6e:	40da      	lsrle	r2, r3
 800aa70:	2201      	movgt	r2, #1
 800aa72:	2300      	movs	r3, #0
 800aa74:	4619      	mov	r1, r3
 800aa76:	4610      	mov	r0, r2
 800aa78:	ec41 0b10 	vmov	d0, r0, r1
 800aa7c:	b002      	add	sp, #8
 800aa7e:	4770      	bx	lr
 800aa80:	7ff00000 	.word	0x7ff00000

0800aa84 <__b2d>:
 800aa84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa88:	6906      	ldr	r6, [r0, #16]
 800aa8a:	f100 0814 	add.w	r8, r0, #20
 800aa8e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800aa92:	1f37      	subs	r7, r6, #4
 800aa94:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aa98:	4610      	mov	r0, r2
 800aa9a:	f7ff fd4b 	bl	800a534 <__hi0bits>
 800aa9e:	f1c0 0320 	rsb	r3, r0, #32
 800aaa2:	280a      	cmp	r0, #10
 800aaa4:	600b      	str	r3, [r1, #0]
 800aaa6:	491b      	ldr	r1, [pc, #108]	@ (800ab14 <__b2d+0x90>)
 800aaa8:	dc15      	bgt.n	800aad6 <__b2d+0x52>
 800aaaa:	f1c0 0c0b 	rsb	ip, r0, #11
 800aaae:	fa22 f30c 	lsr.w	r3, r2, ip
 800aab2:	45b8      	cmp	r8, r7
 800aab4:	ea43 0501 	orr.w	r5, r3, r1
 800aab8:	bf34      	ite	cc
 800aaba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aabe:	2300      	movcs	r3, #0
 800aac0:	3015      	adds	r0, #21
 800aac2:	fa02 f000 	lsl.w	r0, r2, r0
 800aac6:	fa23 f30c 	lsr.w	r3, r3, ip
 800aaca:	4303      	orrs	r3, r0
 800aacc:	461c      	mov	r4, r3
 800aace:	ec45 4b10 	vmov	d0, r4, r5
 800aad2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aad6:	45b8      	cmp	r8, r7
 800aad8:	bf3a      	itte	cc
 800aada:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aade:	f1a6 0708 	subcc.w	r7, r6, #8
 800aae2:	2300      	movcs	r3, #0
 800aae4:	380b      	subs	r0, #11
 800aae6:	d012      	beq.n	800ab0e <__b2d+0x8a>
 800aae8:	f1c0 0120 	rsb	r1, r0, #32
 800aaec:	fa23 f401 	lsr.w	r4, r3, r1
 800aaf0:	4082      	lsls	r2, r0
 800aaf2:	4322      	orrs	r2, r4
 800aaf4:	4547      	cmp	r7, r8
 800aaf6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800aafa:	bf8c      	ite	hi
 800aafc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ab00:	2200      	movls	r2, #0
 800ab02:	4083      	lsls	r3, r0
 800ab04:	40ca      	lsrs	r2, r1
 800ab06:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ab0a:	4313      	orrs	r3, r2
 800ab0c:	e7de      	b.n	800aacc <__b2d+0x48>
 800ab0e:	ea42 0501 	orr.w	r5, r2, r1
 800ab12:	e7db      	b.n	800aacc <__b2d+0x48>
 800ab14:	3ff00000 	.word	0x3ff00000

0800ab18 <__d2b>:
 800ab18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ab1c:	460f      	mov	r7, r1
 800ab1e:	2101      	movs	r1, #1
 800ab20:	ec59 8b10 	vmov	r8, r9, d0
 800ab24:	4616      	mov	r6, r2
 800ab26:	f7ff fc13 	bl	800a350 <_Balloc>
 800ab2a:	4604      	mov	r4, r0
 800ab2c:	b930      	cbnz	r0, 800ab3c <__d2b+0x24>
 800ab2e:	4602      	mov	r2, r0
 800ab30:	4b23      	ldr	r3, [pc, #140]	@ (800abc0 <__d2b+0xa8>)
 800ab32:	4824      	ldr	r0, [pc, #144]	@ (800abc4 <__d2b+0xac>)
 800ab34:	f240 310f 	movw	r1, #783	@ 0x30f
 800ab38:	f001 fb5e 	bl	800c1f8 <__assert_func>
 800ab3c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ab40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab44:	b10d      	cbz	r5, 800ab4a <__d2b+0x32>
 800ab46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab4a:	9301      	str	r3, [sp, #4]
 800ab4c:	f1b8 0300 	subs.w	r3, r8, #0
 800ab50:	d023      	beq.n	800ab9a <__d2b+0x82>
 800ab52:	4668      	mov	r0, sp
 800ab54:	9300      	str	r3, [sp, #0]
 800ab56:	f7ff fd0c 	bl	800a572 <__lo0bits>
 800ab5a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab5e:	b1d0      	cbz	r0, 800ab96 <__d2b+0x7e>
 800ab60:	f1c0 0320 	rsb	r3, r0, #32
 800ab64:	fa02 f303 	lsl.w	r3, r2, r3
 800ab68:	430b      	orrs	r3, r1
 800ab6a:	40c2      	lsrs	r2, r0
 800ab6c:	6163      	str	r3, [r4, #20]
 800ab6e:	9201      	str	r2, [sp, #4]
 800ab70:	9b01      	ldr	r3, [sp, #4]
 800ab72:	61a3      	str	r3, [r4, #24]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	bf0c      	ite	eq
 800ab78:	2201      	moveq	r2, #1
 800ab7a:	2202      	movne	r2, #2
 800ab7c:	6122      	str	r2, [r4, #16]
 800ab7e:	b1a5      	cbz	r5, 800abaa <__d2b+0x92>
 800ab80:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ab84:	4405      	add	r5, r0
 800ab86:	603d      	str	r5, [r7, #0]
 800ab88:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ab8c:	6030      	str	r0, [r6, #0]
 800ab8e:	4620      	mov	r0, r4
 800ab90:	b003      	add	sp, #12
 800ab92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab96:	6161      	str	r1, [r4, #20]
 800ab98:	e7ea      	b.n	800ab70 <__d2b+0x58>
 800ab9a:	a801      	add	r0, sp, #4
 800ab9c:	f7ff fce9 	bl	800a572 <__lo0bits>
 800aba0:	9b01      	ldr	r3, [sp, #4]
 800aba2:	6163      	str	r3, [r4, #20]
 800aba4:	3020      	adds	r0, #32
 800aba6:	2201      	movs	r2, #1
 800aba8:	e7e8      	b.n	800ab7c <__d2b+0x64>
 800abaa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800abae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800abb2:	6038      	str	r0, [r7, #0]
 800abb4:	6918      	ldr	r0, [r3, #16]
 800abb6:	f7ff fcbd 	bl	800a534 <__hi0bits>
 800abba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800abbe:	e7e5      	b.n	800ab8c <__d2b+0x74>
 800abc0:	0800cbf1 	.word	0x0800cbf1
 800abc4:	0800cc02 	.word	0x0800cc02

0800abc8 <__ratio>:
 800abc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abcc:	b085      	sub	sp, #20
 800abce:	e9cd 1000 	strd	r1, r0, [sp]
 800abd2:	a902      	add	r1, sp, #8
 800abd4:	f7ff ff56 	bl	800aa84 <__b2d>
 800abd8:	9800      	ldr	r0, [sp, #0]
 800abda:	a903      	add	r1, sp, #12
 800abdc:	ec55 4b10 	vmov	r4, r5, d0
 800abe0:	f7ff ff50 	bl	800aa84 <__b2d>
 800abe4:	9b01      	ldr	r3, [sp, #4]
 800abe6:	6919      	ldr	r1, [r3, #16]
 800abe8:	9b00      	ldr	r3, [sp, #0]
 800abea:	691b      	ldr	r3, [r3, #16]
 800abec:	1ac9      	subs	r1, r1, r3
 800abee:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800abf2:	1a9b      	subs	r3, r3, r2
 800abf4:	ec5b ab10 	vmov	sl, fp, d0
 800abf8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	bfce      	itee	gt
 800ac00:	462a      	movgt	r2, r5
 800ac02:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ac06:	465a      	movle	r2, fp
 800ac08:	462f      	mov	r7, r5
 800ac0a:	46d9      	mov	r9, fp
 800ac0c:	bfcc      	ite	gt
 800ac0e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ac12:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ac16:	464b      	mov	r3, r9
 800ac18:	4652      	mov	r2, sl
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	4639      	mov	r1, r7
 800ac1e:	f7f5 fe3d 	bl	800089c <__aeabi_ddiv>
 800ac22:	ec41 0b10 	vmov	d0, r0, r1
 800ac26:	b005      	add	sp, #20
 800ac28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ac2c <__copybits>:
 800ac2c:	3901      	subs	r1, #1
 800ac2e:	b570      	push	{r4, r5, r6, lr}
 800ac30:	1149      	asrs	r1, r1, #5
 800ac32:	6914      	ldr	r4, [r2, #16]
 800ac34:	3101      	adds	r1, #1
 800ac36:	f102 0314 	add.w	r3, r2, #20
 800ac3a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ac3e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ac42:	1f05      	subs	r5, r0, #4
 800ac44:	42a3      	cmp	r3, r4
 800ac46:	d30c      	bcc.n	800ac62 <__copybits+0x36>
 800ac48:	1aa3      	subs	r3, r4, r2
 800ac4a:	3b11      	subs	r3, #17
 800ac4c:	f023 0303 	bic.w	r3, r3, #3
 800ac50:	3211      	adds	r2, #17
 800ac52:	42a2      	cmp	r2, r4
 800ac54:	bf88      	it	hi
 800ac56:	2300      	movhi	r3, #0
 800ac58:	4418      	add	r0, r3
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	4288      	cmp	r0, r1
 800ac5e:	d305      	bcc.n	800ac6c <__copybits+0x40>
 800ac60:	bd70      	pop	{r4, r5, r6, pc}
 800ac62:	f853 6b04 	ldr.w	r6, [r3], #4
 800ac66:	f845 6f04 	str.w	r6, [r5, #4]!
 800ac6a:	e7eb      	b.n	800ac44 <__copybits+0x18>
 800ac6c:	f840 3b04 	str.w	r3, [r0], #4
 800ac70:	e7f4      	b.n	800ac5c <__copybits+0x30>

0800ac72 <__any_on>:
 800ac72:	f100 0214 	add.w	r2, r0, #20
 800ac76:	6900      	ldr	r0, [r0, #16]
 800ac78:	114b      	asrs	r3, r1, #5
 800ac7a:	4298      	cmp	r0, r3
 800ac7c:	b510      	push	{r4, lr}
 800ac7e:	db11      	blt.n	800aca4 <__any_on+0x32>
 800ac80:	dd0a      	ble.n	800ac98 <__any_on+0x26>
 800ac82:	f011 011f 	ands.w	r1, r1, #31
 800ac86:	d007      	beq.n	800ac98 <__any_on+0x26>
 800ac88:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ac8c:	fa24 f001 	lsr.w	r0, r4, r1
 800ac90:	fa00 f101 	lsl.w	r1, r0, r1
 800ac94:	428c      	cmp	r4, r1
 800ac96:	d10b      	bne.n	800acb0 <__any_on+0x3e>
 800ac98:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d803      	bhi.n	800aca8 <__any_on+0x36>
 800aca0:	2000      	movs	r0, #0
 800aca2:	bd10      	pop	{r4, pc}
 800aca4:	4603      	mov	r3, r0
 800aca6:	e7f7      	b.n	800ac98 <__any_on+0x26>
 800aca8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800acac:	2900      	cmp	r1, #0
 800acae:	d0f5      	beq.n	800ac9c <__any_on+0x2a>
 800acb0:	2001      	movs	r0, #1
 800acb2:	e7f6      	b.n	800aca2 <__any_on+0x30>

0800acb4 <sulp>:
 800acb4:	b570      	push	{r4, r5, r6, lr}
 800acb6:	4604      	mov	r4, r0
 800acb8:	460d      	mov	r5, r1
 800acba:	ec45 4b10 	vmov	d0, r4, r5
 800acbe:	4616      	mov	r6, r2
 800acc0:	f7ff feba 	bl	800aa38 <__ulp>
 800acc4:	ec51 0b10 	vmov	r0, r1, d0
 800acc8:	b17e      	cbz	r6, 800acea <sulp+0x36>
 800acca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800acce:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	dd09      	ble.n	800acea <sulp+0x36>
 800acd6:	051b      	lsls	r3, r3, #20
 800acd8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800acdc:	2400      	movs	r4, #0
 800acde:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ace2:	4622      	mov	r2, r4
 800ace4:	462b      	mov	r3, r5
 800ace6:	f7f5 fcaf 	bl	8000648 <__aeabi_dmul>
 800acea:	ec41 0b10 	vmov	d0, r0, r1
 800acee:	bd70      	pop	{r4, r5, r6, pc}

0800acf0 <_strtod_l>:
 800acf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acf4:	b09f      	sub	sp, #124	@ 0x7c
 800acf6:	460c      	mov	r4, r1
 800acf8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800acfa:	2200      	movs	r2, #0
 800acfc:	921a      	str	r2, [sp, #104]	@ 0x68
 800acfe:	9005      	str	r0, [sp, #20]
 800ad00:	f04f 0a00 	mov.w	sl, #0
 800ad04:	f04f 0b00 	mov.w	fp, #0
 800ad08:	460a      	mov	r2, r1
 800ad0a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad0c:	7811      	ldrb	r1, [r2, #0]
 800ad0e:	292b      	cmp	r1, #43	@ 0x2b
 800ad10:	d04a      	beq.n	800ada8 <_strtod_l+0xb8>
 800ad12:	d838      	bhi.n	800ad86 <_strtod_l+0x96>
 800ad14:	290d      	cmp	r1, #13
 800ad16:	d832      	bhi.n	800ad7e <_strtod_l+0x8e>
 800ad18:	2908      	cmp	r1, #8
 800ad1a:	d832      	bhi.n	800ad82 <_strtod_l+0x92>
 800ad1c:	2900      	cmp	r1, #0
 800ad1e:	d03b      	beq.n	800ad98 <_strtod_l+0xa8>
 800ad20:	2200      	movs	r2, #0
 800ad22:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ad24:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ad26:	782a      	ldrb	r2, [r5, #0]
 800ad28:	2a30      	cmp	r2, #48	@ 0x30
 800ad2a:	f040 80b3 	bne.w	800ae94 <_strtod_l+0x1a4>
 800ad2e:	786a      	ldrb	r2, [r5, #1]
 800ad30:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ad34:	2a58      	cmp	r2, #88	@ 0x58
 800ad36:	d16e      	bne.n	800ae16 <_strtod_l+0x126>
 800ad38:	9302      	str	r3, [sp, #8]
 800ad3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad3c:	9301      	str	r3, [sp, #4]
 800ad3e:	ab1a      	add	r3, sp, #104	@ 0x68
 800ad40:	9300      	str	r3, [sp, #0]
 800ad42:	4a8e      	ldr	r2, [pc, #568]	@ (800af7c <_strtod_l+0x28c>)
 800ad44:	9805      	ldr	r0, [sp, #20]
 800ad46:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ad48:	a919      	add	r1, sp, #100	@ 0x64
 800ad4a:	f001 faef 	bl	800c32c <__gethex>
 800ad4e:	f010 060f 	ands.w	r6, r0, #15
 800ad52:	4604      	mov	r4, r0
 800ad54:	d005      	beq.n	800ad62 <_strtod_l+0x72>
 800ad56:	2e06      	cmp	r6, #6
 800ad58:	d128      	bne.n	800adac <_strtod_l+0xbc>
 800ad5a:	3501      	adds	r5, #1
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	9519      	str	r5, [sp, #100]	@ 0x64
 800ad60:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	f040 858e 	bne.w	800b886 <_strtod_l+0xb96>
 800ad6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad6c:	b1cb      	cbz	r3, 800ada2 <_strtod_l+0xb2>
 800ad6e:	4652      	mov	r2, sl
 800ad70:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800ad74:	ec43 2b10 	vmov	d0, r2, r3
 800ad78:	b01f      	add	sp, #124	@ 0x7c
 800ad7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad7e:	2920      	cmp	r1, #32
 800ad80:	d1ce      	bne.n	800ad20 <_strtod_l+0x30>
 800ad82:	3201      	adds	r2, #1
 800ad84:	e7c1      	b.n	800ad0a <_strtod_l+0x1a>
 800ad86:	292d      	cmp	r1, #45	@ 0x2d
 800ad88:	d1ca      	bne.n	800ad20 <_strtod_l+0x30>
 800ad8a:	2101      	movs	r1, #1
 800ad8c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ad8e:	1c51      	adds	r1, r2, #1
 800ad90:	9119      	str	r1, [sp, #100]	@ 0x64
 800ad92:	7852      	ldrb	r2, [r2, #1]
 800ad94:	2a00      	cmp	r2, #0
 800ad96:	d1c5      	bne.n	800ad24 <_strtod_l+0x34>
 800ad98:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ad9a:	9419      	str	r4, [sp, #100]	@ 0x64
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	f040 8570 	bne.w	800b882 <_strtod_l+0xb92>
 800ada2:	4652      	mov	r2, sl
 800ada4:	465b      	mov	r3, fp
 800ada6:	e7e5      	b.n	800ad74 <_strtod_l+0x84>
 800ada8:	2100      	movs	r1, #0
 800adaa:	e7ef      	b.n	800ad8c <_strtod_l+0x9c>
 800adac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800adae:	b13a      	cbz	r2, 800adc0 <_strtod_l+0xd0>
 800adb0:	2135      	movs	r1, #53	@ 0x35
 800adb2:	a81c      	add	r0, sp, #112	@ 0x70
 800adb4:	f7ff ff3a 	bl	800ac2c <__copybits>
 800adb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800adba:	9805      	ldr	r0, [sp, #20]
 800adbc:	f7ff fb08 	bl	800a3d0 <_Bfree>
 800adc0:	3e01      	subs	r6, #1
 800adc2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800adc4:	2e04      	cmp	r6, #4
 800adc6:	d806      	bhi.n	800add6 <_strtod_l+0xe6>
 800adc8:	e8df f006 	tbb	[pc, r6]
 800adcc:	201d0314 	.word	0x201d0314
 800add0:	14          	.byte	0x14
 800add1:	00          	.byte	0x00
 800add2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800add6:	05e1      	lsls	r1, r4, #23
 800add8:	bf48      	it	mi
 800adda:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800adde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ade2:	0d1b      	lsrs	r3, r3, #20
 800ade4:	051b      	lsls	r3, r3, #20
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d1bb      	bne.n	800ad62 <_strtod_l+0x72>
 800adea:	f7fe fb31 	bl	8009450 <__errno>
 800adee:	2322      	movs	r3, #34	@ 0x22
 800adf0:	6003      	str	r3, [r0, #0]
 800adf2:	e7b6      	b.n	800ad62 <_strtod_l+0x72>
 800adf4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800adf8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800adfc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ae00:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ae04:	e7e7      	b.n	800add6 <_strtod_l+0xe6>
 800ae06:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800af84 <_strtod_l+0x294>
 800ae0a:	e7e4      	b.n	800add6 <_strtod_l+0xe6>
 800ae0c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ae10:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800ae14:	e7df      	b.n	800add6 <_strtod_l+0xe6>
 800ae16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae18:	1c5a      	adds	r2, r3, #1
 800ae1a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae1c:	785b      	ldrb	r3, [r3, #1]
 800ae1e:	2b30      	cmp	r3, #48	@ 0x30
 800ae20:	d0f9      	beq.n	800ae16 <_strtod_l+0x126>
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d09d      	beq.n	800ad62 <_strtod_l+0x72>
 800ae26:	2301      	movs	r3, #1
 800ae28:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae2c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae2e:	2300      	movs	r3, #0
 800ae30:	9308      	str	r3, [sp, #32]
 800ae32:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae34:	461f      	mov	r7, r3
 800ae36:	220a      	movs	r2, #10
 800ae38:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ae3a:	7805      	ldrb	r5, [r0, #0]
 800ae3c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ae40:	b2d9      	uxtb	r1, r3
 800ae42:	2909      	cmp	r1, #9
 800ae44:	d928      	bls.n	800ae98 <_strtod_l+0x1a8>
 800ae46:	494e      	ldr	r1, [pc, #312]	@ (800af80 <_strtod_l+0x290>)
 800ae48:	2201      	movs	r2, #1
 800ae4a:	f001 f979 	bl	800c140 <strncmp>
 800ae4e:	2800      	cmp	r0, #0
 800ae50:	d032      	beq.n	800aeb8 <_strtod_l+0x1c8>
 800ae52:	2000      	movs	r0, #0
 800ae54:	462a      	mov	r2, r5
 800ae56:	4681      	mov	r9, r0
 800ae58:	463d      	mov	r5, r7
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	2a65      	cmp	r2, #101	@ 0x65
 800ae5e:	d001      	beq.n	800ae64 <_strtod_l+0x174>
 800ae60:	2a45      	cmp	r2, #69	@ 0x45
 800ae62:	d114      	bne.n	800ae8e <_strtod_l+0x19e>
 800ae64:	b91d      	cbnz	r5, 800ae6e <_strtod_l+0x17e>
 800ae66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae68:	4302      	orrs	r2, r0
 800ae6a:	d095      	beq.n	800ad98 <_strtod_l+0xa8>
 800ae6c:	2500      	movs	r5, #0
 800ae6e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ae70:	1c62      	adds	r2, r4, #1
 800ae72:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae74:	7862      	ldrb	r2, [r4, #1]
 800ae76:	2a2b      	cmp	r2, #43	@ 0x2b
 800ae78:	d077      	beq.n	800af6a <_strtod_l+0x27a>
 800ae7a:	2a2d      	cmp	r2, #45	@ 0x2d
 800ae7c:	d07b      	beq.n	800af76 <_strtod_l+0x286>
 800ae7e:	f04f 0c00 	mov.w	ip, #0
 800ae82:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ae86:	2909      	cmp	r1, #9
 800ae88:	f240 8082 	bls.w	800af90 <_strtod_l+0x2a0>
 800ae8c:	9419      	str	r4, [sp, #100]	@ 0x64
 800ae8e:	f04f 0800 	mov.w	r8, #0
 800ae92:	e0a2      	b.n	800afda <_strtod_l+0x2ea>
 800ae94:	2300      	movs	r3, #0
 800ae96:	e7c7      	b.n	800ae28 <_strtod_l+0x138>
 800ae98:	2f08      	cmp	r7, #8
 800ae9a:	bfd5      	itete	le
 800ae9c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800ae9e:	9908      	ldrgt	r1, [sp, #32]
 800aea0:	fb02 3301 	mlale	r3, r2, r1, r3
 800aea4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800aea8:	f100 0001 	add.w	r0, r0, #1
 800aeac:	bfd4      	ite	le
 800aeae:	930a      	strle	r3, [sp, #40]	@ 0x28
 800aeb0:	9308      	strgt	r3, [sp, #32]
 800aeb2:	3701      	adds	r7, #1
 800aeb4:	9019      	str	r0, [sp, #100]	@ 0x64
 800aeb6:	e7bf      	b.n	800ae38 <_strtod_l+0x148>
 800aeb8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aeba:	1c5a      	adds	r2, r3, #1
 800aebc:	9219      	str	r2, [sp, #100]	@ 0x64
 800aebe:	785a      	ldrb	r2, [r3, #1]
 800aec0:	b37f      	cbz	r7, 800af22 <_strtod_l+0x232>
 800aec2:	4681      	mov	r9, r0
 800aec4:	463d      	mov	r5, r7
 800aec6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800aeca:	2b09      	cmp	r3, #9
 800aecc:	d912      	bls.n	800aef4 <_strtod_l+0x204>
 800aece:	2301      	movs	r3, #1
 800aed0:	e7c4      	b.n	800ae5c <_strtod_l+0x16c>
 800aed2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aed4:	1c5a      	adds	r2, r3, #1
 800aed6:	9219      	str	r2, [sp, #100]	@ 0x64
 800aed8:	785a      	ldrb	r2, [r3, #1]
 800aeda:	3001      	adds	r0, #1
 800aedc:	2a30      	cmp	r2, #48	@ 0x30
 800aede:	d0f8      	beq.n	800aed2 <_strtod_l+0x1e2>
 800aee0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800aee4:	2b08      	cmp	r3, #8
 800aee6:	f200 84d3 	bhi.w	800b890 <_strtod_l+0xba0>
 800aeea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aeec:	930c      	str	r3, [sp, #48]	@ 0x30
 800aeee:	4681      	mov	r9, r0
 800aef0:	2000      	movs	r0, #0
 800aef2:	4605      	mov	r5, r0
 800aef4:	3a30      	subs	r2, #48	@ 0x30
 800aef6:	f100 0301 	add.w	r3, r0, #1
 800aefa:	d02a      	beq.n	800af52 <_strtod_l+0x262>
 800aefc:	4499      	add	r9, r3
 800aefe:	eb00 0c05 	add.w	ip, r0, r5
 800af02:	462b      	mov	r3, r5
 800af04:	210a      	movs	r1, #10
 800af06:	4563      	cmp	r3, ip
 800af08:	d10d      	bne.n	800af26 <_strtod_l+0x236>
 800af0a:	1c69      	adds	r1, r5, #1
 800af0c:	4401      	add	r1, r0
 800af0e:	4428      	add	r0, r5
 800af10:	2808      	cmp	r0, #8
 800af12:	dc16      	bgt.n	800af42 <_strtod_l+0x252>
 800af14:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800af16:	230a      	movs	r3, #10
 800af18:	fb03 2300 	mla	r3, r3, r0, r2
 800af1c:	930a      	str	r3, [sp, #40]	@ 0x28
 800af1e:	2300      	movs	r3, #0
 800af20:	e018      	b.n	800af54 <_strtod_l+0x264>
 800af22:	4638      	mov	r0, r7
 800af24:	e7da      	b.n	800aedc <_strtod_l+0x1ec>
 800af26:	2b08      	cmp	r3, #8
 800af28:	f103 0301 	add.w	r3, r3, #1
 800af2c:	dc03      	bgt.n	800af36 <_strtod_l+0x246>
 800af2e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800af30:	434e      	muls	r6, r1
 800af32:	960a      	str	r6, [sp, #40]	@ 0x28
 800af34:	e7e7      	b.n	800af06 <_strtod_l+0x216>
 800af36:	2b10      	cmp	r3, #16
 800af38:	bfde      	ittt	le
 800af3a:	9e08      	ldrle	r6, [sp, #32]
 800af3c:	434e      	mulle	r6, r1
 800af3e:	9608      	strle	r6, [sp, #32]
 800af40:	e7e1      	b.n	800af06 <_strtod_l+0x216>
 800af42:	280f      	cmp	r0, #15
 800af44:	dceb      	bgt.n	800af1e <_strtod_l+0x22e>
 800af46:	9808      	ldr	r0, [sp, #32]
 800af48:	230a      	movs	r3, #10
 800af4a:	fb03 2300 	mla	r3, r3, r0, r2
 800af4e:	9308      	str	r3, [sp, #32]
 800af50:	e7e5      	b.n	800af1e <_strtod_l+0x22e>
 800af52:	4629      	mov	r1, r5
 800af54:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800af56:	1c50      	adds	r0, r2, #1
 800af58:	9019      	str	r0, [sp, #100]	@ 0x64
 800af5a:	7852      	ldrb	r2, [r2, #1]
 800af5c:	4618      	mov	r0, r3
 800af5e:	460d      	mov	r5, r1
 800af60:	e7b1      	b.n	800aec6 <_strtod_l+0x1d6>
 800af62:	f04f 0900 	mov.w	r9, #0
 800af66:	2301      	movs	r3, #1
 800af68:	e77d      	b.n	800ae66 <_strtod_l+0x176>
 800af6a:	f04f 0c00 	mov.w	ip, #0
 800af6e:	1ca2      	adds	r2, r4, #2
 800af70:	9219      	str	r2, [sp, #100]	@ 0x64
 800af72:	78a2      	ldrb	r2, [r4, #2]
 800af74:	e785      	b.n	800ae82 <_strtod_l+0x192>
 800af76:	f04f 0c01 	mov.w	ip, #1
 800af7a:	e7f8      	b.n	800af6e <_strtod_l+0x27e>
 800af7c:	0800cd70 	.word	0x0800cd70
 800af80:	0800cd58 	.word	0x0800cd58
 800af84:	7ff00000 	.word	0x7ff00000
 800af88:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800af8a:	1c51      	adds	r1, r2, #1
 800af8c:	9119      	str	r1, [sp, #100]	@ 0x64
 800af8e:	7852      	ldrb	r2, [r2, #1]
 800af90:	2a30      	cmp	r2, #48	@ 0x30
 800af92:	d0f9      	beq.n	800af88 <_strtod_l+0x298>
 800af94:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800af98:	2908      	cmp	r1, #8
 800af9a:	f63f af78 	bhi.w	800ae8e <_strtod_l+0x19e>
 800af9e:	3a30      	subs	r2, #48	@ 0x30
 800afa0:	920e      	str	r2, [sp, #56]	@ 0x38
 800afa2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800afa4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800afa6:	f04f 080a 	mov.w	r8, #10
 800afaa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800afac:	1c56      	adds	r6, r2, #1
 800afae:	9619      	str	r6, [sp, #100]	@ 0x64
 800afb0:	7852      	ldrb	r2, [r2, #1]
 800afb2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800afb6:	f1be 0f09 	cmp.w	lr, #9
 800afba:	d939      	bls.n	800b030 <_strtod_l+0x340>
 800afbc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800afbe:	1a76      	subs	r6, r6, r1
 800afc0:	2e08      	cmp	r6, #8
 800afc2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800afc6:	dc03      	bgt.n	800afd0 <_strtod_l+0x2e0>
 800afc8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800afca:	4588      	cmp	r8, r1
 800afcc:	bfa8      	it	ge
 800afce:	4688      	movge	r8, r1
 800afd0:	f1bc 0f00 	cmp.w	ip, #0
 800afd4:	d001      	beq.n	800afda <_strtod_l+0x2ea>
 800afd6:	f1c8 0800 	rsb	r8, r8, #0
 800afda:	2d00      	cmp	r5, #0
 800afdc:	d14e      	bne.n	800b07c <_strtod_l+0x38c>
 800afde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800afe0:	4308      	orrs	r0, r1
 800afe2:	f47f aebe 	bne.w	800ad62 <_strtod_l+0x72>
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	f47f aed6 	bne.w	800ad98 <_strtod_l+0xa8>
 800afec:	2a69      	cmp	r2, #105	@ 0x69
 800afee:	d028      	beq.n	800b042 <_strtod_l+0x352>
 800aff0:	dc25      	bgt.n	800b03e <_strtod_l+0x34e>
 800aff2:	2a49      	cmp	r2, #73	@ 0x49
 800aff4:	d025      	beq.n	800b042 <_strtod_l+0x352>
 800aff6:	2a4e      	cmp	r2, #78	@ 0x4e
 800aff8:	f47f aece 	bne.w	800ad98 <_strtod_l+0xa8>
 800affc:	499b      	ldr	r1, [pc, #620]	@ (800b26c <_strtod_l+0x57c>)
 800affe:	a819      	add	r0, sp, #100	@ 0x64
 800b000:	f001 fbb6 	bl	800c770 <__match>
 800b004:	2800      	cmp	r0, #0
 800b006:	f43f aec7 	beq.w	800ad98 <_strtod_l+0xa8>
 800b00a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	2b28      	cmp	r3, #40	@ 0x28
 800b010:	d12e      	bne.n	800b070 <_strtod_l+0x380>
 800b012:	4997      	ldr	r1, [pc, #604]	@ (800b270 <_strtod_l+0x580>)
 800b014:	aa1c      	add	r2, sp, #112	@ 0x70
 800b016:	a819      	add	r0, sp, #100	@ 0x64
 800b018:	f001 fbbe 	bl	800c798 <__hexnan>
 800b01c:	2805      	cmp	r0, #5
 800b01e:	d127      	bne.n	800b070 <_strtod_l+0x380>
 800b020:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b022:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b026:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b02a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b02e:	e698      	b.n	800ad62 <_strtod_l+0x72>
 800b030:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b032:	fb08 2101 	mla	r1, r8, r1, r2
 800b036:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b03a:	920e      	str	r2, [sp, #56]	@ 0x38
 800b03c:	e7b5      	b.n	800afaa <_strtod_l+0x2ba>
 800b03e:	2a6e      	cmp	r2, #110	@ 0x6e
 800b040:	e7da      	b.n	800aff8 <_strtod_l+0x308>
 800b042:	498c      	ldr	r1, [pc, #560]	@ (800b274 <_strtod_l+0x584>)
 800b044:	a819      	add	r0, sp, #100	@ 0x64
 800b046:	f001 fb93 	bl	800c770 <__match>
 800b04a:	2800      	cmp	r0, #0
 800b04c:	f43f aea4 	beq.w	800ad98 <_strtod_l+0xa8>
 800b050:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b052:	4989      	ldr	r1, [pc, #548]	@ (800b278 <_strtod_l+0x588>)
 800b054:	3b01      	subs	r3, #1
 800b056:	a819      	add	r0, sp, #100	@ 0x64
 800b058:	9319      	str	r3, [sp, #100]	@ 0x64
 800b05a:	f001 fb89 	bl	800c770 <__match>
 800b05e:	b910      	cbnz	r0, 800b066 <_strtod_l+0x376>
 800b060:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b062:	3301      	adds	r3, #1
 800b064:	9319      	str	r3, [sp, #100]	@ 0x64
 800b066:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b288 <_strtod_l+0x598>
 800b06a:	f04f 0a00 	mov.w	sl, #0
 800b06e:	e678      	b.n	800ad62 <_strtod_l+0x72>
 800b070:	4882      	ldr	r0, [pc, #520]	@ (800b27c <_strtod_l+0x58c>)
 800b072:	f001 f8b9 	bl	800c1e8 <nan>
 800b076:	ec5b ab10 	vmov	sl, fp, d0
 800b07a:	e672      	b.n	800ad62 <_strtod_l+0x72>
 800b07c:	eba8 0309 	sub.w	r3, r8, r9
 800b080:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b082:	9309      	str	r3, [sp, #36]	@ 0x24
 800b084:	2f00      	cmp	r7, #0
 800b086:	bf08      	it	eq
 800b088:	462f      	moveq	r7, r5
 800b08a:	2d10      	cmp	r5, #16
 800b08c:	462c      	mov	r4, r5
 800b08e:	bfa8      	it	ge
 800b090:	2410      	movge	r4, #16
 800b092:	f7f5 fa5f 	bl	8000554 <__aeabi_ui2d>
 800b096:	2d09      	cmp	r5, #9
 800b098:	4682      	mov	sl, r0
 800b09a:	468b      	mov	fp, r1
 800b09c:	dc13      	bgt.n	800b0c6 <_strtod_l+0x3d6>
 800b09e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	f43f ae5e 	beq.w	800ad62 <_strtod_l+0x72>
 800b0a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0a8:	dd78      	ble.n	800b19c <_strtod_l+0x4ac>
 800b0aa:	2b16      	cmp	r3, #22
 800b0ac:	dc5f      	bgt.n	800b16e <_strtod_l+0x47e>
 800b0ae:	4974      	ldr	r1, [pc, #464]	@ (800b280 <_strtod_l+0x590>)
 800b0b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b0b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0b8:	4652      	mov	r2, sl
 800b0ba:	465b      	mov	r3, fp
 800b0bc:	f7f5 fac4 	bl	8000648 <__aeabi_dmul>
 800b0c0:	4682      	mov	sl, r0
 800b0c2:	468b      	mov	fp, r1
 800b0c4:	e64d      	b.n	800ad62 <_strtod_l+0x72>
 800b0c6:	4b6e      	ldr	r3, [pc, #440]	@ (800b280 <_strtod_l+0x590>)
 800b0c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b0cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b0d0:	f7f5 faba 	bl	8000648 <__aeabi_dmul>
 800b0d4:	4682      	mov	sl, r0
 800b0d6:	9808      	ldr	r0, [sp, #32]
 800b0d8:	468b      	mov	fp, r1
 800b0da:	f7f5 fa3b 	bl	8000554 <__aeabi_ui2d>
 800b0de:	4602      	mov	r2, r0
 800b0e0:	460b      	mov	r3, r1
 800b0e2:	4650      	mov	r0, sl
 800b0e4:	4659      	mov	r1, fp
 800b0e6:	f7f5 f8f9 	bl	80002dc <__adddf3>
 800b0ea:	2d0f      	cmp	r5, #15
 800b0ec:	4682      	mov	sl, r0
 800b0ee:	468b      	mov	fp, r1
 800b0f0:	ddd5      	ble.n	800b09e <_strtod_l+0x3ae>
 800b0f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0f4:	1b2c      	subs	r4, r5, r4
 800b0f6:	441c      	add	r4, r3
 800b0f8:	2c00      	cmp	r4, #0
 800b0fa:	f340 8096 	ble.w	800b22a <_strtod_l+0x53a>
 800b0fe:	f014 030f 	ands.w	r3, r4, #15
 800b102:	d00a      	beq.n	800b11a <_strtod_l+0x42a>
 800b104:	495e      	ldr	r1, [pc, #376]	@ (800b280 <_strtod_l+0x590>)
 800b106:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b10a:	4652      	mov	r2, sl
 800b10c:	465b      	mov	r3, fp
 800b10e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b112:	f7f5 fa99 	bl	8000648 <__aeabi_dmul>
 800b116:	4682      	mov	sl, r0
 800b118:	468b      	mov	fp, r1
 800b11a:	f034 040f 	bics.w	r4, r4, #15
 800b11e:	d073      	beq.n	800b208 <_strtod_l+0x518>
 800b120:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b124:	dd48      	ble.n	800b1b8 <_strtod_l+0x4c8>
 800b126:	2400      	movs	r4, #0
 800b128:	46a0      	mov	r8, r4
 800b12a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b12c:	46a1      	mov	r9, r4
 800b12e:	9a05      	ldr	r2, [sp, #20]
 800b130:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b288 <_strtod_l+0x598>
 800b134:	2322      	movs	r3, #34	@ 0x22
 800b136:	6013      	str	r3, [r2, #0]
 800b138:	f04f 0a00 	mov.w	sl, #0
 800b13c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b13e:	2b00      	cmp	r3, #0
 800b140:	f43f ae0f 	beq.w	800ad62 <_strtod_l+0x72>
 800b144:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b146:	9805      	ldr	r0, [sp, #20]
 800b148:	f7ff f942 	bl	800a3d0 <_Bfree>
 800b14c:	9805      	ldr	r0, [sp, #20]
 800b14e:	4649      	mov	r1, r9
 800b150:	f7ff f93e 	bl	800a3d0 <_Bfree>
 800b154:	9805      	ldr	r0, [sp, #20]
 800b156:	4641      	mov	r1, r8
 800b158:	f7ff f93a 	bl	800a3d0 <_Bfree>
 800b15c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b15e:	9805      	ldr	r0, [sp, #20]
 800b160:	f7ff f936 	bl	800a3d0 <_Bfree>
 800b164:	9805      	ldr	r0, [sp, #20]
 800b166:	4621      	mov	r1, r4
 800b168:	f7ff f932 	bl	800a3d0 <_Bfree>
 800b16c:	e5f9      	b.n	800ad62 <_strtod_l+0x72>
 800b16e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b170:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b174:	4293      	cmp	r3, r2
 800b176:	dbbc      	blt.n	800b0f2 <_strtod_l+0x402>
 800b178:	4c41      	ldr	r4, [pc, #260]	@ (800b280 <_strtod_l+0x590>)
 800b17a:	f1c5 050f 	rsb	r5, r5, #15
 800b17e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b182:	4652      	mov	r2, sl
 800b184:	465b      	mov	r3, fp
 800b186:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b18a:	f7f5 fa5d 	bl	8000648 <__aeabi_dmul>
 800b18e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b190:	1b5d      	subs	r5, r3, r5
 800b192:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b196:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b19a:	e78f      	b.n	800b0bc <_strtod_l+0x3cc>
 800b19c:	3316      	adds	r3, #22
 800b19e:	dba8      	blt.n	800b0f2 <_strtod_l+0x402>
 800b1a0:	4b37      	ldr	r3, [pc, #220]	@ (800b280 <_strtod_l+0x590>)
 800b1a2:	eba9 0808 	sub.w	r8, r9, r8
 800b1a6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b1aa:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b1ae:	4650      	mov	r0, sl
 800b1b0:	4659      	mov	r1, fp
 800b1b2:	f7f5 fb73 	bl	800089c <__aeabi_ddiv>
 800b1b6:	e783      	b.n	800b0c0 <_strtod_l+0x3d0>
 800b1b8:	4b32      	ldr	r3, [pc, #200]	@ (800b284 <_strtod_l+0x594>)
 800b1ba:	9308      	str	r3, [sp, #32]
 800b1bc:	2300      	movs	r3, #0
 800b1be:	1124      	asrs	r4, r4, #4
 800b1c0:	4650      	mov	r0, sl
 800b1c2:	4659      	mov	r1, fp
 800b1c4:	461e      	mov	r6, r3
 800b1c6:	2c01      	cmp	r4, #1
 800b1c8:	dc21      	bgt.n	800b20e <_strtod_l+0x51e>
 800b1ca:	b10b      	cbz	r3, 800b1d0 <_strtod_l+0x4e0>
 800b1cc:	4682      	mov	sl, r0
 800b1ce:	468b      	mov	fp, r1
 800b1d0:	492c      	ldr	r1, [pc, #176]	@ (800b284 <_strtod_l+0x594>)
 800b1d2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b1d6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b1da:	4652      	mov	r2, sl
 800b1dc:	465b      	mov	r3, fp
 800b1de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b1e2:	f7f5 fa31 	bl	8000648 <__aeabi_dmul>
 800b1e6:	4b28      	ldr	r3, [pc, #160]	@ (800b288 <_strtod_l+0x598>)
 800b1e8:	460a      	mov	r2, r1
 800b1ea:	400b      	ands	r3, r1
 800b1ec:	4927      	ldr	r1, [pc, #156]	@ (800b28c <_strtod_l+0x59c>)
 800b1ee:	428b      	cmp	r3, r1
 800b1f0:	4682      	mov	sl, r0
 800b1f2:	d898      	bhi.n	800b126 <_strtod_l+0x436>
 800b1f4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b1f8:	428b      	cmp	r3, r1
 800b1fa:	bf86      	itte	hi
 800b1fc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b290 <_strtod_l+0x5a0>
 800b200:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800b204:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b208:	2300      	movs	r3, #0
 800b20a:	9308      	str	r3, [sp, #32]
 800b20c:	e07a      	b.n	800b304 <_strtod_l+0x614>
 800b20e:	07e2      	lsls	r2, r4, #31
 800b210:	d505      	bpl.n	800b21e <_strtod_l+0x52e>
 800b212:	9b08      	ldr	r3, [sp, #32]
 800b214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b218:	f7f5 fa16 	bl	8000648 <__aeabi_dmul>
 800b21c:	2301      	movs	r3, #1
 800b21e:	9a08      	ldr	r2, [sp, #32]
 800b220:	3208      	adds	r2, #8
 800b222:	3601      	adds	r6, #1
 800b224:	1064      	asrs	r4, r4, #1
 800b226:	9208      	str	r2, [sp, #32]
 800b228:	e7cd      	b.n	800b1c6 <_strtod_l+0x4d6>
 800b22a:	d0ed      	beq.n	800b208 <_strtod_l+0x518>
 800b22c:	4264      	negs	r4, r4
 800b22e:	f014 020f 	ands.w	r2, r4, #15
 800b232:	d00a      	beq.n	800b24a <_strtod_l+0x55a>
 800b234:	4b12      	ldr	r3, [pc, #72]	@ (800b280 <_strtod_l+0x590>)
 800b236:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b23a:	4650      	mov	r0, sl
 800b23c:	4659      	mov	r1, fp
 800b23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b242:	f7f5 fb2b 	bl	800089c <__aeabi_ddiv>
 800b246:	4682      	mov	sl, r0
 800b248:	468b      	mov	fp, r1
 800b24a:	1124      	asrs	r4, r4, #4
 800b24c:	d0dc      	beq.n	800b208 <_strtod_l+0x518>
 800b24e:	2c1f      	cmp	r4, #31
 800b250:	dd20      	ble.n	800b294 <_strtod_l+0x5a4>
 800b252:	2400      	movs	r4, #0
 800b254:	46a0      	mov	r8, r4
 800b256:	940a      	str	r4, [sp, #40]	@ 0x28
 800b258:	46a1      	mov	r9, r4
 800b25a:	9a05      	ldr	r2, [sp, #20]
 800b25c:	2322      	movs	r3, #34	@ 0x22
 800b25e:	f04f 0a00 	mov.w	sl, #0
 800b262:	f04f 0b00 	mov.w	fp, #0
 800b266:	6013      	str	r3, [r2, #0]
 800b268:	e768      	b.n	800b13c <_strtod_l+0x44c>
 800b26a:	bf00      	nop
 800b26c:	0800cb49 	.word	0x0800cb49
 800b270:	0800cd5c 	.word	0x0800cd5c
 800b274:	0800cb41 	.word	0x0800cb41
 800b278:	0800cb78 	.word	0x0800cb78
 800b27c:	0800cf05 	.word	0x0800cf05
 800b280:	0800cc90 	.word	0x0800cc90
 800b284:	0800cc68 	.word	0x0800cc68
 800b288:	7ff00000 	.word	0x7ff00000
 800b28c:	7ca00000 	.word	0x7ca00000
 800b290:	7fefffff 	.word	0x7fefffff
 800b294:	f014 0310 	ands.w	r3, r4, #16
 800b298:	bf18      	it	ne
 800b29a:	236a      	movne	r3, #106	@ 0x6a
 800b29c:	4ea9      	ldr	r6, [pc, #676]	@ (800b544 <_strtod_l+0x854>)
 800b29e:	9308      	str	r3, [sp, #32]
 800b2a0:	4650      	mov	r0, sl
 800b2a2:	4659      	mov	r1, fp
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	07e2      	lsls	r2, r4, #31
 800b2a8:	d504      	bpl.n	800b2b4 <_strtod_l+0x5c4>
 800b2aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b2ae:	f7f5 f9cb 	bl	8000648 <__aeabi_dmul>
 800b2b2:	2301      	movs	r3, #1
 800b2b4:	1064      	asrs	r4, r4, #1
 800b2b6:	f106 0608 	add.w	r6, r6, #8
 800b2ba:	d1f4      	bne.n	800b2a6 <_strtod_l+0x5b6>
 800b2bc:	b10b      	cbz	r3, 800b2c2 <_strtod_l+0x5d2>
 800b2be:	4682      	mov	sl, r0
 800b2c0:	468b      	mov	fp, r1
 800b2c2:	9b08      	ldr	r3, [sp, #32]
 800b2c4:	b1b3      	cbz	r3, 800b2f4 <_strtod_l+0x604>
 800b2c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b2ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	4659      	mov	r1, fp
 800b2d2:	dd0f      	ble.n	800b2f4 <_strtod_l+0x604>
 800b2d4:	2b1f      	cmp	r3, #31
 800b2d6:	dd55      	ble.n	800b384 <_strtod_l+0x694>
 800b2d8:	2b34      	cmp	r3, #52	@ 0x34
 800b2da:	bfde      	ittt	le
 800b2dc:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800b2e0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b2e4:	4093      	lslle	r3, r2
 800b2e6:	f04f 0a00 	mov.w	sl, #0
 800b2ea:	bfcc      	ite	gt
 800b2ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b2f0:	ea03 0b01 	andle.w	fp, r3, r1
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	4650      	mov	r0, sl
 800b2fa:	4659      	mov	r1, fp
 800b2fc:	f7f5 fc0c 	bl	8000b18 <__aeabi_dcmpeq>
 800b300:	2800      	cmp	r0, #0
 800b302:	d1a6      	bne.n	800b252 <_strtod_l+0x562>
 800b304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b306:	9300      	str	r3, [sp, #0]
 800b308:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b30a:	9805      	ldr	r0, [sp, #20]
 800b30c:	462b      	mov	r3, r5
 800b30e:	463a      	mov	r2, r7
 800b310:	f7ff f8c6 	bl	800a4a0 <__s2b>
 800b314:	900a      	str	r0, [sp, #40]	@ 0x28
 800b316:	2800      	cmp	r0, #0
 800b318:	f43f af05 	beq.w	800b126 <_strtod_l+0x436>
 800b31c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b31e:	2a00      	cmp	r2, #0
 800b320:	eba9 0308 	sub.w	r3, r9, r8
 800b324:	bfa8      	it	ge
 800b326:	2300      	movge	r3, #0
 800b328:	9312      	str	r3, [sp, #72]	@ 0x48
 800b32a:	2400      	movs	r4, #0
 800b32c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b330:	9316      	str	r3, [sp, #88]	@ 0x58
 800b332:	46a0      	mov	r8, r4
 800b334:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b336:	9805      	ldr	r0, [sp, #20]
 800b338:	6859      	ldr	r1, [r3, #4]
 800b33a:	f7ff f809 	bl	800a350 <_Balloc>
 800b33e:	4681      	mov	r9, r0
 800b340:	2800      	cmp	r0, #0
 800b342:	f43f aef4 	beq.w	800b12e <_strtod_l+0x43e>
 800b346:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b348:	691a      	ldr	r2, [r3, #16]
 800b34a:	3202      	adds	r2, #2
 800b34c:	f103 010c 	add.w	r1, r3, #12
 800b350:	0092      	lsls	r2, r2, #2
 800b352:	300c      	adds	r0, #12
 800b354:	f000 ff38 	bl	800c1c8 <memcpy>
 800b358:	ec4b ab10 	vmov	d0, sl, fp
 800b35c:	9805      	ldr	r0, [sp, #20]
 800b35e:	aa1c      	add	r2, sp, #112	@ 0x70
 800b360:	a91b      	add	r1, sp, #108	@ 0x6c
 800b362:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b366:	f7ff fbd7 	bl	800ab18 <__d2b>
 800b36a:	901a      	str	r0, [sp, #104]	@ 0x68
 800b36c:	2800      	cmp	r0, #0
 800b36e:	f43f aede 	beq.w	800b12e <_strtod_l+0x43e>
 800b372:	9805      	ldr	r0, [sp, #20]
 800b374:	2101      	movs	r1, #1
 800b376:	f7ff f929 	bl	800a5cc <__i2b>
 800b37a:	4680      	mov	r8, r0
 800b37c:	b948      	cbnz	r0, 800b392 <_strtod_l+0x6a2>
 800b37e:	f04f 0800 	mov.w	r8, #0
 800b382:	e6d4      	b.n	800b12e <_strtod_l+0x43e>
 800b384:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b388:	fa02 f303 	lsl.w	r3, r2, r3
 800b38c:	ea03 0a0a 	and.w	sl, r3, sl
 800b390:	e7b0      	b.n	800b2f4 <_strtod_l+0x604>
 800b392:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b394:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b396:	2d00      	cmp	r5, #0
 800b398:	bfab      	itete	ge
 800b39a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b39c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b39e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b3a0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b3a2:	bfac      	ite	ge
 800b3a4:	18ef      	addge	r7, r5, r3
 800b3a6:	1b5e      	sublt	r6, r3, r5
 800b3a8:	9b08      	ldr	r3, [sp, #32]
 800b3aa:	1aed      	subs	r5, r5, r3
 800b3ac:	4415      	add	r5, r2
 800b3ae:	4b66      	ldr	r3, [pc, #408]	@ (800b548 <_strtod_l+0x858>)
 800b3b0:	3d01      	subs	r5, #1
 800b3b2:	429d      	cmp	r5, r3
 800b3b4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b3b8:	da50      	bge.n	800b45c <_strtod_l+0x76c>
 800b3ba:	1b5b      	subs	r3, r3, r5
 800b3bc:	2b1f      	cmp	r3, #31
 800b3be:	eba2 0203 	sub.w	r2, r2, r3
 800b3c2:	f04f 0101 	mov.w	r1, #1
 800b3c6:	dc3d      	bgt.n	800b444 <_strtod_l+0x754>
 800b3c8:	fa01 f303 	lsl.w	r3, r1, r3
 800b3cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b3d2:	18bd      	adds	r5, r7, r2
 800b3d4:	9b08      	ldr	r3, [sp, #32]
 800b3d6:	42af      	cmp	r7, r5
 800b3d8:	4416      	add	r6, r2
 800b3da:	441e      	add	r6, r3
 800b3dc:	463b      	mov	r3, r7
 800b3de:	bfa8      	it	ge
 800b3e0:	462b      	movge	r3, r5
 800b3e2:	42b3      	cmp	r3, r6
 800b3e4:	bfa8      	it	ge
 800b3e6:	4633      	movge	r3, r6
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	bfc2      	ittt	gt
 800b3ec:	1aed      	subgt	r5, r5, r3
 800b3ee:	1af6      	subgt	r6, r6, r3
 800b3f0:	1aff      	subgt	r7, r7, r3
 800b3f2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	dd16      	ble.n	800b426 <_strtod_l+0x736>
 800b3f8:	4641      	mov	r1, r8
 800b3fa:	9805      	ldr	r0, [sp, #20]
 800b3fc:	461a      	mov	r2, r3
 800b3fe:	f7ff f9a5 	bl	800a74c <__pow5mult>
 800b402:	4680      	mov	r8, r0
 800b404:	2800      	cmp	r0, #0
 800b406:	d0ba      	beq.n	800b37e <_strtod_l+0x68e>
 800b408:	4601      	mov	r1, r0
 800b40a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b40c:	9805      	ldr	r0, [sp, #20]
 800b40e:	f7ff f8f3 	bl	800a5f8 <__multiply>
 800b412:	900e      	str	r0, [sp, #56]	@ 0x38
 800b414:	2800      	cmp	r0, #0
 800b416:	f43f ae8a 	beq.w	800b12e <_strtod_l+0x43e>
 800b41a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b41c:	9805      	ldr	r0, [sp, #20]
 800b41e:	f7fe ffd7 	bl	800a3d0 <_Bfree>
 800b422:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b424:	931a      	str	r3, [sp, #104]	@ 0x68
 800b426:	2d00      	cmp	r5, #0
 800b428:	dc1d      	bgt.n	800b466 <_strtod_l+0x776>
 800b42a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	dd23      	ble.n	800b478 <_strtod_l+0x788>
 800b430:	4649      	mov	r1, r9
 800b432:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b434:	9805      	ldr	r0, [sp, #20]
 800b436:	f7ff f989 	bl	800a74c <__pow5mult>
 800b43a:	4681      	mov	r9, r0
 800b43c:	b9e0      	cbnz	r0, 800b478 <_strtod_l+0x788>
 800b43e:	f04f 0900 	mov.w	r9, #0
 800b442:	e674      	b.n	800b12e <_strtod_l+0x43e>
 800b444:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b448:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b44c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b450:	35e2      	adds	r5, #226	@ 0xe2
 800b452:	fa01 f305 	lsl.w	r3, r1, r5
 800b456:	9310      	str	r3, [sp, #64]	@ 0x40
 800b458:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b45a:	e7ba      	b.n	800b3d2 <_strtod_l+0x6e2>
 800b45c:	2300      	movs	r3, #0
 800b45e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b460:	2301      	movs	r3, #1
 800b462:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b464:	e7b5      	b.n	800b3d2 <_strtod_l+0x6e2>
 800b466:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b468:	9805      	ldr	r0, [sp, #20]
 800b46a:	462a      	mov	r2, r5
 800b46c:	f7ff f9c8 	bl	800a800 <__lshift>
 800b470:	901a      	str	r0, [sp, #104]	@ 0x68
 800b472:	2800      	cmp	r0, #0
 800b474:	d1d9      	bne.n	800b42a <_strtod_l+0x73a>
 800b476:	e65a      	b.n	800b12e <_strtod_l+0x43e>
 800b478:	2e00      	cmp	r6, #0
 800b47a:	dd07      	ble.n	800b48c <_strtod_l+0x79c>
 800b47c:	4649      	mov	r1, r9
 800b47e:	9805      	ldr	r0, [sp, #20]
 800b480:	4632      	mov	r2, r6
 800b482:	f7ff f9bd 	bl	800a800 <__lshift>
 800b486:	4681      	mov	r9, r0
 800b488:	2800      	cmp	r0, #0
 800b48a:	d0d8      	beq.n	800b43e <_strtod_l+0x74e>
 800b48c:	2f00      	cmp	r7, #0
 800b48e:	dd08      	ble.n	800b4a2 <_strtod_l+0x7b2>
 800b490:	4641      	mov	r1, r8
 800b492:	9805      	ldr	r0, [sp, #20]
 800b494:	463a      	mov	r2, r7
 800b496:	f7ff f9b3 	bl	800a800 <__lshift>
 800b49a:	4680      	mov	r8, r0
 800b49c:	2800      	cmp	r0, #0
 800b49e:	f43f ae46 	beq.w	800b12e <_strtod_l+0x43e>
 800b4a2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b4a4:	9805      	ldr	r0, [sp, #20]
 800b4a6:	464a      	mov	r2, r9
 800b4a8:	f7ff fa32 	bl	800a910 <__mdiff>
 800b4ac:	4604      	mov	r4, r0
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	f43f ae3d 	beq.w	800b12e <_strtod_l+0x43e>
 800b4b4:	68c3      	ldr	r3, [r0, #12]
 800b4b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	60c3      	str	r3, [r0, #12]
 800b4bc:	4641      	mov	r1, r8
 800b4be:	f7ff fa0b 	bl	800a8d8 <__mcmp>
 800b4c2:	2800      	cmp	r0, #0
 800b4c4:	da46      	bge.n	800b554 <_strtod_l+0x864>
 800b4c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4c8:	ea53 030a 	orrs.w	r3, r3, sl
 800b4cc:	d16c      	bne.n	800b5a8 <_strtod_l+0x8b8>
 800b4ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d168      	bne.n	800b5a8 <_strtod_l+0x8b8>
 800b4d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b4da:	0d1b      	lsrs	r3, r3, #20
 800b4dc:	051b      	lsls	r3, r3, #20
 800b4de:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b4e2:	d961      	bls.n	800b5a8 <_strtod_l+0x8b8>
 800b4e4:	6963      	ldr	r3, [r4, #20]
 800b4e6:	b913      	cbnz	r3, 800b4ee <_strtod_l+0x7fe>
 800b4e8:	6923      	ldr	r3, [r4, #16]
 800b4ea:	2b01      	cmp	r3, #1
 800b4ec:	dd5c      	ble.n	800b5a8 <_strtod_l+0x8b8>
 800b4ee:	4621      	mov	r1, r4
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	9805      	ldr	r0, [sp, #20]
 800b4f4:	f7ff f984 	bl	800a800 <__lshift>
 800b4f8:	4641      	mov	r1, r8
 800b4fa:	4604      	mov	r4, r0
 800b4fc:	f7ff f9ec 	bl	800a8d8 <__mcmp>
 800b500:	2800      	cmp	r0, #0
 800b502:	dd51      	ble.n	800b5a8 <_strtod_l+0x8b8>
 800b504:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b508:	9a08      	ldr	r2, [sp, #32]
 800b50a:	0d1b      	lsrs	r3, r3, #20
 800b50c:	051b      	lsls	r3, r3, #20
 800b50e:	2a00      	cmp	r2, #0
 800b510:	d06b      	beq.n	800b5ea <_strtod_l+0x8fa>
 800b512:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b516:	d868      	bhi.n	800b5ea <_strtod_l+0x8fa>
 800b518:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b51c:	f67f ae9d 	bls.w	800b25a <_strtod_l+0x56a>
 800b520:	4b0a      	ldr	r3, [pc, #40]	@ (800b54c <_strtod_l+0x85c>)
 800b522:	4650      	mov	r0, sl
 800b524:	4659      	mov	r1, fp
 800b526:	2200      	movs	r2, #0
 800b528:	f7f5 f88e 	bl	8000648 <__aeabi_dmul>
 800b52c:	4b08      	ldr	r3, [pc, #32]	@ (800b550 <_strtod_l+0x860>)
 800b52e:	400b      	ands	r3, r1
 800b530:	4682      	mov	sl, r0
 800b532:	468b      	mov	fp, r1
 800b534:	2b00      	cmp	r3, #0
 800b536:	f47f ae05 	bne.w	800b144 <_strtod_l+0x454>
 800b53a:	9a05      	ldr	r2, [sp, #20]
 800b53c:	2322      	movs	r3, #34	@ 0x22
 800b53e:	6013      	str	r3, [r2, #0]
 800b540:	e600      	b.n	800b144 <_strtod_l+0x454>
 800b542:	bf00      	nop
 800b544:	0800cd88 	.word	0x0800cd88
 800b548:	fffffc02 	.word	0xfffffc02
 800b54c:	39500000 	.word	0x39500000
 800b550:	7ff00000 	.word	0x7ff00000
 800b554:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b558:	d165      	bne.n	800b626 <_strtod_l+0x936>
 800b55a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b55c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b560:	b35a      	cbz	r2, 800b5ba <_strtod_l+0x8ca>
 800b562:	4a9f      	ldr	r2, [pc, #636]	@ (800b7e0 <_strtod_l+0xaf0>)
 800b564:	4293      	cmp	r3, r2
 800b566:	d12b      	bne.n	800b5c0 <_strtod_l+0x8d0>
 800b568:	9b08      	ldr	r3, [sp, #32]
 800b56a:	4651      	mov	r1, sl
 800b56c:	b303      	cbz	r3, 800b5b0 <_strtod_l+0x8c0>
 800b56e:	4b9d      	ldr	r3, [pc, #628]	@ (800b7e4 <_strtod_l+0xaf4>)
 800b570:	465a      	mov	r2, fp
 800b572:	4013      	ands	r3, r2
 800b574:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b578:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b57c:	d81b      	bhi.n	800b5b6 <_strtod_l+0x8c6>
 800b57e:	0d1b      	lsrs	r3, r3, #20
 800b580:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b584:	fa02 f303 	lsl.w	r3, r2, r3
 800b588:	4299      	cmp	r1, r3
 800b58a:	d119      	bne.n	800b5c0 <_strtod_l+0x8d0>
 800b58c:	4b96      	ldr	r3, [pc, #600]	@ (800b7e8 <_strtod_l+0xaf8>)
 800b58e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b590:	429a      	cmp	r2, r3
 800b592:	d102      	bne.n	800b59a <_strtod_l+0x8aa>
 800b594:	3101      	adds	r1, #1
 800b596:	f43f adca 	beq.w	800b12e <_strtod_l+0x43e>
 800b59a:	4b92      	ldr	r3, [pc, #584]	@ (800b7e4 <_strtod_l+0xaf4>)
 800b59c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b59e:	401a      	ands	r2, r3
 800b5a0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b5a4:	f04f 0a00 	mov.w	sl, #0
 800b5a8:	9b08      	ldr	r3, [sp, #32]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d1b8      	bne.n	800b520 <_strtod_l+0x830>
 800b5ae:	e5c9      	b.n	800b144 <_strtod_l+0x454>
 800b5b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b5b4:	e7e8      	b.n	800b588 <_strtod_l+0x898>
 800b5b6:	4613      	mov	r3, r2
 800b5b8:	e7e6      	b.n	800b588 <_strtod_l+0x898>
 800b5ba:	ea53 030a 	orrs.w	r3, r3, sl
 800b5be:	d0a1      	beq.n	800b504 <_strtod_l+0x814>
 800b5c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b5c2:	b1db      	cbz	r3, 800b5fc <_strtod_l+0x90c>
 800b5c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5c6:	4213      	tst	r3, r2
 800b5c8:	d0ee      	beq.n	800b5a8 <_strtod_l+0x8b8>
 800b5ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b5cc:	9a08      	ldr	r2, [sp, #32]
 800b5ce:	4650      	mov	r0, sl
 800b5d0:	4659      	mov	r1, fp
 800b5d2:	b1bb      	cbz	r3, 800b604 <_strtod_l+0x914>
 800b5d4:	f7ff fb6e 	bl	800acb4 <sulp>
 800b5d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b5dc:	ec53 2b10 	vmov	r2, r3, d0
 800b5e0:	f7f4 fe7c 	bl	80002dc <__adddf3>
 800b5e4:	4682      	mov	sl, r0
 800b5e6:	468b      	mov	fp, r1
 800b5e8:	e7de      	b.n	800b5a8 <_strtod_l+0x8b8>
 800b5ea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b5ee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b5f2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b5f6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800b5fa:	e7d5      	b.n	800b5a8 <_strtod_l+0x8b8>
 800b5fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b5fe:	ea13 0f0a 	tst.w	r3, sl
 800b602:	e7e1      	b.n	800b5c8 <_strtod_l+0x8d8>
 800b604:	f7ff fb56 	bl	800acb4 <sulp>
 800b608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b60c:	ec53 2b10 	vmov	r2, r3, d0
 800b610:	f7f4 fe62 	bl	80002d8 <__aeabi_dsub>
 800b614:	2200      	movs	r2, #0
 800b616:	2300      	movs	r3, #0
 800b618:	4682      	mov	sl, r0
 800b61a:	468b      	mov	fp, r1
 800b61c:	f7f5 fa7c 	bl	8000b18 <__aeabi_dcmpeq>
 800b620:	2800      	cmp	r0, #0
 800b622:	d0c1      	beq.n	800b5a8 <_strtod_l+0x8b8>
 800b624:	e619      	b.n	800b25a <_strtod_l+0x56a>
 800b626:	4641      	mov	r1, r8
 800b628:	4620      	mov	r0, r4
 800b62a:	f7ff facd 	bl	800abc8 <__ratio>
 800b62e:	ec57 6b10 	vmov	r6, r7, d0
 800b632:	2200      	movs	r2, #0
 800b634:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b638:	4630      	mov	r0, r6
 800b63a:	4639      	mov	r1, r7
 800b63c:	f7f5 fa80 	bl	8000b40 <__aeabi_dcmple>
 800b640:	2800      	cmp	r0, #0
 800b642:	d06f      	beq.n	800b724 <_strtod_l+0xa34>
 800b644:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b646:	2b00      	cmp	r3, #0
 800b648:	d17a      	bne.n	800b740 <_strtod_l+0xa50>
 800b64a:	f1ba 0f00 	cmp.w	sl, #0
 800b64e:	d158      	bne.n	800b702 <_strtod_l+0xa12>
 800b650:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b652:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b656:	2b00      	cmp	r3, #0
 800b658:	d15a      	bne.n	800b710 <_strtod_l+0xa20>
 800b65a:	4b64      	ldr	r3, [pc, #400]	@ (800b7ec <_strtod_l+0xafc>)
 800b65c:	2200      	movs	r2, #0
 800b65e:	4630      	mov	r0, r6
 800b660:	4639      	mov	r1, r7
 800b662:	f7f5 fa63 	bl	8000b2c <__aeabi_dcmplt>
 800b666:	2800      	cmp	r0, #0
 800b668:	d159      	bne.n	800b71e <_strtod_l+0xa2e>
 800b66a:	4630      	mov	r0, r6
 800b66c:	4639      	mov	r1, r7
 800b66e:	4b60      	ldr	r3, [pc, #384]	@ (800b7f0 <_strtod_l+0xb00>)
 800b670:	2200      	movs	r2, #0
 800b672:	f7f4 ffe9 	bl	8000648 <__aeabi_dmul>
 800b676:	4606      	mov	r6, r0
 800b678:	460f      	mov	r7, r1
 800b67a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b67e:	9606      	str	r6, [sp, #24]
 800b680:	9307      	str	r3, [sp, #28]
 800b682:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b686:	4d57      	ldr	r5, [pc, #348]	@ (800b7e4 <_strtod_l+0xaf4>)
 800b688:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b68c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b68e:	401d      	ands	r5, r3
 800b690:	4b58      	ldr	r3, [pc, #352]	@ (800b7f4 <_strtod_l+0xb04>)
 800b692:	429d      	cmp	r5, r3
 800b694:	f040 80b2 	bne.w	800b7fc <_strtod_l+0xb0c>
 800b698:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b69a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b69e:	ec4b ab10 	vmov	d0, sl, fp
 800b6a2:	f7ff f9c9 	bl	800aa38 <__ulp>
 800b6a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b6aa:	ec51 0b10 	vmov	r0, r1, d0
 800b6ae:	f7f4 ffcb 	bl	8000648 <__aeabi_dmul>
 800b6b2:	4652      	mov	r2, sl
 800b6b4:	465b      	mov	r3, fp
 800b6b6:	f7f4 fe11 	bl	80002dc <__adddf3>
 800b6ba:	460b      	mov	r3, r1
 800b6bc:	4949      	ldr	r1, [pc, #292]	@ (800b7e4 <_strtod_l+0xaf4>)
 800b6be:	4a4e      	ldr	r2, [pc, #312]	@ (800b7f8 <_strtod_l+0xb08>)
 800b6c0:	4019      	ands	r1, r3
 800b6c2:	4291      	cmp	r1, r2
 800b6c4:	4682      	mov	sl, r0
 800b6c6:	d942      	bls.n	800b74e <_strtod_l+0xa5e>
 800b6c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b6ca:	4b47      	ldr	r3, [pc, #284]	@ (800b7e8 <_strtod_l+0xaf8>)
 800b6cc:	429a      	cmp	r2, r3
 800b6ce:	d103      	bne.n	800b6d8 <_strtod_l+0x9e8>
 800b6d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6d2:	3301      	adds	r3, #1
 800b6d4:	f43f ad2b 	beq.w	800b12e <_strtod_l+0x43e>
 800b6d8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b7e8 <_strtod_l+0xaf8>
 800b6dc:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800b6e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b6e2:	9805      	ldr	r0, [sp, #20]
 800b6e4:	f7fe fe74 	bl	800a3d0 <_Bfree>
 800b6e8:	9805      	ldr	r0, [sp, #20]
 800b6ea:	4649      	mov	r1, r9
 800b6ec:	f7fe fe70 	bl	800a3d0 <_Bfree>
 800b6f0:	9805      	ldr	r0, [sp, #20]
 800b6f2:	4641      	mov	r1, r8
 800b6f4:	f7fe fe6c 	bl	800a3d0 <_Bfree>
 800b6f8:	9805      	ldr	r0, [sp, #20]
 800b6fa:	4621      	mov	r1, r4
 800b6fc:	f7fe fe68 	bl	800a3d0 <_Bfree>
 800b700:	e618      	b.n	800b334 <_strtod_l+0x644>
 800b702:	f1ba 0f01 	cmp.w	sl, #1
 800b706:	d103      	bne.n	800b710 <_strtod_l+0xa20>
 800b708:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	f43f ada5 	beq.w	800b25a <_strtod_l+0x56a>
 800b710:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b7c0 <_strtod_l+0xad0>
 800b714:	4f35      	ldr	r7, [pc, #212]	@ (800b7ec <_strtod_l+0xafc>)
 800b716:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b71a:	2600      	movs	r6, #0
 800b71c:	e7b1      	b.n	800b682 <_strtod_l+0x992>
 800b71e:	4f34      	ldr	r7, [pc, #208]	@ (800b7f0 <_strtod_l+0xb00>)
 800b720:	2600      	movs	r6, #0
 800b722:	e7aa      	b.n	800b67a <_strtod_l+0x98a>
 800b724:	4b32      	ldr	r3, [pc, #200]	@ (800b7f0 <_strtod_l+0xb00>)
 800b726:	4630      	mov	r0, r6
 800b728:	4639      	mov	r1, r7
 800b72a:	2200      	movs	r2, #0
 800b72c:	f7f4 ff8c 	bl	8000648 <__aeabi_dmul>
 800b730:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b732:	4606      	mov	r6, r0
 800b734:	460f      	mov	r7, r1
 800b736:	2b00      	cmp	r3, #0
 800b738:	d09f      	beq.n	800b67a <_strtod_l+0x98a>
 800b73a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b73e:	e7a0      	b.n	800b682 <_strtod_l+0x992>
 800b740:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b7c8 <_strtod_l+0xad8>
 800b744:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b748:	ec57 6b17 	vmov	r6, r7, d7
 800b74c:	e799      	b.n	800b682 <_strtod_l+0x992>
 800b74e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b752:	9b08      	ldr	r3, [sp, #32]
 800b754:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d1c1      	bne.n	800b6e0 <_strtod_l+0x9f0>
 800b75c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b760:	0d1b      	lsrs	r3, r3, #20
 800b762:	051b      	lsls	r3, r3, #20
 800b764:	429d      	cmp	r5, r3
 800b766:	d1bb      	bne.n	800b6e0 <_strtod_l+0x9f0>
 800b768:	4630      	mov	r0, r6
 800b76a:	4639      	mov	r1, r7
 800b76c:	f7f5 facc 	bl	8000d08 <__aeabi_d2lz>
 800b770:	f7f4 ff3c 	bl	80005ec <__aeabi_l2d>
 800b774:	4602      	mov	r2, r0
 800b776:	460b      	mov	r3, r1
 800b778:	4630      	mov	r0, r6
 800b77a:	4639      	mov	r1, r7
 800b77c:	f7f4 fdac 	bl	80002d8 <__aeabi_dsub>
 800b780:	460b      	mov	r3, r1
 800b782:	4602      	mov	r2, r0
 800b784:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b788:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b78c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b78e:	ea46 060a 	orr.w	r6, r6, sl
 800b792:	431e      	orrs	r6, r3
 800b794:	d06f      	beq.n	800b876 <_strtod_l+0xb86>
 800b796:	a30e      	add	r3, pc, #56	@ (adr r3, 800b7d0 <_strtod_l+0xae0>)
 800b798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b79c:	f7f5 f9c6 	bl	8000b2c <__aeabi_dcmplt>
 800b7a0:	2800      	cmp	r0, #0
 800b7a2:	f47f accf 	bne.w	800b144 <_strtod_l+0x454>
 800b7a6:	a30c      	add	r3, pc, #48	@ (adr r3, 800b7d8 <_strtod_l+0xae8>)
 800b7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b7b0:	f7f5 f9da 	bl	8000b68 <__aeabi_dcmpgt>
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	d093      	beq.n	800b6e0 <_strtod_l+0x9f0>
 800b7b8:	e4c4      	b.n	800b144 <_strtod_l+0x454>
 800b7ba:	bf00      	nop
 800b7bc:	f3af 8000 	nop.w
 800b7c0:	00000000 	.word	0x00000000
 800b7c4:	bff00000 	.word	0xbff00000
 800b7c8:	00000000 	.word	0x00000000
 800b7cc:	3ff00000 	.word	0x3ff00000
 800b7d0:	94a03595 	.word	0x94a03595
 800b7d4:	3fdfffff 	.word	0x3fdfffff
 800b7d8:	35afe535 	.word	0x35afe535
 800b7dc:	3fe00000 	.word	0x3fe00000
 800b7e0:	000fffff 	.word	0x000fffff
 800b7e4:	7ff00000 	.word	0x7ff00000
 800b7e8:	7fefffff 	.word	0x7fefffff
 800b7ec:	3ff00000 	.word	0x3ff00000
 800b7f0:	3fe00000 	.word	0x3fe00000
 800b7f4:	7fe00000 	.word	0x7fe00000
 800b7f8:	7c9fffff 	.word	0x7c9fffff
 800b7fc:	9b08      	ldr	r3, [sp, #32]
 800b7fe:	b323      	cbz	r3, 800b84a <_strtod_l+0xb5a>
 800b800:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b804:	d821      	bhi.n	800b84a <_strtod_l+0xb5a>
 800b806:	a328      	add	r3, pc, #160	@ (adr r3, 800b8a8 <_strtod_l+0xbb8>)
 800b808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80c:	4630      	mov	r0, r6
 800b80e:	4639      	mov	r1, r7
 800b810:	f7f5 f996 	bl	8000b40 <__aeabi_dcmple>
 800b814:	b1a0      	cbz	r0, 800b840 <_strtod_l+0xb50>
 800b816:	4639      	mov	r1, r7
 800b818:	4630      	mov	r0, r6
 800b81a:	f7f5 f9ed 	bl	8000bf8 <__aeabi_d2uiz>
 800b81e:	2801      	cmp	r0, #1
 800b820:	bf38      	it	cc
 800b822:	2001      	movcc	r0, #1
 800b824:	f7f4 fe96 	bl	8000554 <__aeabi_ui2d>
 800b828:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b82a:	4606      	mov	r6, r0
 800b82c:	460f      	mov	r7, r1
 800b82e:	b9fb      	cbnz	r3, 800b870 <_strtod_l+0xb80>
 800b830:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b834:	9014      	str	r0, [sp, #80]	@ 0x50
 800b836:	9315      	str	r3, [sp, #84]	@ 0x54
 800b838:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b83c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b840:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b842:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b846:	1b5b      	subs	r3, r3, r5
 800b848:	9311      	str	r3, [sp, #68]	@ 0x44
 800b84a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b84e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b852:	f7ff f8f1 	bl	800aa38 <__ulp>
 800b856:	4650      	mov	r0, sl
 800b858:	ec53 2b10 	vmov	r2, r3, d0
 800b85c:	4659      	mov	r1, fp
 800b85e:	f7f4 fef3 	bl	8000648 <__aeabi_dmul>
 800b862:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b866:	f7f4 fd39 	bl	80002dc <__adddf3>
 800b86a:	4682      	mov	sl, r0
 800b86c:	468b      	mov	fp, r1
 800b86e:	e770      	b.n	800b752 <_strtod_l+0xa62>
 800b870:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b874:	e7e0      	b.n	800b838 <_strtod_l+0xb48>
 800b876:	a30e      	add	r3, pc, #56	@ (adr r3, 800b8b0 <_strtod_l+0xbc0>)
 800b878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b87c:	f7f5 f956 	bl	8000b2c <__aeabi_dcmplt>
 800b880:	e798      	b.n	800b7b4 <_strtod_l+0xac4>
 800b882:	2300      	movs	r3, #0
 800b884:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b886:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b888:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b88a:	6013      	str	r3, [r2, #0]
 800b88c:	f7ff ba6d 	b.w	800ad6a <_strtod_l+0x7a>
 800b890:	2a65      	cmp	r2, #101	@ 0x65
 800b892:	f43f ab66 	beq.w	800af62 <_strtod_l+0x272>
 800b896:	2a45      	cmp	r2, #69	@ 0x45
 800b898:	f43f ab63 	beq.w	800af62 <_strtod_l+0x272>
 800b89c:	2301      	movs	r3, #1
 800b89e:	f7ff bb9e 	b.w	800afde <_strtod_l+0x2ee>
 800b8a2:	bf00      	nop
 800b8a4:	f3af 8000 	nop.w
 800b8a8:	ffc00000 	.word	0xffc00000
 800b8ac:	41dfffff 	.word	0x41dfffff
 800b8b0:	94a03595 	.word	0x94a03595
 800b8b4:	3fcfffff 	.word	0x3fcfffff

0800b8b8 <_strtod_r>:
 800b8b8:	4b01      	ldr	r3, [pc, #4]	@ (800b8c0 <_strtod_r+0x8>)
 800b8ba:	f7ff ba19 	b.w	800acf0 <_strtod_l>
 800b8be:	bf00      	nop
 800b8c0:	20000068 	.word	0x20000068

0800b8c4 <_strtol_l.constprop.0>:
 800b8c4:	2b24      	cmp	r3, #36	@ 0x24
 800b8c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8ca:	4686      	mov	lr, r0
 800b8cc:	4690      	mov	r8, r2
 800b8ce:	d801      	bhi.n	800b8d4 <_strtol_l.constprop.0+0x10>
 800b8d0:	2b01      	cmp	r3, #1
 800b8d2:	d106      	bne.n	800b8e2 <_strtol_l.constprop.0+0x1e>
 800b8d4:	f7fd fdbc 	bl	8009450 <__errno>
 800b8d8:	2316      	movs	r3, #22
 800b8da:	6003      	str	r3, [r0, #0]
 800b8dc:	2000      	movs	r0, #0
 800b8de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8e2:	4834      	ldr	r0, [pc, #208]	@ (800b9b4 <_strtol_l.constprop.0+0xf0>)
 800b8e4:	460d      	mov	r5, r1
 800b8e6:	462a      	mov	r2, r5
 800b8e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b8ec:	5d06      	ldrb	r6, [r0, r4]
 800b8ee:	f016 0608 	ands.w	r6, r6, #8
 800b8f2:	d1f8      	bne.n	800b8e6 <_strtol_l.constprop.0+0x22>
 800b8f4:	2c2d      	cmp	r4, #45	@ 0x2d
 800b8f6:	d12d      	bne.n	800b954 <_strtol_l.constprop.0+0x90>
 800b8f8:	782c      	ldrb	r4, [r5, #0]
 800b8fa:	2601      	movs	r6, #1
 800b8fc:	1c95      	adds	r5, r2, #2
 800b8fe:	f033 0210 	bics.w	r2, r3, #16
 800b902:	d109      	bne.n	800b918 <_strtol_l.constprop.0+0x54>
 800b904:	2c30      	cmp	r4, #48	@ 0x30
 800b906:	d12a      	bne.n	800b95e <_strtol_l.constprop.0+0x9a>
 800b908:	782a      	ldrb	r2, [r5, #0]
 800b90a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b90e:	2a58      	cmp	r2, #88	@ 0x58
 800b910:	d125      	bne.n	800b95e <_strtol_l.constprop.0+0x9a>
 800b912:	786c      	ldrb	r4, [r5, #1]
 800b914:	2310      	movs	r3, #16
 800b916:	3502      	adds	r5, #2
 800b918:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b91c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800b920:	2200      	movs	r2, #0
 800b922:	fbbc f9f3 	udiv	r9, ip, r3
 800b926:	4610      	mov	r0, r2
 800b928:	fb03 ca19 	mls	sl, r3, r9, ip
 800b92c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b930:	2f09      	cmp	r7, #9
 800b932:	d81b      	bhi.n	800b96c <_strtol_l.constprop.0+0xa8>
 800b934:	463c      	mov	r4, r7
 800b936:	42a3      	cmp	r3, r4
 800b938:	dd27      	ble.n	800b98a <_strtol_l.constprop.0+0xc6>
 800b93a:	1c57      	adds	r7, r2, #1
 800b93c:	d007      	beq.n	800b94e <_strtol_l.constprop.0+0x8a>
 800b93e:	4581      	cmp	r9, r0
 800b940:	d320      	bcc.n	800b984 <_strtol_l.constprop.0+0xc0>
 800b942:	d101      	bne.n	800b948 <_strtol_l.constprop.0+0x84>
 800b944:	45a2      	cmp	sl, r4
 800b946:	db1d      	blt.n	800b984 <_strtol_l.constprop.0+0xc0>
 800b948:	fb00 4003 	mla	r0, r0, r3, r4
 800b94c:	2201      	movs	r2, #1
 800b94e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b952:	e7eb      	b.n	800b92c <_strtol_l.constprop.0+0x68>
 800b954:	2c2b      	cmp	r4, #43	@ 0x2b
 800b956:	bf04      	itt	eq
 800b958:	782c      	ldrbeq	r4, [r5, #0]
 800b95a:	1c95      	addeq	r5, r2, #2
 800b95c:	e7cf      	b.n	800b8fe <_strtol_l.constprop.0+0x3a>
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d1da      	bne.n	800b918 <_strtol_l.constprop.0+0x54>
 800b962:	2c30      	cmp	r4, #48	@ 0x30
 800b964:	bf0c      	ite	eq
 800b966:	2308      	moveq	r3, #8
 800b968:	230a      	movne	r3, #10
 800b96a:	e7d5      	b.n	800b918 <_strtol_l.constprop.0+0x54>
 800b96c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b970:	2f19      	cmp	r7, #25
 800b972:	d801      	bhi.n	800b978 <_strtol_l.constprop.0+0xb4>
 800b974:	3c37      	subs	r4, #55	@ 0x37
 800b976:	e7de      	b.n	800b936 <_strtol_l.constprop.0+0x72>
 800b978:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b97c:	2f19      	cmp	r7, #25
 800b97e:	d804      	bhi.n	800b98a <_strtol_l.constprop.0+0xc6>
 800b980:	3c57      	subs	r4, #87	@ 0x57
 800b982:	e7d8      	b.n	800b936 <_strtol_l.constprop.0+0x72>
 800b984:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b988:	e7e1      	b.n	800b94e <_strtol_l.constprop.0+0x8a>
 800b98a:	1c53      	adds	r3, r2, #1
 800b98c:	d108      	bne.n	800b9a0 <_strtol_l.constprop.0+0xdc>
 800b98e:	2322      	movs	r3, #34	@ 0x22
 800b990:	f8ce 3000 	str.w	r3, [lr]
 800b994:	4660      	mov	r0, ip
 800b996:	f1b8 0f00 	cmp.w	r8, #0
 800b99a:	d0a0      	beq.n	800b8de <_strtol_l.constprop.0+0x1a>
 800b99c:	1e69      	subs	r1, r5, #1
 800b99e:	e006      	b.n	800b9ae <_strtol_l.constprop.0+0xea>
 800b9a0:	b106      	cbz	r6, 800b9a4 <_strtol_l.constprop.0+0xe0>
 800b9a2:	4240      	negs	r0, r0
 800b9a4:	f1b8 0f00 	cmp.w	r8, #0
 800b9a8:	d099      	beq.n	800b8de <_strtol_l.constprop.0+0x1a>
 800b9aa:	2a00      	cmp	r2, #0
 800b9ac:	d1f6      	bne.n	800b99c <_strtol_l.constprop.0+0xd8>
 800b9ae:	f8c8 1000 	str.w	r1, [r8]
 800b9b2:	e794      	b.n	800b8de <_strtol_l.constprop.0+0x1a>
 800b9b4:	0800cdb1 	.word	0x0800cdb1

0800b9b8 <_strtol_r>:
 800b9b8:	f7ff bf84 	b.w	800b8c4 <_strtol_l.constprop.0>

0800b9bc <__ssputs_r>:
 800b9bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9c0:	688e      	ldr	r6, [r1, #8]
 800b9c2:	461f      	mov	r7, r3
 800b9c4:	42be      	cmp	r6, r7
 800b9c6:	680b      	ldr	r3, [r1, #0]
 800b9c8:	4682      	mov	sl, r0
 800b9ca:	460c      	mov	r4, r1
 800b9cc:	4690      	mov	r8, r2
 800b9ce:	d82d      	bhi.n	800ba2c <__ssputs_r+0x70>
 800b9d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b9d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b9d8:	d026      	beq.n	800ba28 <__ssputs_r+0x6c>
 800b9da:	6965      	ldr	r5, [r4, #20]
 800b9dc:	6909      	ldr	r1, [r1, #16]
 800b9de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9e2:	eba3 0901 	sub.w	r9, r3, r1
 800b9e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b9ea:	1c7b      	adds	r3, r7, #1
 800b9ec:	444b      	add	r3, r9
 800b9ee:	106d      	asrs	r5, r5, #1
 800b9f0:	429d      	cmp	r5, r3
 800b9f2:	bf38      	it	cc
 800b9f4:	461d      	movcc	r5, r3
 800b9f6:	0553      	lsls	r3, r2, #21
 800b9f8:	d527      	bpl.n	800ba4a <__ssputs_r+0x8e>
 800b9fa:	4629      	mov	r1, r5
 800b9fc:	f7fe fc1c 	bl	800a238 <_malloc_r>
 800ba00:	4606      	mov	r6, r0
 800ba02:	b360      	cbz	r0, 800ba5e <__ssputs_r+0xa2>
 800ba04:	6921      	ldr	r1, [r4, #16]
 800ba06:	464a      	mov	r2, r9
 800ba08:	f000 fbde 	bl	800c1c8 <memcpy>
 800ba0c:	89a3      	ldrh	r3, [r4, #12]
 800ba0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ba12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba16:	81a3      	strh	r3, [r4, #12]
 800ba18:	6126      	str	r6, [r4, #16]
 800ba1a:	6165      	str	r5, [r4, #20]
 800ba1c:	444e      	add	r6, r9
 800ba1e:	eba5 0509 	sub.w	r5, r5, r9
 800ba22:	6026      	str	r6, [r4, #0]
 800ba24:	60a5      	str	r5, [r4, #8]
 800ba26:	463e      	mov	r6, r7
 800ba28:	42be      	cmp	r6, r7
 800ba2a:	d900      	bls.n	800ba2e <__ssputs_r+0x72>
 800ba2c:	463e      	mov	r6, r7
 800ba2e:	6820      	ldr	r0, [r4, #0]
 800ba30:	4632      	mov	r2, r6
 800ba32:	4641      	mov	r1, r8
 800ba34:	f000 fb6a 	bl	800c10c <memmove>
 800ba38:	68a3      	ldr	r3, [r4, #8]
 800ba3a:	1b9b      	subs	r3, r3, r6
 800ba3c:	60a3      	str	r3, [r4, #8]
 800ba3e:	6823      	ldr	r3, [r4, #0]
 800ba40:	4433      	add	r3, r6
 800ba42:	6023      	str	r3, [r4, #0]
 800ba44:	2000      	movs	r0, #0
 800ba46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba4a:	462a      	mov	r2, r5
 800ba4c:	f000 ff51 	bl	800c8f2 <_realloc_r>
 800ba50:	4606      	mov	r6, r0
 800ba52:	2800      	cmp	r0, #0
 800ba54:	d1e0      	bne.n	800ba18 <__ssputs_r+0x5c>
 800ba56:	6921      	ldr	r1, [r4, #16]
 800ba58:	4650      	mov	r0, sl
 800ba5a:	f7fe fb79 	bl	800a150 <_free_r>
 800ba5e:	230c      	movs	r3, #12
 800ba60:	f8ca 3000 	str.w	r3, [sl]
 800ba64:	89a3      	ldrh	r3, [r4, #12]
 800ba66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba6a:	81a3      	strh	r3, [r4, #12]
 800ba6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba70:	e7e9      	b.n	800ba46 <__ssputs_r+0x8a>
	...

0800ba74 <_svfiprintf_r>:
 800ba74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba78:	4698      	mov	r8, r3
 800ba7a:	898b      	ldrh	r3, [r1, #12]
 800ba7c:	061b      	lsls	r3, r3, #24
 800ba7e:	b09d      	sub	sp, #116	@ 0x74
 800ba80:	4607      	mov	r7, r0
 800ba82:	460d      	mov	r5, r1
 800ba84:	4614      	mov	r4, r2
 800ba86:	d510      	bpl.n	800baaa <_svfiprintf_r+0x36>
 800ba88:	690b      	ldr	r3, [r1, #16]
 800ba8a:	b973      	cbnz	r3, 800baaa <_svfiprintf_r+0x36>
 800ba8c:	2140      	movs	r1, #64	@ 0x40
 800ba8e:	f7fe fbd3 	bl	800a238 <_malloc_r>
 800ba92:	6028      	str	r0, [r5, #0]
 800ba94:	6128      	str	r0, [r5, #16]
 800ba96:	b930      	cbnz	r0, 800baa6 <_svfiprintf_r+0x32>
 800ba98:	230c      	movs	r3, #12
 800ba9a:	603b      	str	r3, [r7, #0]
 800ba9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800baa0:	b01d      	add	sp, #116	@ 0x74
 800baa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baa6:	2340      	movs	r3, #64	@ 0x40
 800baa8:	616b      	str	r3, [r5, #20]
 800baaa:	2300      	movs	r3, #0
 800baac:	9309      	str	r3, [sp, #36]	@ 0x24
 800baae:	2320      	movs	r3, #32
 800bab0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bab4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bab8:	2330      	movs	r3, #48	@ 0x30
 800baba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bc58 <_svfiprintf_r+0x1e4>
 800babe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bac2:	f04f 0901 	mov.w	r9, #1
 800bac6:	4623      	mov	r3, r4
 800bac8:	469a      	mov	sl, r3
 800baca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bace:	b10a      	cbz	r2, 800bad4 <_svfiprintf_r+0x60>
 800bad0:	2a25      	cmp	r2, #37	@ 0x25
 800bad2:	d1f9      	bne.n	800bac8 <_svfiprintf_r+0x54>
 800bad4:	ebba 0b04 	subs.w	fp, sl, r4
 800bad8:	d00b      	beq.n	800baf2 <_svfiprintf_r+0x7e>
 800bada:	465b      	mov	r3, fp
 800badc:	4622      	mov	r2, r4
 800bade:	4629      	mov	r1, r5
 800bae0:	4638      	mov	r0, r7
 800bae2:	f7ff ff6b 	bl	800b9bc <__ssputs_r>
 800bae6:	3001      	adds	r0, #1
 800bae8:	f000 80a7 	beq.w	800bc3a <_svfiprintf_r+0x1c6>
 800baec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800baee:	445a      	add	r2, fp
 800baf0:	9209      	str	r2, [sp, #36]	@ 0x24
 800baf2:	f89a 3000 	ldrb.w	r3, [sl]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	f000 809f 	beq.w	800bc3a <_svfiprintf_r+0x1c6>
 800bafc:	2300      	movs	r3, #0
 800bafe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bb02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb06:	f10a 0a01 	add.w	sl, sl, #1
 800bb0a:	9304      	str	r3, [sp, #16]
 800bb0c:	9307      	str	r3, [sp, #28]
 800bb0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb12:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb14:	4654      	mov	r4, sl
 800bb16:	2205      	movs	r2, #5
 800bb18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb1c:	484e      	ldr	r0, [pc, #312]	@ (800bc58 <_svfiprintf_r+0x1e4>)
 800bb1e:	f7f4 fb7f 	bl	8000220 <memchr>
 800bb22:	9a04      	ldr	r2, [sp, #16]
 800bb24:	b9d8      	cbnz	r0, 800bb5e <_svfiprintf_r+0xea>
 800bb26:	06d0      	lsls	r0, r2, #27
 800bb28:	bf44      	itt	mi
 800bb2a:	2320      	movmi	r3, #32
 800bb2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb30:	0711      	lsls	r1, r2, #28
 800bb32:	bf44      	itt	mi
 800bb34:	232b      	movmi	r3, #43	@ 0x2b
 800bb36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb3a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb40:	d015      	beq.n	800bb6e <_svfiprintf_r+0xfa>
 800bb42:	9a07      	ldr	r2, [sp, #28]
 800bb44:	4654      	mov	r4, sl
 800bb46:	2000      	movs	r0, #0
 800bb48:	f04f 0c0a 	mov.w	ip, #10
 800bb4c:	4621      	mov	r1, r4
 800bb4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb52:	3b30      	subs	r3, #48	@ 0x30
 800bb54:	2b09      	cmp	r3, #9
 800bb56:	d94b      	bls.n	800bbf0 <_svfiprintf_r+0x17c>
 800bb58:	b1b0      	cbz	r0, 800bb88 <_svfiprintf_r+0x114>
 800bb5a:	9207      	str	r2, [sp, #28]
 800bb5c:	e014      	b.n	800bb88 <_svfiprintf_r+0x114>
 800bb5e:	eba0 0308 	sub.w	r3, r0, r8
 800bb62:	fa09 f303 	lsl.w	r3, r9, r3
 800bb66:	4313      	orrs	r3, r2
 800bb68:	9304      	str	r3, [sp, #16]
 800bb6a:	46a2      	mov	sl, r4
 800bb6c:	e7d2      	b.n	800bb14 <_svfiprintf_r+0xa0>
 800bb6e:	9b03      	ldr	r3, [sp, #12]
 800bb70:	1d19      	adds	r1, r3, #4
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	9103      	str	r1, [sp, #12]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	bfbb      	ittet	lt
 800bb7a:	425b      	neglt	r3, r3
 800bb7c:	f042 0202 	orrlt.w	r2, r2, #2
 800bb80:	9307      	strge	r3, [sp, #28]
 800bb82:	9307      	strlt	r3, [sp, #28]
 800bb84:	bfb8      	it	lt
 800bb86:	9204      	strlt	r2, [sp, #16]
 800bb88:	7823      	ldrb	r3, [r4, #0]
 800bb8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb8c:	d10a      	bne.n	800bba4 <_svfiprintf_r+0x130>
 800bb8e:	7863      	ldrb	r3, [r4, #1]
 800bb90:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb92:	d132      	bne.n	800bbfa <_svfiprintf_r+0x186>
 800bb94:	9b03      	ldr	r3, [sp, #12]
 800bb96:	1d1a      	adds	r2, r3, #4
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	9203      	str	r2, [sp, #12]
 800bb9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bba0:	3402      	adds	r4, #2
 800bba2:	9305      	str	r3, [sp, #20]
 800bba4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bc68 <_svfiprintf_r+0x1f4>
 800bba8:	7821      	ldrb	r1, [r4, #0]
 800bbaa:	2203      	movs	r2, #3
 800bbac:	4650      	mov	r0, sl
 800bbae:	f7f4 fb37 	bl	8000220 <memchr>
 800bbb2:	b138      	cbz	r0, 800bbc4 <_svfiprintf_r+0x150>
 800bbb4:	9b04      	ldr	r3, [sp, #16]
 800bbb6:	eba0 000a 	sub.w	r0, r0, sl
 800bbba:	2240      	movs	r2, #64	@ 0x40
 800bbbc:	4082      	lsls	r2, r0
 800bbbe:	4313      	orrs	r3, r2
 800bbc0:	3401      	adds	r4, #1
 800bbc2:	9304      	str	r3, [sp, #16]
 800bbc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbc8:	4824      	ldr	r0, [pc, #144]	@ (800bc5c <_svfiprintf_r+0x1e8>)
 800bbca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bbce:	2206      	movs	r2, #6
 800bbd0:	f7f4 fb26 	bl	8000220 <memchr>
 800bbd4:	2800      	cmp	r0, #0
 800bbd6:	d036      	beq.n	800bc46 <_svfiprintf_r+0x1d2>
 800bbd8:	4b21      	ldr	r3, [pc, #132]	@ (800bc60 <_svfiprintf_r+0x1ec>)
 800bbda:	bb1b      	cbnz	r3, 800bc24 <_svfiprintf_r+0x1b0>
 800bbdc:	9b03      	ldr	r3, [sp, #12]
 800bbde:	3307      	adds	r3, #7
 800bbe0:	f023 0307 	bic.w	r3, r3, #7
 800bbe4:	3308      	adds	r3, #8
 800bbe6:	9303      	str	r3, [sp, #12]
 800bbe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbea:	4433      	add	r3, r6
 800bbec:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbee:	e76a      	b.n	800bac6 <_svfiprintf_r+0x52>
 800bbf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800bbf4:	460c      	mov	r4, r1
 800bbf6:	2001      	movs	r0, #1
 800bbf8:	e7a8      	b.n	800bb4c <_svfiprintf_r+0xd8>
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	3401      	adds	r4, #1
 800bbfe:	9305      	str	r3, [sp, #20]
 800bc00:	4619      	mov	r1, r3
 800bc02:	f04f 0c0a 	mov.w	ip, #10
 800bc06:	4620      	mov	r0, r4
 800bc08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc0c:	3a30      	subs	r2, #48	@ 0x30
 800bc0e:	2a09      	cmp	r2, #9
 800bc10:	d903      	bls.n	800bc1a <_svfiprintf_r+0x1a6>
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d0c6      	beq.n	800bba4 <_svfiprintf_r+0x130>
 800bc16:	9105      	str	r1, [sp, #20]
 800bc18:	e7c4      	b.n	800bba4 <_svfiprintf_r+0x130>
 800bc1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc1e:	4604      	mov	r4, r0
 800bc20:	2301      	movs	r3, #1
 800bc22:	e7f0      	b.n	800bc06 <_svfiprintf_r+0x192>
 800bc24:	ab03      	add	r3, sp, #12
 800bc26:	9300      	str	r3, [sp, #0]
 800bc28:	462a      	mov	r2, r5
 800bc2a:	4b0e      	ldr	r3, [pc, #56]	@ (800bc64 <_svfiprintf_r+0x1f0>)
 800bc2c:	a904      	add	r1, sp, #16
 800bc2e:	4638      	mov	r0, r7
 800bc30:	f7fc fbd8 	bl	80083e4 <_printf_float>
 800bc34:	1c42      	adds	r2, r0, #1
 800bc36:	4606      	mov	r6, r0
 800bc38:	d1d6      	bne.n	800bbe8 <_svfiprintf_r+0x174>
 800bc3a:	89ab      	ldrh	r3, [r5, #12]
 800bc3c:	065b      	lsls	r3, r3, #25
 800bc3e:	f53f af2d 	bmi.w	800ba9c <_svfiprintf_r+0x28>
 800bc42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc44:	e72c      	b.n	800baa0 <_svfiprintf_r+0x2c>
 800bc46:	ab03      	add	r3, sp, #12
 800bc48:	9300      	str	r3, [sp, #0]
 800bc4a:	462a      	mov	r2, r5
 800bc4c:	4b05      	ldr	r3, [pc, #20]	@ (800bc64 <_svfiprintf_r+0x1f0>)
 800bc4e:	a904      	add	r1, sp, #16
 800bc50:	4638      	mov	r0, r7
 800bc52:	f7fc fe5f 	bl	8008914 <_printf_i>
 800bc56:	e7ed      	b.n	800bc34 <_svfiprintf_r+0x1c0>
 800bc58:	0800ceb1 	.word	0x0800ceb1
 800bc5c:	0800cebb 	.word	0x0800cebb
 800bc60:	080083e5 	.word	0x080083e5
 800bc64:	0800b9bd 	.word	0x0800b9bd
 800bc68:	0800ceb7 	.word	0x0800ceb7

0800bc6c <__sfputc_r>:
 800bc6c:	6893      	ldr	r3, [r2, #8]
 800bc6e:	3b01      	subs	r3, #1
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	b410      	push	{r4}
 800bc74:	6093      	str	r3, [r2, #8]
 800bc76:	da08      	bge.n	800bc8a <__sfputc_r+0x1e>
 800bc78:	6994      	ldr	r4, [r2, #24]
 800bc7a:	42a3      	cmp	r3, r4
 800bc7c:	db01      	blt.n	800bc82 <__sfputc_r+0x16>
 800bc7e:	290a      	cmp	r1, #10
 800bc80:	d103      	bne.n	800bc8a <__sfputc_r+0x1e>
 800bc82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc86:	f7fd bafc 	b.w	8009282 <__swbuf_r>
 800bc8a:	6813      	ldr	r3, [r2, #0]
 800bc8c:	1c58      	adds	r0, r3, #1
 800bc8e:	6010      	str	r0, [r2, #0]
 800bc90:	7019      	strb	r1, [r3, #0]
 800bc92:	4608      	mov	r0, r1
 800bc94:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc98:	4770      	bx	lr

0800bc9a <__sfputs_r>:
 800bc9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc9c:	4606      	mov	r6, r0
 800bc9e:	460f      	mov	r7, r1
 800bca0:	4614      	mov	r4, r2
 800bca2:	18d5      	adds	r5, r2, r3
 800bca4:	42ac      	cmp	r4, r5
 800bca6:	d101      	bne.n	800bcac <__sfputs_r+0x12>
 800bca8:	2000      	movs	r0, #0
 800bcaa:	e007      	b.n	800bcbc <__sfputs_r+0x22>
 800bcac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcb0:	463a      	mov	r2, r7
 800bcb2:	4630      	mov	r0, r6
 800bcb4:	f7ff ffda 	bl	800bc6c <__sfputc_r>
 800bcb8:	1c43      	adds	r3, r0, #1
 800bcba:	d1f3      	bne.n	800bca4 <__sfputs_r+0xa>
 800bcbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bcc0 <_vfiprintf_r>:
 800bcc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcc4:	460d      	mov	r5, r1
 800bcc6:	b09d      	sub	sp, #116	@ 0x74
 800bcc8:	4614      	mov	r4, r2
 800bcca:	4698      	mov	r8, r3
 800bccc:	4606      	mov	r6, r0
 800bcce:	b118      	cbz	r0, 800bcd8 <_vfiprintf_r+0x18>
 800bcd0:	6a03      	ldr	r3, [r0, #32]
 800bcd2:	b90b      	cbnz	r3, 800bcd8 <_vfiprintf_r+0x18>
 800bcd4:	f7fd f9de 	bl	8009094 <__sinit>
 800bcd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bcda:	07d9      	lsls	r1, r3, #31
 800bcdc:	d405      	bmi.n	800bcea <_vfiprintf_r+0x2a>
 800bcde:	89ab      	ldrh	r3, [r5, #12]
 800bce0:	059a      	lsls	r2, r3, #22
 800bce2:	d402      	bmi.n	800bcea <_vfiprintf_r+0x2a>
 800bce4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bce6:	f7fd fbde 	bl	80094a6 <__retarget_lock_acquire_recursive>
 800bcea:	89ab      	ldrh	r3, [r5, #12]
 800bcec:	071b      	lsls	r3, r3, #28
 800bcee:	d501      	bpl.n	800bcf4 <_vfiprintf_r+0x34>
 800bcf0:	692b      	ldr	r3, [r5, #16]
 800bcf2:	b99b      	cbnz	r3, 800bd1c <_vfiprintf_r+0x5c>
 800bcf4:	4629      	mov	r1, r5
 800bcf6:	4630      	mov	r0, r6
 800bcf8:	f7fd fb02 	bl	8009300 <__swsetup_r>
 800bcfc:	b170      	cbz	r0, 800bd1c <_vfiprintf_r+0x5c>
 800bcfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd00:	07dc      	lsls	r4, r3, #31
 800bd02:	d504      	bpl.n	800bd0e <_vfiprintf_r+0x4e>
 800bd04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd08:	b01d      	add	sp, #116	@ 0x74
 800bd0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd0e:	89ab      	ldrh	r3, [r5, #12]
 800bd10:	0598      	lsls	r0, r3, #22
 800bd12:	d4f7      	bmi.n	800bd04 <_vfiprintf_r+0x44>
 800bd14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd16:	f7fd fbc7 	bl	80094a8 <__retarget_lock_release_recursive>
 800bd1a:	e7f3      	b.n	800bd04 <_vfiprintf_r+0x44>
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd20:	2320      	movs	r3, #32
 800bd22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd26:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd2a:	2330      	movs	r3, #48	@ 0x30
 800bd2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bedc <_vfiprintf_r+0x21c>
 800bd30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd34:	f04f 0901 	mov.w	r9, #1
 800bd38:	4623      	mov	r3, r4
 800bd3a:	469a      	mov	sl, r3
 800bd3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd40:	b10a      	cbz	r2, 800bd46 <_vfiprintf_r+0x86>
 800bd42:	2a25      	cmp	r2, #37	@ 0x25
 800bd44:	d1f9      	bne.n	800bd3a <_vfiprintf_r+0x7a>
 800bd46:	ebba 0b04 	subs.w	fp, sl, r4
 800bd4a:	d00b      	beq.n	800bd64 <_vfiprintf_r+0xa4>
 800bd4c:	465b      	mov	r3, fp
 800bd4e:	4622      	mov	r2, r4
 800bd50:	4629      	mov	r1, r5
 800bd52:	4630      	mov	r0, r6
 800bd54:	f7ff ffa1 	bl	800bc9a <__sfputs_r>
 800bd58:	3001      	adds	r0, #1
 800bd5a:	f000 80a7 	beq.w	800beac <_vfiprintf_r+0x1ec>
 800bd5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd60:	445a      	add	r2, fp
 800bd62:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd64:	f89a 3000 	ldrb.w	r3, [sl]
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	f000 809f 	beq.w	800beac <_vfiprintf_r+0x1ec>
 800bd6e:	2300      	movs	r3, #0
 800bd70:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bd74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd78:	f10a 0a01 	add.w	sl, sl, #1
 800bd7c:	9304      	str	r3, [sp, #16]
 800bd7e:	9307      	str	r3, [sp, #28]
 800bd80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bd84:	931a      	str	r3, [sp, #104]	@ 0x68
 800bd86:	4654      	mov	r4, sl
 800bd88:	2205      	movs	r2, #5
 800bd8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd8e:	4853      	ldr	r0, [pc, #332]	@ (800bedc <_vfiprintf_r+0x21c>)
 800bd90:	f7f4 fa46 	bl	8000220 <memchr>
 800bd94:	9a04      	ldr	r2, [sp, #16]
 800bd96:	b9d8      	cbnz	r0, 800bdd0 <_vfiprintf_r+0x110>
 800bd98:	06d1      	lsls	r1, r2, #27
 800bd9a:	bf44      	itt	mi
 800bd9c:	2320      	movmi	r3, #32
 800bd9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bda2:	0713      	lsls	r3, r2, #28
 800bda4:	bf44      	itt	mi
 800bda6:	232b      	movmi	r3, #43	@ 0x2b
 800bda8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bdac:	f89a 3000 	ldrb.w	r3, [sl]
 800bdb0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdb2:	d015      	beq.n	800bde0 <_vfiprintf_r+0x120>
 800bdb4:	9a07      	ldr	r2, [sp, #28]
 800bdb6:	4654      	mov	r4, sl
 800bdb8:	2000      	movs	r0, #0
 800bdba:	f04f 0c0a 	mov.w	ip, #10
 800bdbe:	4621      	mov	r1, r4
 800bdc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdc4:	3b30      	subs	r3, #48	@ 0x30
 800bdc6:	2b09      	cmp	r3, #9
 800bdc8:	d94b      	bls.n	800be62 <_vfiprintf_r+0x1a2>
 800bdca:	b1b0      	cbz	r0, 800bdfa <_vfiprintf_r+0x13a>
 800bdcc:	9207      	str	r2, [sp, #28]
 800bdce:	e014      	b.n	800bdfa <_vfiprintf_r+0x13a>
 800bdd0:	eba0 0308 	sub.w	r3, r0, r8
 800bdd4:	fa09 f303 	lsl.w	r3, r9, r3
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	9304      	str	r3, [sp, #16]
 800bddc:	46a2      	mov	sl, r4
 800bdde:	e7d2      	b.n	800bd86 <_vfiprintf_r+0xc6>
 800bde0:	9b03      	ldr	r3, [sp, #12]
 800bde2:	1d19      	adds	r1, r3, #4
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	9103      	str	r1, [sp, #12]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	bfbb      	ittet	lt
 800bdec:	425b      	neglt	r3, r3
 800bdee:	f042 0202 	orrlt.w	r2, r2, #2
 800bdf2:	9307      	strge	r3, [sp, #28]
 800bdf4:	9307      	strlt	r3, [sp, #28]
 800bdf6:	bfb8      	it	lt
 800bdf8:	9204      	strlt	r2, [sp, #16]
 800bdfa:	7823      	ldrb	r3, [r4, #0]
 800bdfc:	2b2e      	cmp	r3, #46	@ 0x2e
 800bdfe:	d10a      	bne.n	800be16 <_vfiprintf_r+0x156>
 800be00:	7863      	ldrb	r3, [r4, #1]
 800be02:	2b2a      	cmp	r3, #42	@ 0x2a
 800be04:	d132      	bne.n	800be6c <_vfiprintf_r+0x1ac>
 800be06:	9b03      	ldr	r3, [sp, #12]
 800be08:	1d1a      	adds	r2, r3, #4
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	9203      	str	r2, [sp, #12]
 800be0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be12:	3402      	adds	r4, #2
 800be14:	9305      	str	r3, [sp, #20]
 800be16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800beec <_vfiprintf_r+0x22c>
 800be1a:	7821      	ldrb	r1, [r4, #0]
 800be1c:	2203      	movs	r2, #3
 800be1e:	4650      	mov	r0, sl
 800be20:	f7f4 f9fe 	bl	8000220 <memchr>
 800be24:	b138      	cbz	r0, 800be36 <_vfiprintf_r+0x176>
 800be26:	9b04      	ldr	r3, [sp, #16]
 800be28:	eba0 000a 	sub.w	r0, r0, sl
 800be2c:	2240      	movs	r2, #64	@ 0x40
 800be2e:	4082      	lsls	r2, r0
 800be30:	4313      	orrs	r3, r2
 800be32:	3401      	adds	r4, #1
 800be34:	9304      	str	r3, [sp, #16]
 800be36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be3a:	4829      	ldr	r0, [pc, #164]	@ (800bee0 <_vfiprintf_r+0x220>)
 800be3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be40:	2206      	movs	r2, #6
 800be42:	f7f4 f9ed 	bl	8000220 <memchr>
 800be46:	2800      	cmp	r0, #0
 800be48:	d03f      	beq.n	800beca <_vfiprintf_r+0x20a>
 800be4a:	4b26      	ldr	r3, [pc, #152]	@ (800bee4 <_vfiprintf_r+0x224>)
 800be4c:	bb1b      	cbnz	r3, 800be96 <_vfiprintf_r+0x1d6>
 800be4e:	9b03      	ldr	r3, [sp, #12]
 800be50:	3307      	adds	r3, #7
 800be52:	f023 0307 	bic.w	r3, r3, #7
 800be56:	3308      	adds	r3, #8
 800be58:	9303      	str	r3, [sp, #12]
 800be5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be5c:	443b      	add	r3, r7
 800be5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800be60:	e76a      	b.n	800bd38 <_vfiprintf_r+0x78>
 800be62:	fb0c 3202 	mla	r2, ip, r2, r3
 800be66:	460c      	mov	r4, r1
 800be68:	2001      	movs	r0, #1
 800be6a:	e7a8      	b.n	800bdbe <_vfiprintf_r+0xfe>
 800be6c:	2300      	movs	r3, #0
 800be6e:	3401      	adds	r4, #1
 800be70:	9305      	str	r3, [sp, #20]
 800be72:	4619      	mov	r1, r3
 800be74:	f04f 0c0a 	mov.w	ip, #10
 800be78:	4620      	mov	r0, r4
 800be7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be7e:	3a30      	subs	r2, #48	@ 0x30
 800be80:	2a09      	cmp	r2, #9
 800be82:	d903      	bls.n	800be8c <_vfiprintf_r+0x1cc>
 800be84:	2b00      	cmp	r3, #0
 800be86:	d0c6      	beq.n	800be16 <_vfiprintf_r+0x156>
 800be88:	9105      	str	r1, [sp, #20]
 800be8a:	e7c4      	b.n	800be16 <_vfiprintf_r+0x156>
 800be8c:	fb0c 2101 	mla	r1, ip, r1, r2
 800be90:	4604      	mov	r4, r0
 800be92:	2301      	movs	r3, #1
 800be94:	e7f0      	b.n	800be78 <_vfiprintf_r+0x1b8>
 800be96:	ab03      	add	r3, sp, #12
 800be98:	9300      	str	r3, [sp, #0]
 800be9a:	462a      	mov	r2, r5
 800be9c:	4b12      	ldr	r3, [pc, #72]	@ (800bee8 <_vfiprintf_r+0x228>)
 800be9e:	a904      	add	r1, sp, #16
 800bea0:	4630      	mov	r0, r6
 800bea2:	f7fc fa9f 	bl	80083e4 <_printf_float>
 800bea6:	4607      	mov	r7, r0
 800bea8:	1c78      	adds	r0, r7, #1
 800beaa:	d1d6      	bne.n	800be5a <_vfiprintf_r+0x19a>
 800beac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800beae:	07d9      	lsls	r1, r3, #31
 800beb0:	d405      	bmi.n	800bebe <_vfiprintf_r+0x1fe>
 800beb2:	89ab      	ldrh	r3, [r5, #12]
 800beb4:	059a      	lsls	r2, r3, #22
 800beb6:	d402      	bmi.n	800bebe <_vfiprintf_r+0x1fe>
 800beb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800beba:	f7fd faf5 	bl	80094a8 <__retarget_lock_release_recursive>
 800bebe:	89ab      	ldrh	r3, [r5, #12]
 800bec0:	065b      	lsls	r3, r3, #25
 800bec2:	f53f af1f 	bmi.w	800bd04 <_vfiprintf_r+0x44>
 800bec6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bec8:	e71e      	b.n	800bd08 <_vfiprintf_r+0x48>
 800beca:	ab03      	add	r3, sp, #12
 800becc:	9300      	str	r3, [sp, #0]
 800bece:	462a      	mov	r2, r5
 800bed0:	4b05      	ldr	r3, [pc, #20]	@ (800bee8 <_vfiprintf_r+0x228>)
 800bed2:	a904      	add	r1, sp, #16
 800bed4:	4630      	mov	r0, r6
 800bed6:	f7fc fd1d 	bl	8008914 <_printf_i>
 800beda:	e7e4      	b.n	800bea6 <_vfiprintf_r+0x1e6>
 800bedc:	0800ceb1 	.word	0x0800ceb1
 800bee0:	0800cebb 	.word	0x0800cebb
 800bee4:	080083e5 	.word	0x080083e5
 800bee8:	0800bc9b 	.word	0x0800bc9b
 800beec:	0800ceb7 	.word	0x0800ceb7

0800bef0 <__sflush_r>:
 800bef0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bef8:	0716      	lsls	r6, r2, #28
 800befa:	4605      	mov	r5, r0
 800befc:	460c      	mov	r4, r1
 800befe:	d454      	bmi.n	800bfaa <__sflush_r+0xba>
 800bf00:	684b      	ldr	r3, [r1, #4]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	dc02      	bgt.n	800bf0c <__sflush_r+0x1c>
 800bf06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	dd48      	ble.n	800bf9e <__sflush_r+0xae>
 800bf0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf0e:	2e00      	cmp	r6, #0
 800bf10:	d045      	beq.n	800bf9e <__sflush_r+0xae>
 800bf12:	2300      	movs	r3, #0
 800bf14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bf18:	682f      	ldr	r7, [r5, #0]
 800bf1a:	6a21      	ldr	r1, [r4, #32]
 800bf1c:	602b      	str	r3, [r5, #0]
 800bf1e:	d030      	beq.n	800bf82 <__sflush_r+0x92>
 800bf20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bf22:	89a3      	ldrh	r3, [r4, #12]
 800bf24:	0759      	lsls	r1, r3, #29
 800bf26:	d505      	bpl.n	800bf34 <__sflush_r+0x44>
 800bf28:	6863      	ldr	r3, [r4, #4]
 800bf2a:	1ad2      	subs	r2, r2, r3
 800bf2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bf2e:	b10b      	cbz	r3, 800bf34 <__sflush_r+0x44>
 800bf30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bf32:	1ad2      	subs	r2, r2, r3
 800bf34:	2300      	movs	r3, #0
 800bf36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bf38:	6a21      	ldr	r1, [r4, #32]
 800bf3a:	4628      	mov	r0, r5
 800bf3c:	47b0      	blx	r6
 800bf3e:	1c43      	adds	r3, r0, #1
 800bf40:	89a3      	ldrh	r3, [r4, #12]
 800bf42:	d106      	bne.n	800bf52 <__sflush_r+0x62>
 800bf44:	6829      	ldr	r1, [r5, #0]
 800bf46:	291d      	cmp	r1, #29
 800bf48:	d82b      	bhi.n	800bfa2 <__sflush_r+0xb2>
 800bf4a:	4a2a      	ldr	r2, [pc, #168]	@ (800bff4 <__sflush_r+0x104>)
 800bf4c:	410a      	asrs	r2, r1
 800bf4e:	07d6      	lsls	r6, r2, #31
 800bf50:	d427      	bmi.n	800bfa2 <__sflush_r+0xb2>
 800bf52:	2200      	movs	r2, #0
 800bf54:	6062      	str	r2, [r4, #4]
 800bf56:	04d9      	lsls	r1, r3, #19
 800bf58:	6922      	ldr	r2, [r4, #16]
 800bf5a:	6022      	str	r2, [r4, #0]
 800bf5c:	d504      	bpl.n	800bf68 <__sflush_r+0x78>
 800bf5e:	1c42      	adds	r2, r0, #1
 800bf60:	d101      	bne.n	800bf66 <__sflush_r+0x76>
 800bf62:	682b      	ldr	r3, [r5, #0]
 800bf64:	b903      	cbnz	r3, 800bf68 <__sflush_r+0x78>
 800bf66:	6560      	str	r0, [r4, #84]	@ 0x54
 800bf68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bf6a:	602f      	str	r7, [r5, #0]
 800bf6c:	b1b9      	cbz	r1, 800bf9e <__sflush_r+0xae>
 800bf6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf72:	4299      	cmp	r1, r3
 800bf74:	d002      	beq.n	800bf7c <__sflush_r+0x8c>
 800bf76:	4628      	mov	r0, r5
 800bf78:	f7fe f8ea 	bl	800a150 <_free_r>
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf80:	e00d      	b.n	800bf9e <__sflush_r+0xae>
 800bf82:	2301      	movs	r3, #1
 800bf84:	4628      	mov	r0, r5
 800bf86:	47b0      	blx	r6
 800bf88:	4602      	mov	r2, r0
 800bf8a:	1c50      	adds	r0, r2, #1
 800bf8c:	d1c9      	bne.n	800bf22 <__sflush_r+0x32>
 800bf8e:	682b      	ldr	r3, [r5, #0]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d0c6      	beq.n	800bf22 <__sflush_r+0x32>
 800bf94:	2b1d      	cmp	r3, #29
 800bf96:	d001      	beq.n	800bf9c <__sflush_r+0xac>
 800bf98:	2b16      	cmp	r3, #22
 800bf9a:	d11e      	bne.n	800bfda <__sflush_r+0xea>
 800bf9c:	602f      	str	r7, [r5, #0]
 800bf9e:	2000      	movs	r0, #0
 800bfa0:	e022      	b.n	800bfe8 <__sflush_r+0xf8>
 800bfa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfa6:	b21b      	sxth	r3, r3
 800bfa8:	e01b      	b.n	800bfe2 <__sflush_r+0xf2>
 800bfaa:	690f      	ldr	r7, [r1, #16]
 800bfac:	2f00      	cmp	r7, #0
 800bfae:	d0f6      	beq.n	800bf9e <__sflush_r+0xae>
 800bfb0:	0793      	lsls	r3, r2, #30
 800bfb2:	680e      	ldr	r6, [r1, #0]
 800bfb4:	bf08      	it	eq
 800bfb6:	694b      	ldreq	r3, [r1, #20]
 800bfb8:	600f      	str	r7, [r1, #0]
 800bfba:	bf18      	it	ne
 800bfbc:	2300      	movne	r3, #0
 800bfbe:	eba6 0807 	sub.w	r8, r6, r7
 800bfc2:	608b      	str	r3, [r1, #8]
 800bfc4:	f1b8 0f00 	cmp.w	r8, #0
 800bfc8:	dde9      	ble.n	800bf9e <__sflush_r+0xae>
 800bfca:	6a21      	ldr	r1, [r4, #32]
 800bfcc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bfce:	4643      	mov	r3, r8
 800bfd0:	463a      	mov	r2, r7
 800bfd2:	4628      	mov	r0, r5
 800bfd4:	47b0      	blx	r6
 800bfd6:	2800      	cmp	r0, #0
 800bfd8:	dc08      	bgt.n	800bfec <__sflush_r+0xfc>
 800bfda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfe2:	81a3      	strh	r3, [r4, #12]
 800bfe4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bfe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfec:	4407      	add	r7, r0
 800bfee:	eba8 0800 	sub.w	r8, r8, r0
 800bff2:	e7e7      	b.n	800bfc4 <__sflush_r+0xd4>
 800bff4:	dfbffffe 	.word	0xdfbffffe

0800bff8 <_fflush_r>:
 800bff8:	b538      	push	{r3, r4, r5, lr}
 800bffa:	690b      	ldr	r3, [r1, #16]
 800bffc:	4605      	mov	r5, r0
 800bffe:	460c      	mov	r4, r1
 800c000:	b913      	cbnz	r3, 800c008 <_fflush_r+0x10>
 800c002:	2500      	movs	r5, #0
 800c004:	4628      	mov	r0, r5
 800c006:	bd38      	pop	{r3, r4, r5, pc}
 800c008:	b118      	cbz	r0, 800c012 <_fflush_r+0x1a>
 800c00a:	6a03      	ldr	r3, [r0, #32]
 800c00c:	b90b      	cbnz	r3, 800c012 <_fflush_r+0x1a>
 800c00e:	f7fd f841 	bl	8009094 <__sinit>
 800c012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d0f3      	beq.n	800c002 <_fflush_r+0xa>
 800c01a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c01c:	07d0      	lsls	r0, r2, #31
 800c01e:	d404      	bmi.n	800c02a <_fflush_r+0x32>
 800c020:	0599      	lsls	r1, r3, #22
 800c022:	d402      	bmi.n	800c02a <_fflush_r+0x32>
 800c024:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c026:	f7fd fa3e 	bl	80094a6 <__retarget_lock_acquire_recursive>
 800c02a:	4628      	mov	r0, r5
 800c02c:	4621      	mov	r1, r4
 800c02e:	f7ff ff5f 	bl	800bef0 <__sflush_r>
 800c032:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c034:	07da      	lsls	r2, r3, #31
 800c036:	4605      	mov	r5, r0
 800c038:	d4e4      	bmi.n	800c004 <_fflush_r+0xc>
 800c03a:	89a3      	ldrh	r3, [r4, #12]
 800c03c:	059b      	lsls	r3, r3, #22
 800c03e:	d4e1      	bmi.n	800c004 <_fflush_r+0xc>
 800c040:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c042:	f7fd fa31 	bl	80094a8 <__retarget_lock_release_recursive>
 800c046:	e7dd      	b.n	800c004 <_fflush_r+0xc>

0800c048 <__swhatbuf_r>:
 800c048:	b570      	push	{r4, r5, r6, lr}
 800c04a:	460c      	mov	r4, r1
 800c04c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c050:	2900      	cmp	r1, #0
 800c052:	b096      	sub	sp, #88	@ 0x58
 800c054:	4615      	mov	r5, r2
 800c056:	461e      	mov	r6, r3
 800c058:	da0d      	bge.n	800c076 <__swhatbuf_r+0x2e>
 800c05a:	89a3      	ldrh	r3, [r4, #12]
 800c05c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c060:	f04f 0100 	mov.w	r1, #0
 800c064:	bf14      	ite	ne
 800c066:	2340      	movne	r3, #64	@ 0x40
 800c068:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c06c:	2000      	movs	r0, #0
 800c06e:	6031      	str	r1, [r6, #0]
 800c070:	602b      	str	r3, [r5, #0]
 800c072:	b016      	add	sp, #88	@ 0x58
 800c074:	bd70      	pop	{r4, r5, r6, pc}
 800c076:	466a      	mov	r2, sp
 800c078:	f000 f874 	bl	800c164 <_fstat_r>
 800c07c:	2800      	cmp	r0, #0
 800c07e:	dbec      	blt.n	800c05a <__swhatbuf_r+0x12>
 800c080:	9901      	ldr	r1, [sp, #4]
 800c082:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c086:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c08a:	4259      	negs	r1, r3
 800c08c:	4159      	adcs	r1, r3
 800c08e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c092:	e7eb      	b.n	800c06c <__swhatbuf_r+0x24>

0800c094 <__smakebuf_r>:
 800c094:	898b      	ldrh	r3, [r1, #12]
 800c096:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c098:	079d      	lsls	r5, r3, #30
 800c09a:	4606      	mov	r6, r0
 800c09c:	460c      	mov	r4, r1
 800c09e:	d507      	bpl.n	800c0b0 <__smakebuf_r+0x1c>
 800c0a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c0a4:	6023      	str	r3, [r4, #0]
 800c0a6:	6123      	str	r3, [r4, #16]
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	6163      	str	r3, [r4, #20]
 800c0ac:	b003      	add	sp, #12
 800c0ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0b0:	ab01      	add	r3, sp, #4
 800c0b2:	466a      	mov	r2, sp
 800c0b4:	f7ff ffc8 	bl	800c048 <__swhatbuf_r>
 800c0b8:	9f00      	ldr	r7, [sp, #0]
 800c0ba:	4605      	mov	r5, r0
 800c0bc:	4639      	mov	r1, r7
 800c0be:	4630      	mov	r0, r6
 800c0c0:	f7fe f8ba 	bl	800a238 <_malloc_r>
 800c0c4:	b948      	cbnz	r0, 800c0da <__smakebuf_r+0x46>
 800c0c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0ca:	059a      	lsls	r2, r3, #22
 800c0cc:	d4ee      	bmi.n	800c0ac <__smakebuf_r+0x18>
 800c0ce:	f023 0303 	bic.w	r3, r3, #3
 800c0d2:	f043 0302 	orr.w	r3, r3, #2
 800c0d6:	81a3      	strh	r3, [r4, #12]
 800c0d8:	e7e2      	b.n	800c0a0 <__smakebuf_r+0xc>
 800c0da:	89a3      	ldrh	r3, [r4, #12]
 800c0dc:	6020      	str	r0, [r4, #0]
 800c0de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0e2:	81a3      	strh	r3, [r4, #12]
 800c0e4:	9b01      	ldr	r3, [sp, #4]
 800c0e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c0ea:	b15b      	cbz	r3, 800c104 <__smakebuf_r+0x70>
 800c0ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0f0:	4630      	mov	r0, r6
 800c0f2:	f000 f849 	bl	800c188 <_isatty_r>
 800c0f6:	b128      	cbz	r0, 800c104 <__smakebuf_r+0x70>
 800c0f8:	89a3      	ldrh	r3, [r4, #12]
 800c0fa:	f023 0303 	bic.w	r3, r3, #3
 800c0fe:	f043 0301 	orr.w	r3, r3, #1
 800c102:	81a3      	strh	r3, [r4, #12]
 800c104:	89a3      	ldrh	r3, [r4, #12]
 800c106:	431d      	orrs	r5, r3
 800c108:	81a5      	strh	r5, [r4, #12]
 800c10a:	e7cf      	b.n	800c0ac <__smakebuf_r+0x18>

0800c10c <memmove>:
 800c10c:	4288      	cmp	r0, r1
 800c10e:	b510      	push	{r4, lr}
 800c110:	eb01 0402 	add.w	r4, r1, r2
 800c114:	d902      	bls.n	800c11c <memmove+0x10>
 800c116:	4284      	cmp	r4, r0
 800c118:	4623      	mov	r3, r4
 800c11a:	d807      	bhi.n	800c12c <memmove+0x20>
 800c11c:	1e43      	subs	r3, r0, #1
 800c11e:	42a1      	cmp	r1, r4
 800c120:	d008      	beq.n	800c134 <memmove+0x28>
 800c122:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c126:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c12a:	e7f8      	b.n	800c11e <memmove+0x12>
 800c12c:	4402      	add	r2, r0
 800c12e:	4601      	mov	r1, r0
 800c130:	428a      	cmp	r2, r1
 800c132:	d100      	bne.n	800c136 <memmove+0x2a>
 800c134:	bd10      	pop	{r4, pc}
 800c136:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c13a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c13e:	e7f7      	b.n	800c130 <memmove+0x24>

0800c140 <strncmp>:
 800c140:	b510      	push	{r4, lr}
 800c142:	b16a      	cbz	r2, 800c160 <strncmp+0x20>
 800c144:	3901      	subs	r1, #1
 800c146:	1884      	adds	r4, r0, r2
 800c148:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c14c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c150:	429a      	cmp	r2, r3
 800c152:	d103      	bne.n	800c15c <strncmp+0x1c>
 800c154:	42a0      	cmp	r0, r4
 800c156:	d001      	beq.n	800c15c <strncmp+0x1c>
 800c158:	2a00      	cmp	r2, #0
 800c15a:	d1f5      	bne.n	800c148 <strncmp+0x8>
 800c15c:	1ad0      	subs	r0, r2, r3
 800c15e:	bd10      	pop	{r4, pc}
 800c160:	4610      	mov	r0, r2
 800c162:	e7fc      	b.n	800c15e <strncmp+0x1e>

0800c164 <_fstat_r>:
 800c164:	b538      	push	{r3, r4, r5, lr}
 800c166:	4d07      	ldr	r5, [pc, #28]	@ (800c184 <_fstat_r+0x20>)
 800c168:	2300      	movs	r3, #0
 800c16a:	4604      	mov	r4, r0
 800c16c:	4608      	mov	r0, r1
 800c16e:	4611      	mov	r1, r2
 800c170:	602b      	str	r3, [r5, #0]
 800c172:	f7f5 fb15 	bl	80017a0 <_fstat>
 800c176:	1c43      	adds	r3, r0, #1
 800c178:	d102      	bne.n	800c180 <_fstat_r+0x1c>
 800c17a:	682b      	ldr	r3, [r5, #0]
 800c17c:	b103      	cbz	r3, 800c180 <_fstat_r+0x1c>
 800c17e:	6023      	str	r3, [r4, #0]
 800c180:	bd38      	pop	{r3, r4, r5, pc}
 800c182:	bf00      	nop
 800c184:	20000684 	.word	0x20000684

0800c188 <_isatty_r>:
 800c188:	b538      	push	{r3, r4, r5, lr}
 800c18a:	4d06      	ldr	r5, [pc, #24]	@ (800c1a4 <_isatty_r+0x1c>)
 800c18c:	2300      	movs	r3, #0
 800c18e:	4604      	mov	r4, r0
 800c190:	4608      	mov	r0, r1
 800c192:	602b      	str	r3, [r5, #0]
 800c194:	f7f5 fb14 	bl	80017c0 <_isatty>
 800c198:	1c43      	adds	r3, r0, #1
 800c19a:	d102      	bne.n	800c1a2 <_isatty_r+0x1a>
 800c19c:	682b      	ldr	r3, [r5, #0]
 800c19e:	b103      	cbz	r3, 800c1a2 <_isatty_r+0x1a>
 800c1a0:	6023      	str	r3, [r4, #0]
 800c1a2:	bd38      	pop	{r3, r4, r5, pc}
 800c1a4:	20000684 	.word	0x20000684

0800c1a8 <_sbrk_r>:
 800c1a8:	b538      	push	{r3, r4, r5, lr}
 800c1aa:	4d06      	ldr	r5, [pc, #24]	@ (800c1c4 <_sbrk_r+0x1c>)
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	4604      	mov	r4, r0
 800c1b0:	4608      	mov	r0, r1
 800c1b2:	602b      	str	r3, [r5, #0]
 800c1b4:	f7f5 fb1c 	bl	80017f0 <_sbrk>
 800c1b8:	1c43      	adds	r3, r0, #1
 800c1ba:	d102      	bne.n	800c1c2 <_sbrk_r+0x1a>
 800c1bc:	682b      	ldr	r3, [r5, #0]
 800c1be:	b103      	cbz	r3, 800c1c2 <_sbrk_r+0x1a>
 800c1c0:	6023      	str	r3, [r4, #0]
 800c1c2:	bd38      	pop	{r3, r4, r5, pc}
 800c1c4:	20000684 	.word	0x20000684

0800c1c8 <memcpy>:
 800c1c8:	440a      	add	r2, r1
 800c1ca:	4291      	cmp	r1, r2
 800c1cc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c1d0:	d100      	bne.n	800c1d4 <memcpy+0xc>
 800c1d2:	4770      	bx	lr
 800c1d4:	b510      	push	{r4, lr}
 800c1d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1da:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c1de:	4291      	cmp	r1, r2
 800c1e0:	d1f9      	bne.n	800c1d6 <memcpy+0xe>
 800c1e2:	bd10      	pop	{r4, pc}
 800c1e4:	0000      	movs	r0, r0
	...

0800c1e8 <nan>:
 800c1e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c1f0 <nan+0x8>
 800c1ec:	4770      	bx	lr
 800c1ee:	bf00      	nop
 800c1f0:	00000000 	.word	0x00000000
 800c1f4:	7ff80000 	.word	0x7ff80000

0800c1f8 <__assert_func>:
 800c1f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c1fa:	4614      	mov	r4, r2
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	4b09      	ldr	r3, [pc, #36]	@ (800c224 <__assert_func+0x2c>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	4605      	mov	r5, r0
 800c204:	68d8      	ldr	r0, [r3, #12]
 800c206:	b954      	cbnz	r4, 800c21e <__assert_func+0x26>
 800c208:	4b07      	ldr	r3, [pc, #28]	@ (800c228 <__assert_func+0x30>)
 800c20a:	461c      	mov	r4, r3
 800c20c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c210:	9100      	str	r1, [sp, #0]
 800c212:	462b      	mov	r3, r5
 800c214:	4905      	ldr	r1, [pc, #20]	@ (800c22c <__assert_func+0x34>)
 800c216:	f000 fba7 	bl	800c968 <fiprintf>
 800c21a:	f000 fbb7 	bl	800c98c <abort>
 800c21e:	4b04      	ldr	r3, [pc, #16]	@ (800c230 <__assert_func+0x38>)
 800c220:	e7f4      	b.n	800c20c <__assert_func+0x14>
 800c222:	bf00      	nop
 800c224:	20000018 	.word	0x20000018
 800c228:	0800cf05 	.word	0x0800cf05
 800c22c:	0800ced7 	.word	0x0800ced7
 800c230:	0800ceca 	.word	0x0800ceca

0800c234 <_calloc_r>:
 800c234:	b570      	push	{r4, r5, r6, lr}
 800c236:	fba1 5402 	umull	r5, r4, r1, r2
 800c23a:	b93c      	cbnz	r4, 800c24c <_calloc_r+0x18>
 800c23c:	4629      	mov	r1, r5
 800c23e:	f7fd fffb 	bl	800a238 <_malloc_r>
 800c242:	4606      	mov	r6, r0
 800c244:	b928      	cbnz	r0, 800c252 <_calloc_r+0x1e>
 800c246:	2600      	movs	r6, #0
 800c248:	4630      	mov	r0, r6
 800c24a:	bd70      	pop	{r4, r5, r6, pc}
 800c24c:	220c      	movs	r2, #12
 800c24e:	6002      	str	r2, [r0, #0]
 800c250:	e7f9      	b.n	800c246 <_calloc_r+0x12>
 800c252:	462a      	mov	r2, r5
 800c254:	4621      	mov	r1, r4
 800c256:	f7fd f8a9 	bl	80093ac <memset>
 800c25a:	e7f5      	b.n	800c248 <_calloc_r+0x14>

0800c25c <rshift>:
 800c25c:	6903      	ldr	r3, [r0, #16]
 800c25e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c262:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c266:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c26a:	f100 0414 	add.w	r4, r0, #20
 800c26e:	dd45      	ble.n	800c2fc <rshift+0xa0>
 800c270:	f011 011f 	ands.w	r1, r1, #31
 800c274:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c278:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c27c:	d10c      	bne.n	800c298 <rshift+0x3c>
 800c27e:	f100 0710 	add.w	r7, r0, #16
 800c282:	4629      	mov	r1, r5
 800c284:	42b1      	cmp	r1, r6
 800c286:	d334      	bcc.n	800c2f2 <rshift+0x96>
 800c288:	1a9b      	subs	r3, r3, r2
 800c28a:	009b      	lsls	r3, r3, #2
 800c28c:	1eea      	subs	r2, r5, #3
 800c28e:	4296      	cmp	r6, r2
 800c290:	bf38      	it	cc
 800c292:	2300      	movcc	r3, #0
 800c294:	4423      	add	r3, r4
 800c296:	e015      	b.n	800c2c4 <rshift+0x68>
 800c298:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c29c:	f1c1 0820 	rsb	r8, r1, #32
 800c2a0:	40cf      	lsrs	r7, r1
 800c2a2:	f105 0e04 	add.w	lr, r5, #4
 800c2a6:	46a1      	mov	r9, r4
 800c2a8:	4576      	cmp	r6, lr
 800c2aa:	46f4      	mov	ip, lr
 800c2ac:	d815      	bhi.n	800c2da <rshift+0x7e>
 800c2ae:	1a9a      	subs	r2, r3, r2
 800c2b0:	0092      	lsls	r2, r2, #2
 800c2b2:	3a04      	subs	r2, #4
 800c2b4:	3501      	adds	r5, #1
 800c2b6:	42ae      	cmp	r6, r5
 800c2b8:	bf38      	it	cc
 800c2ba:	2200      	movcc	r2, #0
 800c2bc:	18a3      	adds	r3, r4, r2
 800c2be:	50a7      	str	r7, [r4, r2]
 800c2c0:	b107      	cbz	r7, 800c2c4 <rshift+0x68>
 800c2c2:	3304      	adds	r3, #4
 800c2c4:	1b1a      	subs	r2, r3, r4
 800c2c6:	42a3      	cmp	r3, r4
 800c2c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c2cc:	bf08      	it	eq
 800c2ce:	2300      	moveq	r3, #0
 800c2d0:	6102      	str	r2, [r0, #16]
 800c2d2:	bf08      	it	eq
 800c2d4:	6143      	streq	r3, [r0, #20]
 800c2d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c2da:	f8dc c000 	ldr.w	ip, [ip]
 800c2de:	fa0c fc08 	lsl.w	ip, ip, r8
 800c2e2:	ea4c 0707 	orr.w	r7, ip, r7
 800c2e6:	f849 7b04 	str.w	r7, [r9], #4
 800c2ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c2ee:	40cf      	lsrs	r7, r1
 800c2f0:	e7da      	b.n	800c2a8 <rshift+0x4c>
 800c2f2:	f851 cb04 	ldr.w	ip, [r1], #4
 800c2f6:	f847 cf04 	str.w	ip, [r7, #4]!
 800c2fa:	e7c3      	b.n	800c284 <rshift+0x28>
 800c2fc:	4623      	mov	r3, r4
 800c2fe:	e7e1      	b.n	800c2c4 <rshift+0x68>

0800c300 <__hexdig_fun>:
 800c300:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c304:	2b09      	cmp	r3, #9
 800c306:	d802      	bhi.n	800c30e <__hexdig_fun+0xe>
 800c308:	3820      	subs	r0, #32
 800c30a:	b2c0      	uxtb	r0, r0
 800c30c:	4770      	bx	lr
 800c30e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c312:	2b05      	cmp	r3, #5
 800c314:	d801      	bhi.n	800c31a <__hexdig_fun+0x1a>
 800c316:	3847      	subs	r0, #71	@ 0x47
 800c318:	e7f7      	b.n	800c30a <__hexdig_fun+0xa>
 800c31a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c31e:	2b05      	cmp	r3, #5
 800c320:	d801      	bhi.n	800c326 <__hexdig_fun+0x26>
 800c322:	3827      	subs	r0, #39	@ 0x27
 800c324:	e7f1      	b.n	800c30a <__hexdig_fun+0xa>
 800c326:	2000      	movs	r0, #0
 800c328:	4770      	bx	lr
	...

0800c32c <__gethex>:
 800c32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c330:	b085      	sub	sp, #20
 800c332:	468a      	mov	sl, r1
 800c334:	9302      	str	r3, [sp, #8]
 800c336:	680b      	ldr	r3, [r1, #0]
 800c338:	9001      	str	r0, [sp, #4]
 800c33a:	4690      	mov	r8, r2
 800c33c:	1c9c      	adds	r4, r3, #2
 800c33e:	46a1      	mov	r9, r4
 800c340:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c344:	2830      	cmp	r0, #48	@ 0x30
 800c346:	d0fa      	beq.n	800c33e <__gethex+0x12>
 800c348:	eba9 0303 	sub.w	r3, r9, r3
 800c34c:	f1a3 0b02 	sub.w	fp, r3, #2
 800c350:	f7ff ffd6 	bl	800c300 <__hexdig_fun>
 800c354:	4605      	mov	r5, r0
 800c356:	2800      	cmp	r0, #0
 800c358:	d168      	bne.n	800c42c <__gethex+0x100>
 800c35a:	49a0      	ldr	r1, [pc, #640]	@ (800c5dc <__gethex+0x2b0>)
 800c35c:	2201      	movs	r2, #1
 800c35e:	4648      	mov	r0, r9
 800c360:	f7ff feee 	bl	800c140 <strncmp>
 800c364:	4607      	mov	r7, r0
 800c366:	2800      	cmp	r0, #0
 800c368:	d167      	bne.n	800c43a <__gethex+0x10e>
 800c36a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c36e:	4626      	mov	r6, r4
 800c370:	f7ff ffc6 	bl	800c300 <__hexdig_fun>
 800c374:	2800      	cmp	r0, #0
 800c376:	d062      	beq.n	800c43e <__gethex+0x112>
 800c378:	4623      	mov	r3, r4
 800c37a:	7818      	ldrb	r0, [r3, #0]
 800c37c:	2830      	cmp	r0, #48	@ 0x30
 800c37e:	4699      	mov	r9, r3
 800c380:	f103 0301 	add.w	r3, r3, #1
 800c384:	d0f9      	beq.n	800c37a <__gethex+0x4e>
 800c386:	f7ff ffbb 	bl	800c300 <__hexdig_fun>
 800c38a:	fab0 f580 	clz	r5, r0
 800c38e:	096d      	lsrs	r5, r5, #5
 800c390:	f04f 0b01 	mov.w	fp, #1
 800c394:	464a      	mov	r2, r9
 800c396:	4616      	mov	r6, r2
 800c398:	3201      	adds	r2, #1
 800c39a:	7830      	ldrb	r0, [r6, #0]
 800c39c:	f7ff ffb0 	bl	800c300 <__hexdig_fun>
 800c3a0:	2800      	cmp	r0, #0
 800c3a2:	d1f8      	bne.n	800c396 <__gethex+0x6a>
 800c3a4:	498d      	ldr	r1, [pc, #564]	@ (800c5dc <__gethex+0x2b0>)
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	4630      	mov	r0, r6
 800c3aa:	f7ff fec9 	bl	800c140 <strncmp>
 800c3ae:	2800      	cmp	r0, #0
 800c3b0:	d13f      	bne.n	800c432 <__gethex+0x106>
 800c3b2:	b944      	cbnz	r4, 800c3c6 <__gethex+0x9a>
 800c3b4:	1c74      	adds	r4, r6, #1
 800c3b6:	4622      	mov	r2, r4
 800c3b8:	4616      	mov	r6, r2
 800c3ba:	3201      	adds	r2, #1
 800c3bc:	7830      	ldrb	r0, [r6, #0]
 800c3be:	f7ff ff9f 	bl	800c300 <__hexdig_fun>
 800c3c2:	2800      	cmp	r0, #0
 800c3c4:	d1f8      	bne.n	800c3b8 <__gethex+0x8c>
 800c3c6:	1ba4      	subs	r4, r4, r6
 800c3c8:	00a7      	lsls	r7, r4, #2
 800c3ca:	7833      	ldrb	r3, [r6, #0]
 800c3cc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c3d0:	2b50      	cmp	r3, #80	@ 0x50
 800c3d2:	d13e      	bne.n	800c452 <__gethex+0x126>
 800c3d4:	7873      	ldrb	r3, [r6, #1]
 800c3d6:	2b2b      	cmp	r3, #43	@ 0x2b
 800c3d8:	d033      	beq.n	800c442 <__gethex+0x116>
 800c3da:	2b2d      	cmp	r3, #45	@ 0x2d
 800c3dc:	d034      	beq.n	800c448 <__gethex+0x11c>
 800c3de:	1c71      	adds	r1, r6, #1
 800c3e0:	2400      	movs	r4, #0
 800c3e2:	7808      	ldrb	r0, [r1, #0]
 800c3e4:	f7ff ff8c 	bl	800c300 <__hexdig_fun>
 800c3e8:	1e43      	subs	r3, r0, #1
 800c3ea:	b2db      	uxtb	r3, r3
 800c3ec:	2b18      	cmp	r3, #24
 800c3ee:	d830      	bhi.n	800c452 <__gethex+0x126>
 800c3f0:	f1a0 0210 	sub.w	r2, r0, #16
 800c3f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c3f8:	f7ff ff82 	bl	800c300 <__hexdig_fun>
 800c3fc:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800c400:	fa5f fc8c 	uxtb.w	ip, ip
 800c404:	f1bc 0f18 	cmp.w	ip, #24
 800c408:	f04f 030a 	mov.w	r3, #10
 800c40c:	d91e      	bls.n	800c44c <__gethex+0x120>
 800c40e:	b104      	cbz	r4, 800c412 <__gethex+0xe6>
 800c410:	4252      	negs	r2, r2
 800c412:	4417      	add	r7, r2
 800c414:	f8ca 1000 	str.w	r1, [sl]
 800c418:	b1ed      	cbz	r5, 800c456 <__gethex+0x12a>
 800c41a:	f1bb 0f00 	cmp.w	fp, #0
 800c41e:	bf0c      	ite	eq
 800c420:	2506      	moveq	r5, #6
 800c422:	2500      	movne	r5, #0
 800c424:	4628      	mov	r0, r5
 800c426:	b005      	add	sp, #20
 800c428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c42c:	2500      	movs	r5, #0
 800c42e:	462c      	mov	r4, r5
 800c430:	e7b0      	b.n	800c394 <__gethex+0x68>
 800c432:	2c00      	cmp	r4, #0
 800c434:	d1c7      	bne.n	800c3c6 <__gethex+0x9a>
 800c436:	4627      	mov	r7, r4
 800c438:	e7c7      	b.n	800c3ca <__gethex+0x9e>
 800c43a:	464e      	mov	r6, r9
 800c43c:	462f      	mov	r7, r5
 800c43e:	2501      	movs	r5, #1
 800c440:	e7c3      	b.n	800c3ca <__gethex+0x9e>
 800c442:	2400      	movs	r4, #0
 800c444:	1cb1      	adds	r1, r6, #2
 800c446:	e7cc      	b.n	800c3e2 <__gethex+0xb6>
 800c448:	2401      	movs	r4, #1
 800c44a:	e7fb      	b.n	800c444 <__gethex+0x118>
 800c44c:	fb03 0002 	mla	r0, r3, r2, r0
 800c450:	e7ce      	b.n	800c3f0 <__gethex+0xc4>
 800c452:	4631      	mov	r1, r6
 800c454:	e7de      	b.n	800c414 <__gethex+0xe8>
 800c456:	eba6 0309 	sub.w	r3, r6, r9
 800c45a:	3b01      	subs	r3, #1
 800c45c:	4629      	mov	r1, r5
 800c45e:	2b07      	cmp	r3, #7
 800c460:	dc0a      	bgt.n	800c478 <__gethex+0x14c>
 800c462:	9801      	ldr	r0, [sp, #4]
 800c464:	f7fd ff74 	bl	800a350 <_Balloc>
 800c468:	4604      	mov	r4, r0
 800c46a:	b940      	cbnz	r0, 800c47e <__gethex+0x152>
 800c46c:	4b5c      	ldr	r3, [pc, #368]	@ (800c5e0 <__gethex+0x2b4>)
 800c46e:	4602      	mov	r2, r0
 800c470:	21e4      	movs	r1, #228	@ 0xe4
 800c472:	485c      	ldr	r0, [pc, #368]	@ (800c5e4 <__gethex+0x2b8>)
 800c474:	f7ff fec0 	bl	800c1f8 <__assert_func>
 800c478:	3101      	adds	r1, #1
 800c47a:	105b      	asrs	r3, r3, #1
 800c47c:	e7ef      	b.n	800c45e <__gethex+0x132>
 800c47e:	f100 0a14 	add.w	sl, r0, #20
 800c482:	2300      	movs	r3, #0
 800c484:	4655      	mov	r5, sl
 800c486:	469b      	mov	fp, r3
 800c488:	45b1      	cmp	r9, r6
 800c48a:	d337      	bcc.n	800c4fc <__gethex+0x1d0>
 800c48c:	f845 bb04 	str.w	fp, [r5], #4
 800c490:	eba5 050a 	sub.w	r5, r5, sl
 800c494:	10ad      	asrs	r5, r5, #2
 800c496:	6125      	str	r5, [r4, #16]
 800c498:	4658      	mov	r0, fp
 800c49a:	f7fe f84b 	bl	800a534 <__hi0bits>
 800c49e:	016d      	lsls	r5, r5, #5
 800c4a0:	f8d8 6000 	ldr.w	r6, [r8]
 800c4a4:	1a2d      	subs	r5, r5, r0
 800c4a6:	42b5      	cmp	r5, r6
 800c4a8:	dd54      	ble.n	800c554 <__gethex+0x228>
 800c4aa:	1bad      	subs	r5, r5, r6
 800c4ac:	4629      	mov	r1, r5
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	f7fe fbdf 	bl	800ac72 <__any_on>
 800c4b4:	4681      	mov	r9, r0
 800c4b6:	b178      	cbz	r0, 800c4d8 <__gethex+0x1ac>
 800c4b8:	1e6b      	subs	r3, r5, #1
 800c4ba:	1159      	asrs	r1, r3, #5
 800c4bc:	f003 021f 	and.w	r2, r3, #31
 800c4c0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c4c4:	f04f 0901 	mov.w	r9, #1
 800c4c8:	fa09 f202 	lsl.w	r2, r9, r2
 800c4cc:	420a      	tst	r2, r1
 800c4ce:	d003      	beq.n	800c4d8 <__gethex+0x1ac>
 800c4d0:	454b      	cmp	r3, r9
 800c4d2:	dc36      	bgt.n	800c542 <__gethex+0x216>
 800c4d4:	f04f 0902 	mov.w	r9, #2
 800c4d8:	4629      	mov	r1, r5
 800c4da:	4620      	mov	r0, r4
 800c4dc:	f7ff febe 	bl	800c25c <rshift>
 800c4e0:	442f      	add	r7, r5
 800c4e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c4e6:	42bb      	cmp	r3, r7
 800c4e8:	da42      	bge.n	800c570 <__gethex+0x244>
 800c4ea:	9801      	ldr	r0, [sp, #4]
 800c4ec:	4621      	mov	r1, r4
 800c4ee:	f7fd ff6f 	bl	800a3d0 <_Bfree>
 800c4f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	6013      	str	r3, [r2, #0]
 800c4f8:	25a3      	movs	r5, #163	@ 0xa3
 800c4fa:	e793      	b.n	800c424 <__gethex+0xf8>
 800c4fc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c500:	2a2e      	cmp	r2, #46	@ 0x2e
 800c502:	d012      	beq.n	800c52a <__gethex+0x1fe>
 800c504:	2b20      	cmp	r3, #32
 800c506:	d104      	bne.n	800c512 <__gethex+0x1e6>
 800c508:	f845 bb04 	str.w	fp, [r5], #4
 800c50c:	f04f 0b00 	mov.w	fp, #0
 800c510:	465b      	mov	r3, fp
 800c512:	7830      	ldrb	r0, [r6, #0]
 800c514:	9303      	str	r3, [sp, #12]
 800c516:	f7ff fef3 	bl	800c300 <__hexdig_fun>
 800c51a:	9b03      	ldr	r3, [sp, #12]
 800c51c:	f000 000f 	and.w	r0, r0, #15
 800c520:	4098      	lsls	r0, r3
 800c522:	ea4b 0b00 	orr.w	fp, fp, r0
 800c526:	3304      	adds	r3, #4
 800c528:	e7ae      	b.n	800c488 <__gethex+0x15c>
 800c52a:	45b1      	cmp	r9, r6
 800c52c:	d8ea      	bhi.n	800c504 <__gethex+0x1d8>
 800c52e:	492b      	ldr	r1, [pc, #172]	@ (800c5dc <__gethex+0x2b0>)
 800c530:	9303      	str	r3, [sp, #12]
 800c532:	2201      	movs	r2, #1
 800c534:	4630      	mov	r0, r6
 800c536:	f7ff fe03 	bl	800c140 <strncmp>
 800c53a:	9b03      	ldr	r3, [sp, #12]
 800c53c:	2800      	cmp	r0, #0
 800c53e:	d1e1      	bne.n	800c504 <__gethex+0x1d8>
 800c540:	e7a2      	b.n	800c488 <__gethex+0x15c>
 800c542:	1ea9      	subs	r1, r5, #2
 800c544:	4620      	mov	r0, r4
 800c546:	f7fe fb94 	bl	800ac72 <__any_on>
 800c54a:	2800      	cmp	r0, #0
 800c54c:	d0c2      	beq.n	800c4d4 <__gethex+0x1a8>
 800c54e:	f04f 0903 	mov.w	r9, #3
 800c552:	e7c1      	b.n	800c4d8 <__gethex+0x1ac>
 800c554:	da09      	bge.n	800c56a <__gethex+0x23e>
 800c556:	1b75      	subs	r5, r6, r5
 800c558:	4621      	mov	r1, r4
 800c55a:	9801      	ldr	r0, [sp, #4]
 800c55c:	462a      	mov	r2, r5
 800c55e:	f7fe f94f 	bl	800a800 <__lshift>
 800c562:	1b7f      	subs	r7, r7, r5
 800c564:	4604      	mov	r4, r0
 800c566:	f100 0a14 	add.w	sl, r0, #20
 800c56a:	f04f 0900 	mov.w	r9, #0
 800c56e:	e7b8      	b.n	800c4e2 <__gethex+0x1b6>
 800c570:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c574:	42bd      	cmp	r5, r7
 800c576:	dd6f      	ble.n	800c658 <__gethex+0x32c>
 800c578:	1bed      	subs	r5, r5, r7
 800c57a:	42ae      	cmp	r6, r5
 800c57c:	dc34      	bgt.n	800c5e8 <__gethex+0x2bc>
 800c57e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c582:	2b02      	cmp	r3, #2
 800c584:	d022      	beq.n	800c5cc <__gethex+0x2a0>
 800c586:	2b03      	cmp	r3, #3
 800c588:	d024      	beq.n	800c5d4 <__gethex+0x2a8>
 800c58a:	2b01      	cmp	r3, #1
 800c58c:	d115      	bne.n	800c5ba <__gethex+0x28e>
 800c58e:	42ae      	cmp	r6, r5
 800c590:	d113      	bne.n	800c5ba <__gethex+0x28e>
 800c592:	2e01      	cmp	r6, #1
 800c594:	d10b      	bne.n	800c5ae <__gethex+0x282>
 800c596:	9a02      	ldr	r2, [sp, #8]
 800c598:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c59c:	6013      	str	r3, [r2, #0]
 800c59e:	2301      	movs	r3, #1
 800c5a0:	6123      	str	r3, [r4, #16]
 800c5a2:	f8ca 3000 	str.w	r3, [sl]
 800c5a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5a8:	2562      	movs	r5, #98	@ 0x62
 800c5aa:	601c      	str	r4, [r3, #0]
 800c5ac:	e73a      	b.n	800c424 <__gethex+0xf8>
 800c5ae:	1e71      	subs	r1, r6, #1
 800c5b0:	4620      	mov	r0, r4
 800c5b2:	f7fe fb5e 	bl	800ac72 <__any_on>
 800c5b6:	2800      	cmp	r0, #0
 800c5b8:	d1ed      	bne.n	800c596 <__gethex+0x26a>
 800c5ba:	9801      	ldr	r0, [sp, #4]
 800c5bc:	4621      	mov	r1, r4
 800c5be:	f7fd ff07 	bl	800a3d0 <_Bfree>
 800c5c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	6013      	str	r3, [r2, #0]
 800c5c8:	2550      	movs	r5, #80	@ 0x50
 800c5ca:	e72b      	b.n	800c424 <__gethex+0xf8>
 800c5cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d1f3      	bne.n	800c5ba <__gethex+0x28e>
 800c5d2:	e7e0      	b.n	800c596 <__gethex+0x26a>
 800c5d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d1dd      	bne.n	800c596 <__gethex+0x26a>
 800c5da:	e7ee      	b.n	800c5ba <__gethex+0x28e>
 800c5dc:	0800cd58 	.word	0x0800cd58
 800c5e0:	0800cbf1 	.word	0x0800cbf1
 800c5e4:	0800cf06 	.word	0x0800cf06
 800c5e8:	1e6f      	subs	r7, r5, #1
 800c5ea:	f1b9 0f00 	cmp.w	r9, #0
 800c5ee:	d130      	bne.n	800c652 <__gethex+0x326>
 800c5f0:	b127      	cbz	r7, 800c5fc <__gethex+0x2d0>
 800c5f2:	4639      	mov	r1, r7
 800c5f4:	4620      	mov	r0, r4
 800c5f6:	f7fe fb3c 	bl	800ac72 <__any_on>
 800c5fa:	4681      	mov	r9, r0
 800c5fc:	117a      	asrs	r2, r7, #5
 800c5fe:	2301      	movs	r3, #1
 800c600:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c604:	f007 071f 	and.w	r7, r7, #31
 800c608:	40bb      	lsls	r3, r7
 800c60a:	4213      	tst	r3, r2
 800c60c:	4629      	mov	r1, r5
 800c60e:	4620      	mov	r0, r4
 800c610:	bf18      	it	ne
 800c612:	f049 0902 	orrne.w	r9, r9, #2
 800c616:	f7ff fe21 	bl	800c25c <rshift>
 800c61a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c61e:	1b76      	subs	r6, r6, r5
 800c620:	2502      	movs	r5, #2
 800c622:	f1b9 0f00 	cmp.w	r9, #0
 800c626:	d047      	beq.n	800c6b8 <__gethex+0x38c>
 800c628:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c62c:	2b02      	cmp	r3, #2
 800c62e:	d015      	beq.n	800c65c <__gethex+0x330>
 800c630:	2b03      	cmp	r3, #3
 800c632:	d017      	beq.n	800c664 <__gethex+0x338>
 800c634:	2b01      	cmp	r3, #1
 800c636:	d109      	bne.n	800c64c <__gethex+0x320>
 800c638:	f019 0f02 	tst.w	r9, #2
 800c63c:	d006      	beq.n	800c64c <__gethex+0x320>
 800c63e:	f8da 3000 	ldr.w	r3, [sl]
 800c642:	ea49 0903 	orr.w	r9, r9, r3
 800c646:	f019 0f01 	tst.w	r9, #1
 800c64a:	d10e      	bne.n	800c66a <__gethex+0x33e>
 800c64c:	f045 0510 	orr.w	r5, r5, #16
 800c650:	e032      	b.n	800c6b8 <__gethex+0x38c>
 800c652:	f04f 0901 	mov.w	r9, #1
 800c656:	e7d1      	b.n	800c5fc <__gethex+0x2d0>
 800c658:	2501      	movs	r5, #1
 800c65a:	e7e2      	b.n	800c622 <__gethex+0x2f6>
 800c65c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c65e:	f1c3 0301 	rsb	r3, r3, #1
 800c662:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c666:	2b00      	cmp	r3, #0
 800c668:	d0f0      	beq.n	800c64c <__gethex+0x320>
 800c66a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c66e:	f104 0314 	add.w	r3, r4, #20
 800c672:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c676:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c67a:	f04f 0c00 	mov.w	ip, #0
 800c67e:	4618      	mov	r0, r3
 800c680:	f853 2b04 	ldr.w	r2, [r3], #4
 800c684:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800c688:	d01b      	beq.n	800c6c2 <__gethex+0x396>
 800c68a:	3201      	adds	r2, #1
 800c68c:	6002      	str	r2, [r0, #0]
 800c68e:	2d02      	cmp	r5, #2
 800c690:	f104 0314 	add.w	r3, r4, #20
 800c694:	d13c      	bne.n	800c710 <__gethex+0x3e4>
 800c696:	f8d8 2000 	ldr.w	r2, [r8]
 800c69a:	3a01      	subs	r2, #1
 800c69c:	42b2      	cmp	r2, r6
 800c69e:	d109      	bne.n	800c6b4 <__gethex+0x388>
 800c6a0:	1171      	asrs	r1, r6, #5
 800c6a2:	2201      	movs	r2, #1
 800c6a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c6a8:	f006 061f 	and.w	r6, r6, #31
 800c6ac:	fa02 f606 	lsl.w	r6, r2, r6
 800c6b0:	421e      	tst	r6, r3
 800c6b2:	d13a      	bne.n	800c72a <__gethex+0x3fe>
 800c6b4:	f045 0520 	orr.w	r5, r5, #32
 800c6b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6ba:	601c      	str	r4, [r3, #0]
 800c6bc:	9b02      	ldr	r3, [sp, #8]
 800c6be:	601f      	str	r7, [r3, #0]
 800c6c0:	e6b0      	b.n	800c424 <__gethex+0xf8>
 800c6c2:	4299      	cmp	r1, r3
 800c6c4:	f843 cc04 	str.w	ip, [r3, #-4]
 800c6c8:	d8d9      	bhi.n	800c67e <__gethex+0x352>
 800c6ca:	68a3      	ldr	r3, [r4, #8]
 800c6cc:	459b      	cmp	fp, r3
 800c6ce:	db17      	blt.n	800c700 <__gethex+0x3d4>
 800c6d0:	6861      	ldr	r1, [r4, #4]
 800c6d2:	9801      	ldr	r0, [sp, #4]
 800c6d4:	3101      	adds	r1, #1
 800c6d6:	f7fd fe3b 	bl	800a350 <_Balloc>
 800c6da:	4681      	mov	r9, r0
 800c6dc:	b918      	cbnz	r0, 800c6e6 <__gethex+0x3ba>
 800c6de:	4b1a      	ldr	r3, [pc, #104]	@ (800c748 <__gethex+0x41c>)
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	2184      	movs	r1, #132	@ 0x84
 800c6e4:	e6c5      	b.n	800c472 <__gethex+0x146>
 800c6e6:	6922      	ldr	r2, [r4, #16]
 800c6e8:	3202      	adds	r2, #2
 800c6ea:	f104 010c 	add.w	r1, r4, #12
 800c6ee:	0092      	lsls	r2, r2, #2
 800c6f0:	300c      	adds	r0, #12
 800c6f2:	f7ff fd69 	bl	800c1c8 <memcpy>
 800c6f6:	4621      	mov	r1, r4
 800c6f8:	9801      	ldr	r0, [sp, #4]
 800c6fa:	f7fd fe69 	bl	800a3d0 <_Bfree>
 800c6fe:	464c      	mov	r4, r9
 800c700:	6923      	ldr	r3, [r4, #16]
 800c702:	1c5a      	adds	r2, r3, #1
 800c704:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c708:	6122      	str	r2, [r4, #16]
 800c70a:	2201      	movs	r2, #1
 800c70c:	615a      	str	r2, [r3, #20]
 800c70e:	e7be      	b.n	800c68e <__gethex+0x362>
 800c710:	6922      	ldr	r2, [r4, #16]
 800c712:	455a      	cmp	r2, fp
 800c714:	dd0b      	ble.n	800c72e <__gethex+0x402>
 800c716:	2101      	movs	r1, #1
 800c718:	4620      	mov	r0, r4
 800c71a:	f7ff fd9f 	bl	800c25c <rshift>
 800c71e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c722:	3701      	adds	r7, #1
 800c724:	42bb      	cmp	r3, r7
 800c726:	f6ff aee0 	blt.w	800c4ea <__gethex+0x1be>
 800c72a:	2501      	movs	r5, #1
 800c72c:	e7c2      	b.n	800c6b4 <__gethex+0x388>
 800c72e:	f016 061f 	ands.w	r6, r6, #31
 800c732:	d0fa      	beq.n	800c72a <__gethex+0x3fe>
 800c734:	4453      	add	r3, sl
 800c736:	f1c6 0620 	rsb	r6, r6, #32
 800c73a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c73e:	f7fd fef9 	bl	800a534 <__hi0bits>
 800c742:	42b0      	cmp	r0, r6
 800c744:	dbe7      	blt.n	800c716 <__gethex+0x3ea>
 800c746:	e7f0      	b.n	800c72a <__gethex+0x3fe>
 800c748:	0800cbf1 	.word	0x0800cbf1

0800c74c <L_shift>:
 800c74c:	f1c2 0208 	rsb	r2, r2, #8
 800c750:	0092      	lsls	r2, r2, #2
 800c752:	b570      	push	{r4, r5, r6, lr}
 800c754:	f1c2 0620 	rsb	r6, r2, #32
 800c758:	6843      	ldr	r3, [r0, #4]
 800c75a:	6804      	ldr	r4, [r0, #0]
 800c75c:	fa03 f506 	lsl.w	r5, r3, r6
 800c760:	432c      	orrs	r4, r5
 800c762:	40d3      	lsrs	r3, r2
 800c764:	6004      	str	r4, [r0, #0]
 800c766:	f840 3f04 	str.w	r3, [r0, #4]!
 800c76a:	4288      	cmp	r0, r1
 800c76c:	d3f4      	bcc.n	800c758 <L_shift+0xc>
 800c76e:	bd70      	pop	{r4, r5, r6, pc}

0800c770 <__match>:
 800c770:	b530      	push	{r4, r5, lr}
 800c772:	6803      	ldr	r3, [r0, #0]
 800c774:	3301      	adds	r3, #1
 800c776:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c77a:	b914      	cbnz	r4, 800c782 <__match+0x12>
 800c77c:	6003      	str	r3, [r0, #0]
 800c77e:	2001      	movs	r0, #1
 800c780:	bd30      	pop	{r4, r5, pc}
 800c782:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c786:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c78a:	2d19      	cmp	r5, #25
 800c78c:	bf98      	it	ls
 800c78e:	3220      	addls	r2, #32
 800c790:	42a2      	cmp	r2, r4
 800c792:	d0f0      	beq.n	800c776 <__match+0x6>
 800c794:	2000      	movs	r0, #0
 800c796:	e7f3      	b.n	800c780 <__match+0x10>

0800c798 <__hexnan>:
 800c798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c79c:	680b      	ldr	r3, [r1, #0]
 800c79e:	6801      	ldr	r1, [r0, #0]
 800c7a0:	115e      	asrs	r6, r3, #5
 800c7a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c7a6:	f013 031f 	ands.w	r3, r3, #31
 800c7aa:	b087      	sub	sp, #28
 800c7ac:	bf18      	it	ne
 800c7ae:	3604      	addne	r6, #4
 800c7b0:	2500      	movs	r5, #0
 800c7b2:	1f37      	subs	r7, r6, #4
 800c7b4:	4682      	mov	sl, r0
 800c7b6:	4690      	mov	r8, r2
 800c7b8:	9301      	str	r3, [sp, #4]
 800c7ba:	f846 5c04 	str.w	r5, [r6, #-4]
 800c7be:	46b9      	mov	r9, r7
 800c7c0:	463c      	mov	r4, r7
 800c7c2:	9502      	str	r5, [sp, #8]
 800c7c4:	46ab      	mov	fp, r5
 800c7c6:	784a      	ldrb	r2, [r1, #1]
 800c7c8:	1c4b      	adds	r3, r1, #1
 800c7ca:	9303      	str	r3, [sp, #12]
 800c7cc:	b342      	cbz	r2, 800c820 <__hexnan+0x88>
 800c7ce:	4610      	mov	r0, r2
 800c7d0:	9105      	str	r1, [sp, #20]
 800c7d2:	9204      	str	r2, [sp, #16]
 800c7d4:	f7ff fd94 	bl	800c300 <__hexdig_fun>
 800c7d8:	2800      	cmp	r0, #0
 800c7da:	d151      	bne.n	800c880 <__hexnan+0xe8>
 800c7dc:	9a04      	ldr	r2, [sp, #16]
 800c7de:	9905      	ldr	r1, [sp, #20]
 800c7e0:	2a20      	cmp	r2, #32
 800c7e2:	d818      	bhi.n	800c816 <__hexnan+0x7e>
 800c7e4:	9b02      	ldr	r3, [sp, #8]
 800c7e6:	459b      	cmp	fp, r3
 800c7e8:	dd13      	ble.n	800c812 <__hexnan+0x7a>
 800c7ea:	454c      	cmp	r4, r9
 800c7ec:	d206      	bcs.n	800c7fc <__hexnan+0x64>
 800c7ee:	2d07      	cmp	r5, #7
 800c7f0:	dc04      	bgt.n	800c7fc <__hexnan+0x64>
 800c7f2:	462a      	mov	r2, r5
 800c7f4:	4649      	mov	r1, r9
 800c7f6:	4620      	mov	r0, r4
 800c7f8:	f7ff ffa8 	bl	800c74c <L_shift>
 800c7fc:	4544      	cmp	r4, r8
 800c7fe:	d952      	bls.n	800c8a6 <__hexnan+0x10e>
 800c800:	2300      	movs	r3, #0
 800c802:	f1a4 0904 	sub.w	r9, r4, #4
 800c806:	f844 3c04 	str.w	r3, [r4, #-4]
 800c80a:	f8cd b008 	str.w	fp, [sp, #8]
 800c80e:	464c      	mov	r4, r9
 800c810:	461d      	mov	r5, r3
 800c812:	9903      	ldr	r1, [sp, #12]
 800c814:	e7d7      	b.n	800c7c6 <__hexnan+0x2e>
 800c816:	2a29      	cmp	r2, #41	@ 0x29
 800c818:	d157      	bne.n	800c8ca <__hexnan+0x132>
 800c81a:	3102      	adds	r1, #2
 800c81c:	f8ca 1000 	str.w	r1, [sl]
 800c820:	f1bb 0f00 	cmp.w	fp, #0
 800c824:	d051      	beq.n	800c8ca <__hexnan+0x132>
 800c826:	454c      	cmp	r4, r9
 800c828:	d206      	bcs.n	800c838 <__hexnan+0xa0>
 800c82a:	2d07      	cmp	r5, #7
 800c82c:	dc04      	bgt.n	800c838 <__hexnan+0xa0>
 800c82e:	462a      	mov	r2, r5
 800c830:	4649      	mov	r1, r9
 800c832:	4620      	mov	r0, r4
 800c834:	f7ff ff8a 	bl	800c74c <L_shift>
 800c838:	4544      	cmp	r4, r8
 800c83a:	d936      	bls.n	800c8aa <__hexnan+0x112>
 800c83c:	f1a8 0204 	sub.w	r2, r8, #4
 800c840:	4623      	mov	r3, r4
 800c842:	f853 1b04 	ldr.w	r1, [r3], #4
 800c846:	f842 1f04 	str.w	r1, [r2, #4]!
 800c84a:	429f      	cmp	r7, r3
 800c84c:	d2f9      	bcs.n	800c842 <__hexnan+0xaa>
 800c84e:	1b3b      	subs	r3, r7, r4
 800c850:	f023 0303 	bic.w	r3, r3, #3
 800c854:	3304      	adds	r3, #4
 800c856:	3401      	adds	r4, #1
 800c858:	3e03      	subs	r6, #3
 800c85a:	42b4      	cmp	r4, r6
 800c85c:	bf88      	it	hi
 800c85e:	2304      	movhi	r3, #4
 800c860:	4443      	add	r3, r8
 800c862:	2200      	movs	r2, #0
 800c864:	f843 2b04 	str.w	r2, [r3], #4
 800c868:	429f      	cmp	r7, r3
 800c86a:	d2fb      	bcs.n	800c864 <__hexnan+0xcc>
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	b91b      	cbnz	r3, 800c878 <__hexnan+0xe0>
 800c870:	4547      	cmp	r7, r8
 800c872:	d128      	bne.n	800c8c6 <__hexnan+0x12e>
 800c874:	2301      	movs	r3, #1
 800c876:	603b      	str	r3, [r7, #0]
 800c878:	2005      	movs	r0, #5
 800c87a:	b007      	add	sp, #28
 800c87c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c880:	3501      	adds	r5, #1
 800c882:	2d08      	cmp	r5, #8
 800c884:	f10b 0b01 	add.w	fp, fp, #1
 800c888:	dd06      	ble.n	800c898 <__hexnan+0x100>
 800c88a:	4544      	cmp	r4, r8
 800c88c:	d9c1      	bls.n	800c812 <__hexnan+0x7a>
 800c88e:	2300      	movs	r3, #0
 800c890:	f844 3c04 	str.w	r3, [r4, #-4]
 800c894:	2501      	movs	r5, #1
 800c896:	3c04      	subs	r4, #4
 800c898:	6822      	ldr	r2, [r4, #0]
 800c89a:	f000 000f 	and.w	r0, r0, #15
 800c89e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c8a2:	6020      	str	r0, [r4, #0]
 800c8a4:	e7b5      	b.n	800c812 <__hexnan+0x7a>
 800c8a6:	2508      	movs	r5, #8
 800c8a8:	e7b3      	b.n	800c812 <__hexnan+0x7a>
 800c8aa:	9b01      	ldr	r3, [sp, #4]
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d0dd      	beq.n	800c86c <__hexnan+0xd4>
 800c8b0:	f1c3 0320 	rsb	r3, r3, #32
 800c8b4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c8b8:	40da      	lsrs	r2, r3
 800c8ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c8be:	4013      	ands	r3, r2
 800c8c0:	f846 3c04 	str.w	r3, [r6, #-4]
 800c8c4:	e7d2      	b.n	800c86c <__hexnan+0xd4>
 800c8c6:	3f04      	subs	r7, #4
 800c8c8:	e7d0      	b.n	800c86c <__hexnan+0xd4>
 800c8ca:	2004      	movs	r0, #4
 800c8cc:	e7d5      	b.n	800c87a <__hexnan+0xe2>

0800c8ce <__ascii_mbtowc>:
 800c8ce:	b082      	sub	sp, #8
 800c8d0:	b901      	cbnz	r1, 800c8d4 <__ascii_mbtowc+0x6>
 800c8d2:	a901      	add	r1, sp, #4
 800c8d4:	b142      	cbz	r2, 800c8e8 <__ascii_mbtowc+0x1a>
 800c8d6:	b14b      	cbz	r3, 800c8ec <__ascii_mbtowc+0x1e>
 800c8d8:	7813      	ldrb	r3, [r2, #0]
 800c8da:	600b      	str	r3, [r1, #0]
 800c8dc:	7812      	ldrb	r2, [r2, #0]
 800c8de:	1e10      	subs	r0, r2, #0
 800c8e0:	bf18      	it	ne
 800c8e2:	2001      	movne	r0, #1
 800c8e4:	b002      	add	sp, #8
 800c8e6:	4770      	bx	lr
 800c8e8:	4610      	mov	r0, r2
 800c8ea:	e7fb      	b.n	800c8e4 <__ascii_mbtowc+0x16>
 800c8ec:	f06f 0001 	mvn.w	r0, #1
 800c8f0:	e7f8      	b.n	800c8e4 <__ascii_mbtowc+0x16>

0800c8f2 <_realloc_r>:
 800c8f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8f6:	4680      	mov	r8, r0
 800c8f8:	4615      	mov	r5, r2
 800c8fa:	460c      	mov	r4, r1
 800c8fc:	b921      	cbnz	r1, 800c908 <_realloc_r+0x16>
 800c8fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c902:	4611      	mov	r1, r2
 800c904:	f7fd bc98 	b.w	800a238 <_malloc_r>
 800c908:	b92a      	cbnz	r2, 800c916 <_realloc_r+0x24>
 800c90a:	f7fd fc21 	bl	800a150 <_free_r>
 800c90e:	2400      	movs	r4, #0
 800c910:	4620      	mov	r0, r4
 800c912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c916:	f000 f840 	bl	800c99a <_malloc_usable_size_r>
 800c91a:	4285      	cmp	r5, r0
 800c91c:	4606      	mov	r6, r0
 800c91e:	d802      	bhi.n	800c926 <_realloc_r+0x34>
 800c920:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c924:	d8f4      	bhi.n	800c910 <_realloc_r+0x1e>
 800c926:	4629      	mov	r1, r5
 800c928:	4640      	mov	r0, r8
 800c92a:	f7fd fc85 	bl	800a238 <_malloc_r>
 800c92e:	4607      	mov	r7, r0
 800c930:	2800      	cmp	r0, #0
 800c932:	d0ec      	beq.n	800c90e <_realloc_r+0x1c>
 800c934:	42b5      	cmp	r5, r6
 800c936:	462a      	mov	r2, r5
 800c938:	4621      	mov	r1, r4
 800c93a:	bf28      	it	cs
 800c93c:	4632      	movcs	r2, r6
 800c93e:	f7ff fc43 	bl	800c1c8 <memcpy>
 800c942:	4621      	mov	r1, r4
 800c944:	4640      	mov	r0, r8
 800c946:	f7fd fc03 	bl	800a150 <_free_r>
 800c94a:	463c      	mov	r4, r7
 800c94c:	e7e0      	b.n	800c910 <_realloc_r+0x1e>

0800c94e <__ascii_wctomb>:
 800c94e:	4603      	mov	r3, r0
 800c950:	4608      	mov	r0, r1
 800c952:	b141      	cbz	r1, 800c966 <__ascii_wctomb+0x18>
 800c954:	2aff      	cmp	r2, #255	@ 0xff
 800c956:	d904      	bls.n	800c962 <__ascii_wctomb+0x14>
 800c958:	228a      	movs	r2, #138	@ 0x8a
 800c95a:	601a      	str	r2, [r3, #0]
 800c95c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c960:	4770      	bx	lr
 800c962:	700a      	strb	r2, [r1, #0]
 800c964:	2001      	movs	r0, #1
 800c966:	4770      	bx	lr

0800c968 <fiprintf>:
 800c968:	b40e      	push	{r1, r2, r3}
 800c96a:	b503      	push	{r0, r1, lr}
 800c96c:	4601      	mov	r1, r0
 800c96e:	ab03      	add	r3, sp, #12
 800c970:	4805      	ldr	r0, [pc, #20]	@ (800c988 <fiprintf+0x20>)
 800c972:	f853 2b04 	ldr.w	r2, [r3], #4
 800c976:	6800      	ldr	r0, [r0, #0]
 800c978:	9301      	str	r3, [sp, #4]
 800c97a:	f7ff f9a1 	bl	800bcc0 <_vfiprintf_r>
 800c97e:	b002      	add	sp, #8
 800c980:	f85d eb04 	ldr.w	lr, [sp], #4
 800c984:	b003      	add	sp, #12
 800c986:	4770      	bx	lr
 800c988:	20000018 	.word	0x20000018

0800c98c <abort>:
 800c98c:	b508      	push	{r3, lr}
 800c98e:	2006      	movs	r0, #6
 800c990:	f000 f834 	bl	800c9fc <raise>
 800c994:	2001      	movs	r0, #1
 800c996:	f7f4 feb3 	bl	8001700 <_exit>

0800c99a <_malloc_usable_size_r>:
 800c99a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c99e:	1f18      	subs	r0, r3, #4
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	bfbc      	itt	lt
 800c9a4:	580b      	ldrlt	r3, [r1, r0]
 800c9a6:	18c0      	addlt	r0, r0, r3
 800c9a8:	4770      	bx	lr

0800c9aa <_raise_r>:
 800c9aa:	291f      	cmp	r1, #31
 800c9ac:	b538      	push	{r3, r4, r5, lr}
 800c9ae:	4605      	mov	r5, r0
 800c9b0:	460c      	mov	r4, r1
 800c9b2:	d904      	bls.n	800c9be <_raise_r+0x14>
 800c9b4:	2316      	movs	r3, #22
 800c9b6:	6003      	str	r3, [r0, #0]
 800c9b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c9bc:	bd38      	pop	{r3, r4, r5, pc}
 800c9be:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c9c0:	b112      	cbz	r2, 800c9c8 <_raise_r+0x1e>
 800c9c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c9c6:	b94b      	cbnz	r3, 800c9dc <_raise_r+0x32>
 800c9c8:	4628      	mov	r0, r5
 800c9ca:	f000 f831 	bl	800ca30 <_getpid_r>
 800c9ce:	4622      	mov	r2, r4
 800c9d0:	4601      	mov	r1, r0
 800c9d2:	4628      	mov	r0, r5
 800c9d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9d8:	f000 b818 	b.w	800ca0c <_kill_r>
 800c9dc:	2b01      	cmp	r3, #1
 800c9de:	d00a      	beq.n	800c9f6 <_raise_r+0x4c>
 800c9e0:	1c59      	adds	r1, r3, #1
 800c9e2:	d103      	bne.n	800c9ec <_raise_r+0x42>
 800c9e4:	2316      	movs	r3, #22
 800c9e6:	6003      	str	r3, [r0, #0]
 800c9e8:	2001      	movs	r0, #1
 800c9ea:	e7e7      	b.n	800c9bc <_raise_r+0x12>
 800c9ec:	2100      	movs	r1, #0
 800c9ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c9f2:	4620      	mov	r0, r4
 800c9f4:	4798      	blx	r3
 800c9f6:	2000      	movs	r0, #0
 800c9f8:	e7e0      	b.n	800c9bc <_raise_r+0x12>
	...

0800c9fc <raise>:
 800c9fc:	4b02      	ldr	r3, [pc, #8]	@ (800ca08 <raise+0xc>)
 800c9fe:	4601      	mov	r1, r0
 800ca00:	6818      	ldr	r0, [r3, #0]
 800ca02:	f7ff bfd2 	b.w	800c9aa <_raise_r>
 800ca06:	bf00      	nop
 800ca08:	20000018 	.word	0x20000018

0800ca0c <_kill_r>:
 800ca0c:	b538      	push	{r3, r4, r5, lr}
 800ca0e:	4d07      	ldr	r5, [pc, #28]	@ (800ca2c <_kill_r+0x20>)
 800ca10:	2300      	movs	r3, #0
 800ca12:	4604      	mov	r4, r0
 800ca14:	4608      	mov	r0, r1
 800ca16:	4611      	mov	r1, r2
 800ca18:	602b      	str	r3, [r5, #0]
 800ca1a:	f7f4 fe61 	bl	80016e0 <_kill>
 800ca1e:	1c43      	adds	r3, r0, #1
 800ca20:	d102      	bne.n	800ca28 <_kill_r+0x1c>
 800ca22:	682b      	ldr	r3, [r5, #0]
 800ca24:	b103      	cbz	r3, 800ca28 <_kill_r+0x1c>
 800ca26:	6023      	str	r3, [r4, #0]
 800ca28:	bd38      	pop	{r3, r4, r5, pc}
 800ca2a:	bf00      	nop
 800ca2c:	20000684 	.word	0x20000684

0800ca30 <_getpid_r>:
 800ca30:	f7f4 be4e 	b.w	80016d0 <_getpid>

0800ca34 <_init>:
 800ca34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca36:	bf00      	nop
 800ca38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca3a:	bc08      	pop	{r3}
 800ca3c:	469e      	mov	lr, r3
 800ca3e:	4770      	bx	lr

0800ca40 <_fini>:
 800ca40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca42:	bf00      	nop
 800ca44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca46:	bc08      	pop	{r3}
 800ca48:	469e      	mov	lr, r3
 800ca4a:	4770      	bx	lr
