
*** Running vivado
    with args -log zordon_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zordon_wrapper.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source zordon_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/if'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Marcin/VERILOG/magisterium/magisterium.srcs/sources_1/tcl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 270.434 ; gain = 59.641
Command: synth_design -top zordon_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8644 
WARNING: [Synth 8-2507] parameter declaration becomes local in divider_30_20 with formal parameter declaration list [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/ea4a/src/divider_28_20.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in divider_30_20 with formal parameter declaration list [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/ea4a/src/divider_28_20.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in divider_30_20 with formal parameter declaration list [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/ea4a/src/divider_28_20.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in divider_30_20 with formal parameter declaration list [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/ea4a/src/divider_28_20.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 362.762 ; gain = 153.582
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TMDS_Clocking.vhd:128]
WARNING: [Synth 8-1565] actual for formal port arst is neither a static name nor a globally static expression [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/dvi2rgb.vhd:158]
WARNING: [Synth 8-1565] actual for formal port potherchrdy is neither a static name nor a globally static expression [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/dvi2rgb.vhd:179]
WARNING: [Synth 8-1565] actual for formal port potherchvld is neither a static name nor a globally static expression [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/dvi2rgb.vhd:180]
INFO: [Synth 8-638] synthesizing module 'zordon_wrapper' [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'zordon' [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:596]
INFO: [Synth 8-638] synthesizing module 'zordon_AXI_Slave_0_2' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_AXI_Slave_0_2/synth/zordon_AXI_Slave_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'AXI_Slave_v1_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/f7c7/hdl/AXI_Slave_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'AXI_Slave_v1_0_S00_AXI' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/f7c7/hdl/AXI_Slave_v1_0_S00_AXI.v:3]
INFO: [Synth 8-226] default block is never used [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/f7c7/hdl/AXI_Slave_v1_0_S00_AXI.v:226]
INFO: [Synth 8-226] default block is never used [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/f7c7/hdl/AXI_Slave_v1_0_S00_AXI.v:367]
INFO: [Synth 8-256] done synthesizing module 'AXI_Slave_v1_0_S00_AXI' (2#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/f7c7/hdl/AXI_Slave_v1_0_S00_AXI.v:3]
INFO: [Synth 8-256] done synthesizing module 'AXI_Slave_v1_0' (3#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/f7c7/hdl/AXI_Slave_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'zordon_AXI_Slave_0_2' (4#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_AXI_Slave_0_2/synth/zordon_AXI_Slave_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'zordon_RGB_pack_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_RGB_pack_0_0/synth/zordon_RGB_pack_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'RGB_pack' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/31a0/src/RGB_pack.v:23]
INFO: [Synth 8-256] done synthesizing module 'RGB_pack' (5#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/31a0/src/RGB_pack.v:23]
INFO: [Synth 8-256] done synthesizing module 'zordon_RGB_pack_0_0' (6#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_RGB_pack_0_0/synth/zordon_RGB_pack_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zordon_RGB_unpack_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_RGB_unpack_0_0/synth/zordon_RGB_unpack_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'RGB_unpack' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7bd6/src/RGB_unpack.v:23]
INFO: [Synth 8-256] done synthesizing module 'RGB_unpack' (7#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7bd6/src/RGB_unpack.v:23]
INFO: [Synth 8-256] done synthesizing module 'zordon_RGB_unpack_0_0' (8#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_RGB_unpack_0_0/synth/zordon_RGB_unpack_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zordon_axi_gpio_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/synth/zordon_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:998' bound to instance 'U0' of component 'axi_gpio' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/synth/zordon_axi_gpio_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:1028]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (9#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (9#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (9#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (9#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (10#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (11#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (12#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-226] default block is never used [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (13#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (14#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (15#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'zordon_axi_gpio_0_0' (16#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/synth/zordon_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'zordon_binary_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_binary_0_0/synth/zordon_binary_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'binary' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b7b/src/binary.v:23]
INFO: [Synth 8-256] done synthesizing module 'binary' (17#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b7b/src/binary.v:23]
INFO: [Synth 8-256] done synthesizing module 'zordon_binary_0_0' (18#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_binary_0_0/synth/zordon_binary_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zordon_clk_wiz_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'zordon_clk_wiz_0_0_clk_wiz' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (19#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (20#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (21#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'zordon_clk_wiz_0_0_clk_wiz' (22#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'zordon_clk_wiz_0_0' (23#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'zordon_clk_wiz_0_0' requires 4 connections, but only 3 given [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:966]
INFO: [Synth 8-638] synthesizing module 'zordon_dvi2rgb_0_1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_dvi2rgb_0_1/synth/zordon_dvi2rgb_0_1.vhd:80]
INFO: [Synth 8-3491] module 'dvi2rgb' declared at 'c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/dvi2rgb.vhd:64' bound to instance 'U0' of component 'dvi2rgb' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_dvi2rgb_0_1/synth/zordon_dvi2rgb_0_1.vhd:142]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/dvi2rgb.vhd:110]
INFO: [Synth 8-638] synthesizing module 'TMDS_Clocking' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TMDS_Clocking.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncAsync.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (24#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (25#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncAsyncReset.vhd:72]
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TMDS_Clocking.vhd:118]
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TMDS_Clocking.vhd:132]
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TMDS_Clocking.vhd:173]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TMDS_Clocking.vhd:232]
INFO: [Synth 8-113] binding component instance 'PixelClkBuffer' to cell 'BUFR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TMDS_Clocking.vhd:238]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (25#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Clocking' (26#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TMDS_Clocking.vhd:75]
INFO: [Synth 8-638] synthesizing module 'TMDS_Decoder' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TMDS_Decoder.vhd:96]
INFO: [Synth 8-638] synthesizing module 'InputSERDES' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/InputSERDES.vhd:85]
INFO: [Synth 8-113] binding component instance 'InputBuffer' to cell 'IBUFDS' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/InputSERDES.vhd:92]
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/InputSERDES.vhd:102]
INFO: [Synth 8-113] binding component instance 'DeserializerMaster' to cell 'ISERDESE2' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/InputSERDES.vhd:130]
INFO: [Synth 8-113] binding component instance 'DeserializerSlave' to cell 'ISERDESE2' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/InputSERDES.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'InputSERDES' (27#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/InputSERDES.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncBase' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (27#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SyncBase' (28#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'SyncBase__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncBase.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'SyncBase__parameterized0' (28#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/SyncBase.vhd:74]
INFO: [Synth 8-638] synthesizing module 'PhaseAlign' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/PhaseAlign.vhd:95]
WARNING: [Synth 8-614] signal 'pEyeOpenCnt' is read in the process but is not in the sensitivity list [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/PhaseAlign.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'PhaseAlign' (29#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/PhaseAlign.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ChannelBond' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'ChannelBond' (30#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/ChannelBond.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Decoder' (31#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TMDS_Decoder.vhd:96]
INFO: [Synth 8-638] synthesizing module 'EEPROM_8b' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/EEPROM_8b.vhd:85]
INFO: [Synth 8-638] synthesizing module 'TWI_SlaveCtl' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TWI_SlaveCtl.vhd:92]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (32#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/GlitchFilter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'TWI_SlaveCtl' (33#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/TWI_SlaveCtl.vhd:87]
INFO: [Synth 8-226] default block is never used [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/EEPROM_8b.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'EEPROM_8b' (34#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/EEPROM_8b.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'dvi2rgb' (35#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/bb2c/src/dvi2rgb.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'zordon_dvi2rgb_0_1' (36#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_dvi2rgb_0_1/synth/zordon_dvi2rgb_0_1.vhd:80]
WARNING: [Synth 8-350] instance 'dvi2rgb_0' of module 'zordon_dvi2rgb_0_1' requires 19 connections, but only 18 given [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:970]
INFO: [Synth 8-638] synthesizing module 'zordon_gradient_hessian_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_gradient_hessian_0_0/synth/zordon_gradient_hessian_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'gradient_hessian' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:22]
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/delayLinieBRAM_WP.v:21]
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_gradient_hessian_0_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:69]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_4' declared at 'c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/59b0/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd:195251' bound to instance 'U0' of component 'blk_mem_gen_v8_3_4' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_gradient_hessian_0_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (45#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_gradient_hessian_0_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (46#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/delayLinieBRAM_WP.v:21]
WARNING: [Synth 8-3936] Found unconnected internal register 'D55_reg' and it is trimmed from '11' to '3' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:137]
WARNING: [Synth 8-3936] Found unconnected internal register 'D54_reg' and it is trimmed from '11' to '3' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:136]
INFO: [Synth 8-256] done synthesizing module 'gradient_hessian' (47#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:22]
INFO: [Synth 8-256] done synthesizing module 'zordon_gradient_hessian_0_0' (48#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_gradient_hessian_0_0/synth/zordon_gradient_hessian_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zordon_grey_scale_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_grey_scale_0_0_1/synth/zordon_grey_scale_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'grey_scale' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/rgb2ycbcr.v:21]
INFO: [Synth 8-638] synthesizing module 'mul' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_grey_scale_0_0_1/src/mul/synth/mul.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_grey_scale_0_0_1/src/mul/synth/mul.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_grey_scale_0_0_1/src/mul/synth/mul.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/mult_30_20_lm/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_grey_scale_0_0_1/src/mul/synth/mul.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'mul' (54#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_grey_scale_0_0_1/src/mul/synth/mul.vhd:68]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:21]
INFO: [Synth 8-638] synthesizing module 'register' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register' (55#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'delay' (56#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:21]
INFO: [Synth 8-638] synthesizing module 'sum_grey' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_grey_scale_0_0_1/src/sum_grey/synth/sum_grey.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/src/sum/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_grey_scale_0_0_1/src/sum_grey/synth/sum_grey.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'sum_grey' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_grey_scale_0_0_1/src/sum_grey/synth/sum_grey.vhd:68]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:21]
INFO: [Synth 8-638] synthesizing module 'register__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized0' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized1' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized2' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized2' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized3' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized3' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized4' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized4' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:21]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:21]
INFO: [Synth 8-638] synthesizing module 'register__parameterized5' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized5' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized6' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized6' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized7' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized7' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized8' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized8' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized9' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized9' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:21]
INFO: [Synth 8-638] synthesizing module 'delay__parameterized2' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:21]
INFO: [Synth 8-638] synthesizing module 'register__parameterized10' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized10' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized11' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized11' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized12' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized12' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized13' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized13' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-638] synthesizing module 'register__parameterized14' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'register__parameterized14' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:52]
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized2' (64#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/delay.v:21]
INFO: [Synth 8-256] done synthesizing module 'grey_scale' (65#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e05a/src/rgb2ycbcr.v:21]
INFO: [Synth 8-256] done synthesizing module 'zordon_grey_scale_0_0' (66#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_grey_scale_0_0_1/synth/zordon_grey_scale_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zordon_mux_6_1_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_mux_6_1_0_0/synth/zordon_mux_6_1_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mux_6_1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/33ba/src/mux_5_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux_6_1' (67#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/33ba/src/mux_5_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'zordon_mux_6_1_0_0' (68#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_mux_6_1_0_0/synth/zordon_mux_6_1_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zordon_processing_system7_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/synth/zordon_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (69#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (70#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (71#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/synth/zordon_processing_system7_0_0.v:309]
INFO: [Synth 8-256] done synthesizing module 'zordon_processing_system7_0_0' (72#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/synth/zordon_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'zordon_proste_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_proste_0_0/synth/zordon_proste_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'proste' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d592/src/proste.v:21]
INFO: [Synth 8-256] done synthesizing module 'proste' (73#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d592/src/proste.v:21]
INFO: [Synth 8-256] done synthesizing module 'zordon_proste_0_0' (74#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_proste_0_0/synth/zordon_proste_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zordon_ps7_0_axi_periph_0' [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:1228]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CY8QI6' [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CY8QI6' (75#1) [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_8BUJZZ' [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_8BUJZZ' (76#1) [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:144]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_11PAR3Z' [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:290]
INFO: [Synth 8-638] synthesizing module 'zordon_auto_pc_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_auto_pc_0/synth/zordon_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_incr_cmd' (77#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wrap_cmd' (78#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_cmd_translator' (79#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-226] default block is never used [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_wr_cmd_fsm' (80#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_aw_channel' (81#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo' (82#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized0' (82#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_b_channel' (83#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-226] default block is never used [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_rd_cmd_fsm' (84#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_ar_channel' (85#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized1' (85#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_simple_fifo__parameterized2' (85#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s_r_channel' (86#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (87#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (88#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' (88#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' (88#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' (88#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (89#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' (90#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (90#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized3' (90#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized4' (90#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized5' (90#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized6' (90#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized7' (90#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (90#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice__parameterized0' (90#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_b2s' (91#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_10_axi_protocol_converter' (92#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/4a8b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'zordon_auto_pc_0' (93#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_auto_pc_0/synth/zordon_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_11PAR3Z' (94#1) [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:290]
INFO: [Synth 8-638] synthesizing module 'zordon_xbar_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_xbar_0/synth/zordon_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_axi_crossbar' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_crossbar_sasd' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_addr_decoder' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (95#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (96#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (96#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_addr_decoder' (97#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_decerr_slave' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_decerr_slave' (98#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_addr_arbiter_sasd' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_addr_arbiter_sasd' (99#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_splitter' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_splitter' (100#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_11_splitter__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_splitter__parameterized0' (100#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (101#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (101#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (101#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (101#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized8' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized8' (101#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (101#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_crossbar_sasd' (102#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_11_axi_crossbar' (103#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'zordon_xbar_0' (104#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_xbar_0/synth/zordon_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'zordon_ps7_0_axi_periph_0' (105#1) [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:1228]
INFO: [Synth 8-638] synthesizing module 'zordon_rgb2vga_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_rgb2vga_0_0/synth/zordon_rgb2vga_0_0.vhd:71]
INFO: [Synth 8-3491] module 'rgb2vga' declared at 'c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/69dc/src/rgb2vga.vhd:58' bound to instance 'U0' of component 'rgb2vga' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_rgb2vga_0_0/synth/zordon_rgb2vga_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'rgb2vga' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/69dc/src/rgb2vga.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'rgb2vga' (106#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/69dc/src/rgb2vga.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'zordon_rgb2vga_0_0' (107#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_rgb2vga_0_0/synth/zordon_rgb2vga_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'zordon_rst_ps7_0_50M_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/synth/zordon_rst_ps7_0_50M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/synth/zordon_rst_ps7_0_50M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (108#1) [C:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (108#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (108#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (109#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (110#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (111#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (112#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'zordon_rst_ps7_0_50M_0' (113#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/synth/zordon_rst_ps7_0_50M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'zordon_rst_ps7_0_50M_0' requires 10 connections, but only 7 given [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:1202]
INFO: [Synth 8-638] synthesizing module 'zordon_srodek_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/synth/zordon_srodek_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'srodek' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/ea4a/src/srodek.v:23]
INFO: [Synth 8-638] synthesizing module 'akumulator_inst' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/synth/akumulator_inst.v:57]
INFO: [Synth 8-638] synthesizing module 'akumulator' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/src/akumulator.v:23]
INFO: [Synth 8-638] synthesizing module 'sum' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/src/sum/synth/sum.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_10' declared at 'c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/src/sum/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_10' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/src/sum/synth/sum.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'sum' (114#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/src/sum/synth/sum.vhd:68]
WARNING: [Synth 8-350] instance 'suma' of module 'sum' requires 4 connections, but only 3 given [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/src/akumulator.v:34]
INFO: [Synth 8-256] done synthesizing module 'akumulator' (115#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/src/akumulator.v:23]
INFO: [Synth 8-256] done synthesizing module 'akumulator_inst' (116#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/synth/akumulator_inst.v:57]
INFO: [Synth 8-638] synthesizing module 'divider_30_20' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/ea4a/src/divider_28_20.v:8]
INFO: [Synth 8-638] synthesizing module 'mult_30_20_lm' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/mult_30_20_lm/synth/mult_30_20_lm.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/mult_30_20_lm/synth/mult_30_20_lm.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/mult_30_20_lm/synth/mult_30_20_lm.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/mult_30_20_lm/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/mult_30_20_lm/synth/mult_30_20_lm.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'mult_30_20_lm' (118#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/mult_30_20_lm/synth/mult_30_20_lm.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'divider_30_20' (119#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/ea4a/src/divider_28_20.v:8]
INFO: [Synth 8-256] done synthesizing module 'srodek' (120#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/ea4a/src/srodek.v:23]
INFO: [Synth 8-256] done synthesizing module 'zordon_srodek_0_0' (121#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/synth/zordon_srodek_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zordon_xlconstant_0_0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_xlconstant_0_0/sim/zordon_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (122#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'zordon_xlconstant_0_0' (123#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_xlconstant_0_0/sim/zordon_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'zordon_xlconstant_0_1' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_xlconstant_0_1/sim/zordon_xlconstant_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (123#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'zordon_xlconstant_0_1' (124#1) [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_xlconstant_0_1/sim/zordon_xlconstant_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'zordon' (125#1) [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon.v:596]
INFO: [Synth 8-256] done synthesizing module 'zordon_wrapper' (126#1) [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/hdl/zordon_wrapper.v:12]
WARNING: [Synth 8-3331] design mult_gen_v12_0_12_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_12_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CEA1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CEA2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CEB1
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CEB2
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CEAD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CED
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CEC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CECARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CECTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CEALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CEINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CEM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port CEP
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLRA
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLRB
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLRC
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLRD
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLRALLCARRYIN
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLRCTRL
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLRALUMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLRINMODE
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLRM
WARNING: [Synth 8-3331] design xbip_dsp48e1_wrapper_v3_0__parameterized1 has unconnected port SCLRP
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized1 has unconnected port C_IN
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized1 has unconnected port BYPASS
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design srodek has unconnected port in_hsync
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_11_axi_crossbar has unconnected port s_axi_arlen[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:42 ; elapsed = 00:02:54 . Memory (MB): peak = 591.992 ; gain = 382.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin suma:CE to constant 0 [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_srodek_0_0/src/akumulator_inst/src/akumulator.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:45 ; elapsed = 00:02:56 . Memory (MB): peak = 591.992 ; gain = 382.813
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1943 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'zordon_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_dvi2rgb_0_1/src/dvi2rgb.xdc] for cell 'zordon_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0_board.xdc] for cell 'zordon_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0_board.xdc] for cell 'zordon_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0.xdc] for cell 'zordon_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0.xdc] for cell 'zordon_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_clk_wiz_0_0/zordon_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zordon_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zordon_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/zordon_processing_system7_0_0.xdc] for cell 'zordon_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/zordon_processing_system7_0_0.xdc] for cell 'zordon_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_processing_system7_0_0/zordon_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zordon_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zordon_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/zordon_axi_gpio_0_0_board.xdc] for cell 'zordon_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/zordon_axi_gpio_0_0_board.xdc] for cell 'zordon_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/zordon_axi_gpio_0_0.xdc] for cell 'zordon_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_axi_gpio_0_0/zordon_axi_gpio_0_0.xdc] for cell 'zordon_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/zordon_rst_ps7_0_50M_0_board.xdc] for cell 'zordon_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/zordon_rst_ps7_0_50M_0_board.xdc] for cell 'zordon_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/zordon_rst_ps7_0_50M_0.xdc] for cell 'zordon_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ip/zordon_rst_ps7_0_50M_0/zordon_rst_ps7_0_50M_0.xdc] for cell 'zordon_i/rst_ps7_0_50M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/constrs_1/imports/project_2.hw/ZYBO_Master.xdc]
Finished Parsing XDC File [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/constrs_1/imports/project_2.hw/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/constrs_1/imports/project_2.hw/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zordon_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zordon_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zordon_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zordon_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 659 instances were transformed.
  FDR => FDRE: 36 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MULT_AND => LUT2: 620 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 694.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:11 ; elapsed = 00:03:24 . Memory (MB): peak = 694.660 ; gain = 485.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:11 ; elapsed = 00:03:24 . Memory (MB): peak = 694.660 ; gain = 485.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zordon_i/dvi2rgb_0/U0. (constraint file  C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for zordon_i/clk_wiz_0/inst. (constraint file  C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.runs/synth_1/dont_touch.xdc, line 93).
Applied set_property DONT_TOUCH = true for zordon_i/processing_system7_0/inst. (constraint file  C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true for zordon_i/axi_gpio_0/U0. (constraint file  C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.runs/synth_1/dont_touch.xdc, line 104).
Applied set_property DONT_TOUCH = true for zordon_i/rst_ps7_0_50M/U0. (constraint file  C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.runs/synth_1/dont_touch.xdc, line 112).
Applied set_property DONT_TOUCH = true for zordon_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/AXI_Slave_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/RGB_pack_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/RGB_unpack_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/gradient_hessian_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/gradient_hessian_0/inst/BRAM/BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/grey_scale_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/grey_scale_0/inst/mulB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/grey_scale_0/inst/mulG. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/grey_scale_0/inst/mulR. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/grey_scale_0/inst/sumRG. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/grey_scale_0/inst/sumRGB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/mux_6_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/proste_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/rgb2vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/srodek_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/srodek_0/inst/div_x/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/srodek_0/inst/div_y/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/srodek_0/inst/mm01. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/srodek_0/inst/mm01/inst/suma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/srodek_0/inst/mm10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/srodek_0/inst/mm10/inst/suma. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zordon_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:12 ; elapsed = 00:03:24 . Memory (MB): peak = 694.660 ; gain = 485.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'pState_reg' in module 'PhaseAlign'
INFO: [Synth 8-5546] ROM "pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pDelayOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pDelayWaitOvf" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pStateNxt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pFoundJtrFlag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pAlignRst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sOut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TWI_SlaveCtl'
INFO: [Synth 8-5544] ROM "shiftBitOut" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "eeprom" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'Hxy_reg_del_reg' and it is trimmed from '10' to '9' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'Hxy_reg_reg' and it is trimmed from '10' to '9' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:142]
WARNING: [Synth 8-3936] Found unconnected internal register 'Gy_reg_del_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'Gy_reg_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:140]
WARNING: [Synth 8-3936] Found unconnected internal register 'Hyy_reg_del_reg' and it is trimmed from '10' to '9' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:149]
WARNING: [Synth 8-3936] Found unconnected internal register 'Hyy_reg_reg' and it is trimmed from '10' to '9' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:143]
WARNING: [Synth 8-3936] Found unconnected internal register 'Hxx_reg_del_reg' and it is trimmed from '10' to '9' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'Hxx_reg_reg' and it is trimmed from '10' to '9' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:141]
WARNING: [Synth 8-3936] Found unconnected internal register 'Gx_reg_del_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'Gx_reg_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/0b34/src/gradient_hessian.v:139]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/d552/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "eof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regy" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                              000 |                              000
               staddress |                              001 |                              001
            stturnaround |                              011 |                              110
                  stsack |                              010 |                              100
                  stread |                              111 |                              010
                  stmack |                              100 |                              101
                 stwrite |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'gray' in module 'TWI_SlaveCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:20 ; elapsed = 00:03:34 . Memory (MB): peak = 694.660 ; gain = 485.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/475c/hdl/axi_gpio_v2_0_vh_rfs.vhd:1417]
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[2].DecoderX/PhaseAlignX/pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[1].DecoderX/PhaseAlignX/pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn1Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn2Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn3Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pTkn0Flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknOvf" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_INC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pAligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/PhaseAlignX/pError" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/pC0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataDecoders[0].DecoderX/pVde" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/div_y/result_reg_reg' and it is trimmed from '30' to '11' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/ea4a/src/divider_28_20.v:84]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/div_x/result_reg_reg' and it is trimmed from '30' to '11' bits. [c:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.srcs/sources_1/bd/zordon/ipshared/ea4a/src/divider_28_20.v:84]
INFO: [Synth 8-5546] ROM "inst/div_y/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/div_x/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/regy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/eof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zordon_i/AXI_Slave_0/\inst/AXI_Slave_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'zordon_i/AXI_Slave_0/inst/AXI_Slave_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zordon_i/AXI_Slave_0/\inst/AXI_Slave_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/AXI_Slave_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module zordon_AXI_Slave_0_2.
INFO: [Synth 8-3332] Sequential element (inst/AXI_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module zordon_AXI_Slave_0_2.
INFO: [Synth 8-3332] Sequential element (inst/AXI_Slave_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module zordon_AXI_Slave_0_2.
INFO: [Synth 8-3332] Sequential element (inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module zordon_AXI_Slave_0_2.
INFO: [Synth 8-3332] Sequential element (inst/AXI_Slave_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module zordon_AXI_Slave_0_2.
INFO: [Synth 8-3332] Sequential element (inst/AXI_Slave_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module zordon_AXI_Slave_0_2.
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'zordon_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zordon_i/axi_gpio_0/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'zordon_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zordon_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (inst/D51_reg[1]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/D51_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/D52_reg[1]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/D52_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/D53_reg[1]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/D53_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/D54_reg[1]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/D54_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/D55_reg[1]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/D55_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Hxx_reg_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Hxx_reg_del_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Hxy_reg_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Hxy_reg_del_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Hyy_reg_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Hyy_reg_del_reg[0]) is unused and will be removed from module zordon_gradient_hessian_0_0.
INFO: [Synth 8-3886] merging instance 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'zordon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module zordon_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module zordon_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module zordon_xbar_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'zordon_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[1]' (FD) to 'zordon_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'zordon_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'zordon_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][48]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][47]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][46]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][45]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][44]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][43]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][42]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][41]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[1][40]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[4][34]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][35]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][36]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][37]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][38]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][39]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][65]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][34]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][34]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[3][34]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][39]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][39]' (FDR) to 'mult_30_20_lm:/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][48]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mult_30_20_lm:/U0/i_mult/\gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][48] )
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pAllVld_q_reg' (FD) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pAllVld_q_reg'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pAllVld_q_reg' (FD) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pAllVld_q_reg'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pAllVldBgnFlag_reg' (FD) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pAllVldBgnFlag_reg'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pAllVldBgnFlag_reg' (FD) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pAllVldBgnFlag_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:03:53 . Memory (MB): peak = 694.660 ; gain = 485.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:07 ; elapsed = 00:04:23 . Memory (MB): peak = 928.051 ; gain = 718.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:11 ; elapsed = 00:04:27 . Memory (MB): peak = 952.195 ; gain = 743.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdA_reg[0]' (FDRE) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdA_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdA_reg[1]' (FDRE) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdA_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdA_reg[2]' (FDRE) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdA_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdA_reg[3]' (FDRE) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdA_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdA_reg[4]' (FDRE) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdA_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdA_reg[0]' (FDRE) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdA_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdA_reg[1]' (FDRE) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdA_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdA_reg[2]' (FDRE) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdA_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdA_reg[3]' (FDRE) to 'zordon_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdA_reg_rep[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:20 ; elapsed = 00:04:37 . Memory (MB): peak = 965.563 ; gain = 756.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:24 ; elapsed = 00:04:41 . Memory (MB): peak = 965.563 ; gain = 756.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:24 ; elapsed = 00:04:41 . Memory (MB): peak = 965.563 ; gain = 756.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:26 ; elapsed = 00:04:43 . Memory (MB): peak = 965.563 ; gain = 756.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:26 ; elapsed = 00:04:43 . Memory (MB): peak = 965.563 ; gain = 756.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:27 ; elapsed = 00:04:44 . Memory (MB): peak = 965.563 ; gain = 756.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:27 ; elapsed = 00:04:44 . Memory (MB): peak = 965.563 ; gain = 756.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     3|
|3     |BUFIO       |     1|
|4     |BUFR        |     1|
|5     |CARRY4      |   225|
|6     |DSP48E1     |     3|
|7     |DSP48E1_1   |     2|
|8     |DSP48E1_2   |     2|
|9     |IDELAYCTRL  |     1|
|10    |IDELAYE2    |     3|
|11    |ISERDESE2   |     3|
|12    |ISERDESE2_1 |     3|
|13    |LUT1        |   337|
|14    |LUT2        |   824|
|15    |LUT3        |   364|
|16    |LUT4        |  1004|
|17    |LUT5        |   244|
|18    |LUT6        |   480|
|19    |MMCME2_ADV  |     1|
|20    |MULT_AND    |   620|
|21    |MUXCY       |   620|
|22    |MUXF7       |     8|
|23    |PLLE2_ADV   |     1|
|24    |PS7         |     1|
|25    |RAM32M      |     6|
|26    |RAMB18E1    |     1|
|27    |RAMB36E1    |     2|
|28    |SRL16       |     1|
|29    |SRL16E      |    53|
|30    |SRLC32E     |    47|
|31    |XORCY       |   640|
|32    |FDCE        |    10|
|33    |FDPE        |    20|
|34    |FDR         |    24|
|35    |FDRE        |  3424|
|36    |FDSE        |    72|
|37    |IBUF        |     9|
|38    |IBUFDS      |     4|
|39    |IOBUF       |     2|
|40    |OBUF        |    22|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:27 ; elapsed = 00:04:44 . Memory (MB): peak = 965.563 ; gain = 756.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 418 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:04:05 . Memory (MB): peak = 965.563 ; gain = 588.281
Synthesis Optimization Complete : Time (s): cpu = 00:04:27 ; elapsed = 00:04:44 . Memory (MB): peak = 965.563 ; gain = 756.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 813 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 160 instances
  FDR => FDRE: 24 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  MULT_AND => LUT2: 620 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
723 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:23 ; elapsed = 00:04:34 . Memory (MB): peak = 965.563 ; gain = 695.129
INFO: [Common 17-1381] The checkpoint 'C:/Users/Marcin/VERILOG/magisterium_save/magisterium_save.runs/synth_1/zordon_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 965.563 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 965.563 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 18 17:15:19 2016...
