// Seed: 1890561000
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_2 = 32'd54,
    parameter id_3 = 32'd26
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  inout wire id_4;
  input wire _id_3;
  input wire _id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_4
  );
  assign id_5[id_3] = -1;
  logic [id_2 : -1] id_6;
  logic id_7;
endmodule
