{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601762243744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601762243746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct  3 18:57:23 2020 " "Processing started: Sat Oct  3 18:57:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601762243746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762243746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762243746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601762244082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601762244083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistrador-comportamento " "Found design unit 1: bancoRegistrador-comportamento" {  } { { "bancoRegistrador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/bancoRegistrador.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257155 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistrador " "Found entity 1: bancoRegistrador" {  } { { "bancoRegistrador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/bancoRegistrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradorOld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradorOld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradorOld-arch_name " "Found design unit 1: bancoRegistradorOld-arch_name" {  } { { "bancoRegistradorOld.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/bancoRegistradorOld.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257156 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradorOld " "Found entity 1: bancoRegistradorOld" {  } { { "bancoRegistradorOld.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/bancoRegistradorOld.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fluxo_Dados-arch_name " "Found design unit 1: Fluxo_Dados-arch_name" {  } { { "fluxoDados.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257157 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fluxo_Dados " "Found entity 1: Fluxo_Dados" {  } { { "fluxoDados.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_Controle-arch_name " "Found design unit 1: Unidade_Controle-arch_name" {  } { { "unidadeControle.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/unidadeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257158 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle " "Found entity 1: Unidade_Controle" {  } { { "unidadeControle.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/unidadeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arch_name " "Found design unit 1: relogio-arch_name" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257159 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-comportamento " "Found design unit 1: mux2x1-comportamento" {  } { { "mux2x1.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/mux2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257159 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "hex.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/hex.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257160 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "hex.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/somador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257161 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 4 1 " "Found 4 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorTempo-divPor2 " "Found design unit 1: divisorTempo-divPor2" {  } { { "divisor.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorTempo-divPotenciaDe2 " "Found design unit 2: divisorTempo-divPotenciaDe2" {  } { { "divisor.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divisorTempo-divInteiro " "Found design unit 3: divisorTempo-divInteiro" {  } { { "divisor.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisor.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257162 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorTempo " "Found entity 1: divisorTempo" {  } { { "divisor.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-comportamento " "Found design unit 1: registrador-comportamento" {  } { { "registrador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/registrador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257163 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/memoriaROM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257165 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/memoriaRAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257166 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch_name " "Found design unit 1: CPU-arch_name" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257168 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601762257168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601762257268 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "progCount CPU.vhd(23) " "Verilog HDL or VHDL warning at CPU.vhd(23): object \"progCount\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1601762257270 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fluxo_Dados Fluxo_Dados:FD " "Elaborating entity \"Fluxo_Dados\" for hierarchy \"Fluxo_Dados:FD\"" {  } { { "CPU.vhd" "FD" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601762257278 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "programCounter fluxoDados.vhd(22) " "VHDL Signal Declaration warning at fluxoDados.vhd(22): used implicit default value for signal \"programCounter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601762257279 "|CPU|Fluxo_Dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador Fluxo_Dados:FD\|registrador:PC " "Elaborating entity \"registrador\" for hierarchy \"Fluxo_Dados:FD\|registrador:PC\"" {  } { { "fluxoDados.vhd" "PC" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601762257290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Fluxo_Dados:FD\|mux2x1:MuxProxPC " "Elaborating entity \"mux2x1\" for hierarchy \"Fluxo_Dados:FD\|mux2x1:MuxProxPC\"" {  } { { "fluxoDados.vhd" "MuxProxPC" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601762257292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Fluxo_Dados:FD\|mux2x1:muxRAM_Imediato " "Elaborating entity \"mux2x1\" for hierarchy \"Fluxo_Dados:FD\|mux2x1:muxRAM_Imediato\"" {  } { { "fluxoDados.vhd" "muxRAM_Imediato" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601762257293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Fluxo_Dados:FD\|somaConstante:somaUm " "Elaborating entity \"somaConstante\" for hierarchy \"Fluxo_Dados:FD\|somaConstante:somaUm\"" {  } { { "fluxoDados.vhd" "somaUm" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601762257295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM Fluxo_Dados:FD\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"Fluxo_Dados:FD\|memoriaROM:ROM\"" {  } { { "fluxoDados.vhd" "ROM" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601762257296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistrador Fluxo_Dados:FD\|bancoRegistrador:bancoReg " "Elaborating entity \"bancoRegistrador\" for hierarchy \"Fluxo_Dados:FD\|bancoRegistrador:bancoReg\"" {  } { { "fluxoDados.vhd" "bancoReg" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601762257394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Fluxo_Dados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"Fluxo_Dados:FD\|ULA:ULA\"" {  } { { "fluxoDados.vhd" "ULA" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/fluxoDados.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601762257395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_Controle Unidade_Controle:UC " "Elaborating entity \"Unidade_Controle\" for hierarchy \"Unidade_Controle:UC\"" {  } { { "CPU.vhd" "UC" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601762257397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "palavraControle\[1..0\] unidadeControle.vhd(18) " "Using initial value X (don't care) for net \"palavraControle\[1..0\]\" at unidadeControle.vhd(18)" {  } { { "unidadeControle.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/unidadeControle.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762257397 "|CPU|Unidade_Controle:UC"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Fluxo_Dados:FD\|bancoRegistrador:bancoReg\|registrador " "RAM logic \"Fluxo_Dados:FD\|bancoRegistrador:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistrador.vhd" "registrador" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/bancoRegistrador.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1601762257872 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1601762257872 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decodificadorEnd\[0\] GND " "Pin \"decodificadorEnd\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601762258628 "|CPU|decodificadorEnd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decodificadorEnd\[1\] GND " "Pin \"decodificadorEnd\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601762258628 "|CPU|decodificadorEnd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decodificadorEnd\[2\] GND " "Pin \"decodificadorEnd\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601762258628 "|CPU|decodificadorEnd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decodificadorEnd\[3\] GND " "Pin \"decodificadorEnd\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601762258628 "|CPU|decodificadorEnd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decodificadorEnd\[4\] GND " "Pin \"decodificadorEnd\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601762258628 "|CPU|decodificadorEnd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decodificadorEnd\[5\] GND " "Pin \"decodificadorEnd\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601762258628 "|CPU|decodificadorEnd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decodificadorEnd\[9\] GND " "Pin \"decodificadorEnd\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601762258628 "|CPU|decodificadorEnd[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601762258628 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1601762258772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601762259297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601762259297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_dados\[0\] " "No output dependent on input pin \"entrada_dados\[0\]\"" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601762259367 "|CPU|entrada_dados[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_dados\[1\] " "No output dependent on input pin \"entrada_dados\[1\]\"" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601762259367 "|CPU|entrada_dados[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_dados\[2\] " "No output dependent on input pin \"entrada_dados\[2\]\"" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601762259367 "|CPU|entrada_dados[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_dados\[3\] " "No output dependent on input pin \"entrada_dados\[3\]\"" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601762259367 "|CPU|entrada_dados[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_dados\[4\] " "No output dependent on input pin \"entrada_dados\[4\]\"" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601762259367 "|CPU|entrada_dados[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_dados\[5\] " "No output dependent on input pin \"entrada_dados\[5\]\"" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601762259367 "|CPU|entrada_dados[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_dados\[6\] " "No output dependent on input pin \"entrada_dados\[6\]\"" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601762259367 "|CPU|entrada_dados[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_dados\[7\] " "No output dependent on input pin \"entrada_dados\[7\]\"" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601762259367 "|CPU|entrada_dados[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_dados\[8\] " "No output dependent on input pin \"entrada_dados\[8\]\"" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601762259367 "|CPU|entrada_dados[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada_dados\[9\] " "No output dependent on input pin \"entrada_dados\[9\]\"" {  } { { "CPU.vhd" "" { Text "/home/emanuelle/Desktop/INSPER/DesComp/relogioFPGA/CPU.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601762259367 "|CPU|entrada_dados[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601762259367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601762259369 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601762259369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601762259369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601762259369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1043 " "Peak virtual memory: 1043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601762259384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  3 18:57:39 2020 " "Processing ended: Sat Oct  3 18:57:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601762259384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601762259384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601762259384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601762259384 ""}
