/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [34:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  reg [14:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_24z;
  reg [11:0] celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [23:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [25:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = !(celloutsig_0_1z[5] ? celloutsig_0_0z[16] : in_data[30]);
  assign celloutsig_1_15z = celloutsig_1_14z[5] | ~(celloutsig_1_4z);
  assign celloutsig_1_17z = celloutsig_1_15z | celloutsig_1_12z[2];
  assign celloutsig_0_13z = celloutsig_0_1z[5] | celloutsig_0_0z[3];
  assign celloutsig_1_2z = celloutsig_1_1z[1] | celloutsig_1_0z;
  assign celloutsig_0_0z = in_data[68:52] + in_data[95:79];
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } + { in_data[163:147], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_7z[11:5], celloutsig_1_1z, celloutsig_1_2z } + { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] + celloutsig_0_1z[4:2];
  assign celloutsig_1_18z = celloutsig_1_7z[6:3] === celloutsig_1_14z[5:2];
  assign celloutsig_0_8z = celloutsig_0_0z[5:3] === { celloutsig_0_0z[16:15], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[122:116] === in_data[181:175];
  assign celloutsig_1_5z = in_data[142:135] >= { in_data[117:113], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_7z[9:0] >= { celloutsig_1_8z[9:2], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_7z[5:2], celloutsig_1_10z } >= celloutsig_1_8z[22:7];
  assign celloutsig_0_4z = ! { celloutsig_0_0z[16:11], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_15z = { in_data[61:56], celloutsig_0_9z, celloutsig_0_4z } || { celloutsig_0_14z[30:26], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_4z = { in_data[102:99], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[139:130], celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_3z[3], celloutsig_0_7z, celloutsig_0_10z } < { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_29z = - celloutsig_0_17z[14:1];
  assign celloutsig_1_1z = - in_data[179:176];
  assign celloutsig_1_7z = ~ { celloutsig_1_3z[8:1], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_16z[9:2], celloutsig_1_17z } | { in_data[184:181], celloutsig_1_12z };
  assign celloutsig_0_1z = celloutsig_0_0z[12:4] | celloutsig_0_0z[12:4];
  assign celloutsig_0_14z = { in_data[60:29], celloutsig_0_2z } | { celloutsig_0_5z[7:2], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_3z = { in_data[163:160], celloutsig_1_2z, celloutsig_1_1z } | in_data[171:163];
  assign celloutsig_0_6z = ~^ celloutsig_0_1z[6:2];
  assign celloutsig_0_9z = ~^ { celloutsig_0_0z[8:2], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_6z[4:0] >> { celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_11z[2], celloutsig_1_1z } >> in_data[105:101];
  assign celloutsig_0_10z = celloutsig_0_0z[15:13] >> { celloutsig_0_1z[8:7], celloutsig_0_9z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } << { in_data[151:148], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_12z } << { celloutsig_1_3z[7:4], celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_19z = { celloutsig_0_17z[9:1], celloutsig_0_6z } << { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_3z = in_data[57:50] >> in_data[41:34];
  assign celloutsig_0_5z = { celloutsig_0_3z[7:4], celloutsig_0_1z, celloutsig_0_4z } >> celloutsig_0_0z[13:0];
  assign celloutsig_0_24z = { celloutsig_0_17z[9:8], celloutsig_0_12z } >>> celloutsig_0_19z[4:2];
  assign celloutsig_1_16z = { in_data[123:101], celloutsig_1_2z } - { in_data[128:126], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_16z = { celloutsig_0_10z[2:1], celloutsig_0_9z } ^ { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_15z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_17z = { celloutsig_0_3z[5:0], celloutsig_0_3z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_28z = 12'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_28z = { celloutsig_0_0z[8:0], celloutsig_0_24z };
  assign { out_data[128], out_data[104:96], out_data[43:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
