// Seed: 3378403532
module module_0 (
    output wor id_0,
    input wor id_1,
    output wire id_2,
    input wor id_3,
    input wire id_4,
    input wor id_5,
    input supply0 id_6,
    input wire module_0,
    output wire id_8
);
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output logic id_3,
    output wire  id_4,
    output wand  id_5
);
  always @(posedge id_0 or -1 - id_0) id_3 <= id_2 - id_0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_5,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
