<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › xtensa › mm › cache.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cache.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/xtensa/mm/cache.c</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2001-2006 Tensilica Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Chris Zankel	&lt;chris@zankel.net&gt;</span>
<span class="cm"> * Joe Taylor</span>
<span class="cm"> * Marc Gauthier</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/signal.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/ptrace.h&gt;</span>
<span class="cp">#include &lt;linux/bootmem.h&gt;</span>
<span class="cp">#include &lt;linux/swap.h&gt;</span>
<span class="cp">#include &lt;linux/pagemap.h&gt;</span>

<span class="cp">#include &lt;asm/bootparam.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/tlb.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pgalloc.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><h1>define printd(x...) printk(x)</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define printd(x...) do { } while(0)</span>

<span class="cm">/* </span>
<span class="cm"> * Note:</span>
<span class="cm"> * The kernel provides one architecture bit PG_arch_1 in the page flags that </span>
<span class="cm"> * can be used for cache coherency.</span>
<span class="cm"> *</span>
<span class="cm"> * I$-D$ coherency.</span>
<span class="cm"> *</span>
<span class="cm"> * The Xtensa architecture doesn&#39;t keep the instruction cache coherent with</span>
<span class="cm"> * the data cache. We use the architecture bit to indicate if the caches</span>
<span class="cm"> * are coherent. The kernel clears this bit whenever a page is added to the</span>
<span class="cm"> * page cache. At that time, the caches might not be in sync. We, therefore,</span>
<span class="cm"> * define this flag as &#39;clean&#39; if set.</span>
<span class="cm"> *</span>
<span class="cm"> * D-cache aliasing.</span>
<span class="cm"> *</span>
<span class="cm"> * With cache aliasing, we have to always flush the cache when pages are</span>
<span class="cm"> * unmapped (see tlb_start_vma(). So, we use this flag to indicate a dirty</span>
<span class="cm"> * page.</span>
<span class="cm"> * </span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE) &amp;&amp; XCHAL_DCACHE_IS_WRITEBACK</span>

<span class="cm">/*</span>
<span class="cm"> * Any time the kernel writes to a user page cache page, or it is about to</span>
<span class="cm"> * read from a page cache page this routine is called.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="nf">flush_dcache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">address_space</span> <span class="o">*</span><span class="n">mapping</span> <span class="o">=</span> <span class="n">page_mapping</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we have a mapping but the page is not mapped to user-space</span>
<span class="cm">	 * yet, we simply mark this page dirty and defer flushing the </span>
<span class="cm">	 * caches until update_mmu().</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mapping</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">mapping_mapped</span><span class="p">(</span><span class="n">mapping</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">PG_arch_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">page</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
			<span class="n">set_bit</span><span class="p">(</span><span class="n">PG_arch_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">page</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>

		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span> <span class="o">=</span> <span class="n">page_to_phys</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span> <span class="o">=</span> <span class="n">page</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">alias</span> <span class="o">=</span> <span class="o">!</span><span class="p">(</span><span class="n">DCACHE_ALIAS_EQ</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">phys</span><span class="p">));</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">virt</span><span class="p">;</span>

		<span class="cm">/* </span>
<span class="cm">		 * Flush the page in kernel space and user space.</span>
<span class="cm">		 * Note that we can omit that step if aliasing is not</span>
<span class="cm">		 * an issue, but we do have to synchronize I$ and D$</span>
<span class="cm">		 * if we have a mapping.</span>
<span class="cm">		 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">alias</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">mapping</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>

		<span class="n">__flush_invalidate_dcache_page</span><span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">page_address</span><span class="p">(</span><span class="n">page</span><span class="p">));</span>

		<span class="n">virt</span> <span class="o">=</span> <span class="n">TLBTEMP_BASE_1</span> <span class="o">+</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">DCACHE_ALIAS_MASK</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">alias</span><span class="p">)</span>
			<span class="n">__flush_invalidate_dcache_page_alias</span><span class="p">(</span><span class="n">virt</span><span class="p">,</span> <span class="n">phys</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">mapping</span><span class="p">)</span>
			<span class="n">__invalidate_icache_page_alias</span><span class="p">(</span><span class="n">virt</span><span class="p">,</span> <span class="n">phys</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* There shouldn&#39;t be an entry in the cache for this page anymore. */</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * For now, flush the whole cache. FIXME??</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="nf">flush_cache_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span><span class="o">*</span> <span class="n">vma</span><span class="p">,</span> 
		       <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__flush_invalidate_dcache_all</span><span class="p">();</span>
	<span class="n">__invalidate_icache_all</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* </span>
<span class="cm"> * Remove any entry in the cache for this page. </span>
<span class="cm"> *</span>
<span class="cm"> * Note that this function is only called for user pages, so use the</span>
<span class="cm"> * alias versions of the cache flush functions.</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="nf">flush_cache_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span><span class="o">*</span> <span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">,</span>
    		      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Note that we have to use the &#39;alias&#39; address to avoid multi-hit */</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span> <span class="o">=</span> <span class="n">page_to_phys</span><span class="p">(</span><span class="n">pfn_to_page</span><span class="p">(</span><span class="n">pfn</span><span class="p">));</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">virt</span> <span class="o">=</span> <span class="n">TLBTEMP_BASE_1</span> <span class="o">+</span> <span class="p">(</span><span class="n">address</span> <span class="o">&amp;</span> <span class="n">DCACHE_ALIAS_MASK</span><span class="p">);</span>

	<span class="n">__flush_invalidate_dcache_page_alias</span><span class="p">(</span><span class="n">virt</span><span class="p">,</span> <span class="n">phys</span><span class="p">);</span>
	<span class="n">__invalidate_icache_page_alias</span><span class="p">(</span><span class="n">virt</span><span class="p">,</span> <span class="n">phys</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif</span>

<span class="kt">void</span>
<span class="nf">update_mmu_cache</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span> <span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="n">pte_t</span> <span class="o">*</span><span class="n">ptep</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span> <span class="o">=</span> <span class="n">pte_pfn</span><span class="p">(</span><span class="o">*</span><span class="n">ptep</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pfn_valid</span><span class="p">(</span><span class="n">pfn</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">page</span> <span class="o">=</span> <span class="n">pfn_to_page</span><span class="p">(</span><span class="n">pfn</span><span class="p">);</span>

	<span class="cm">/* Invalidate old entry in TLBs */</span>

	<span class="n">invalidate_itlb_mapping</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="n">invalidate_dtlb_mapping</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>

<span class="cp">#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE) &amp;&amp; XCHAL_DCACHE_IS_WRITEBACK</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">PageReserved</span><span class="p">(</span><span class="n">page</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">test_bit</span><span class="p">(</span><span class="n">PG_arch_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">page</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span> <span class="p">{</span>

		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span> <span class="o">=</span> <span class="n">TLBTEMP_BASE_1</span> <span class="o">+</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="n">DCACHE_ALIAS_MASK</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">paddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">page_address</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span> <span class="o">=</span> <span class="n">page_to_phys</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>

		<span class="n">__flush_invalidate_dcache_page</span><span class="p">(</span><span class="n">paddr</span><span class="p">);</span>

		<span class="n">__flush_invalidate_dcache_page_alias</span><span class="p">(</span><span class="n">vaddr</span><span class="p">,</span> <span class="n">phys</span><span class="p">);</span>
		<span class="n">__invalidate_icache_page_alias</span><span class="p">(</span><span class="n">vaddr</span><span class="p">,</span> <span class="n">phys</span><span class="p">);</span>

		<span class="n">clear_bit</span><span class="p">(</span><span class="n">PG_arch_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">page</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#else</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">PageReserved</span><span class="p">(</span><span class="n">page</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">PG_arch_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">page</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">)</span>
	    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
	    	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">paddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">page_address</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
		<span class="n">__flush_dcache_page</span><span class="p">(</span><span class="n">paddr</span><span class="p">);</span>
		<span class="n">__invalidate_icache_page</span><span class="p">(</span><span class="n">paddr</span><span class="p">);</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">PG_arch_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">page</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * access_process_vm() has called get_user_pages(), which has done a</span>
<span class="cm"> * flush_dcache_page() on the page.</span>
<span class="cm"> */</span>

<span class="cp">#if (DCACHE_WAY_SIZE &gt; PAGE_SIZE) &amp;&amp; XCHAL_DCACHE_IS_WRITEBACK</span>

<span class="kt">void</span> <span class="nf">copy_to_user_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">,</span> 
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dst</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span> <span class="o">=</span> <span class="n">page_to_phys</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">alias</span> <span class="o">=</span> <span class="o">!</span><span class="p">(</span><span class="n">DCACHE_ALIAS_EQ</span><span class="p">(</span><span class="n">vaddr</span><span class="p">,</span> <span class="n">phys</span><span class="p">));</span>

	<span class="cm">/* Flush and invalidate user page if aliased. */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">alias</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span> <span class="o">=</span> <span class="n">TLBTEMP_BASE_1</span> <span class="o">+</span> <span class="p">(</span><span class="n">vaddr</span> <span class="o">&amp;</span> <span class="n">DCACHE_ALIAS_MASK</span><span class="p">);</span>
		<span class="n">__flush_invalidate_dcache_page_alias</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">phys</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Copy data */</span>
	
	<span class="n">memcpy</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Flush and invalidate kernel page if aliased and synchronize </span>
<span class="cm">	 * data and instruction caches for executable pages. </span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">alias</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span> <span class="o">=</span> <span class="n">TLBTEMP_BASE_1</span> <span class="o">+</span> <span class="p">(</span><span class="n">vaddr</span> <span class="o">&amp;</span> <span class="n">DCACHE_ALIAS_MASK</span><span class="p">);</span>

		<span class="n">__flush_invalidate_dcache_range</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">dst</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">__invalidate_icache_page_alias</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">phys</span><span class="p">);</span>
		<span class="p">}</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_flags</span> <span class="o">&amp;</span> <span class="n">VM_EXEC</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__flush_dcache_range</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dst</span><span class="p">,</span><span class="n">len</span><span class="p">);</span>
		<span class="n">__invalidate_icache_range</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">dst</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="nf">copy_from_user_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dst</span><span class="p">,</span> <span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys</span> <span class="o">=</span> <span class="n">page_to_phys</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">alias</span> <span class="o">=</span> <span class="o">!</span><span class="p">(</span><span class="n">DCACHE_ALIAS_EQ</span><span class="p">(</span><span class="n">vaddr</span><span class="p">,</span> <span class="n">phys</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Flush user page if aliased. </span>
<span class="cm">	 * (Note: a simply flush would be sufficient) </span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">alias</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span> <span class="o">=</span> <span class="n">TLBTEMP_BASE_1</span> <span class="o">+</span> <span class="p">(</span><span class="n">vaddr</span> <span class="o">&amp;</span> <span class="n">DCACHE_ALIAS_MASK</span><span class="p">);</span>
		<span class="n">__flush_invalidate_dcache_page_alias</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">phys</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">src</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
