<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>I/O Assistant Design Entry</title><link rel="Prev" href="i_o_assistant.14.2.htm" title="Previous" /><link rel="Next" href="Running_I_O_Assistant_from_the_Command_Line.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/i_o_assistant.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pzosOJAXlZQqmWy7ULccnxA" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Implementing%20the%20Design/i_o_assistant.14.3.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="implementing_the_design.htm#998362">Implementing the Design </a> &gt; <a class="WebWorks_Breadcrumb_Link" href="i_o_assistant_design_overview.htm#998362">Validating an I/O Plan</a> &gt; I/O Assistant Design Entry</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww998362" class="Heading2"><span></span>I/O Assistant Design Entry</h3><p id="ww998363" class="BodyAfterHead"><span></span>The I/O Assistant flow begins with an HDL model of the I/O plan. Create your HDL template files and assemble your HDL into a full chip-level HDL design. IPexpress can provide HDL templates of specialty interfaces required for DDR memories. In IPexpress, produce a module HDL template, perform instantiation of any necessary clocking structure, and any further customization. </p><p id="ww998364" class="Body"><span></span>The HDL design does not need to be complete. Input nets can be left hanging. The design tools will not optimize away dangling nets or outputs that are not driven.</p><p id="ww998365" class="BodyAfterHead"><span></span>The HDL model may contain I/Os only. Synthesis directives are applied to force I/O buffers to be inferred and prevent the incomplete model from being optimized away.</p><h5 id="ww1000701" class="HeadingRunIn"><span></span><span class="GUI">syn_force_pads</span> Attribute</h5><p id="ww1000698" class="Body"><span></span><span style="font-size: 9.0pt">If you are using Synplify Pro in the Diamond environment or in stand-alone mode, you must include the syn_force_pads attribute in the top level of your HDL source. </span>This attribute prevents Synplify from optimizing away user-instantiated pads. It also causes Synplify to insert pads on unconnected ports, insert bidirectional pads on ports declared as inouts, and insert output pads on unconnected outputs as opposed to tristate pads.</p><p id="ww998366" class="Body"><span></span>If you are running Synplify in stand-alone mode, you will also need to include the following attributes and header library files in the source code.</p><h5 id="ww998367" class="HeadingRunIn"><span></span><span class="GUI">syn_noprune Attribute</span></h5><p id="ww998368" class="Body"><span></span>This attribute ensures that the unconnected I/O buffers in a partial design are not optimized away.</p><p id="ww998371" class="Body"><span></span>The following Synplify code examples illustrate the synthesis attributes that enable the I/O Assistant flow to run a partial design through the Diamond software. The module cannot be empty. At least some logic or dummy equation must be present; otherwise, Synplify interprets the architecture as a black box model.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww998374" class="FigureTitle">Verilog Example</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww998376" class="Code">module ioa1(rxclk, rxd, </pre><pre id="ww998377" class="Code">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;txclk, txd) <span style="font-weight: bold">/* synthesis syn_force_pads=1</span> syn_noprune=1*/;</pre><pre id="ww998378" class="Code">input rxclk;</pre><pre id="ww998379" class="Code">input &nbsp;[15:0] &nbsp;rxd;</pre><pre id="ww998380" class="Code">output &nbsp;txclk;</pre><pre id="ww998381" class="Code">output [15:0] &nbsp;txd;</pre><pre id="ww998382" class="Code">wire xy;</pre><pre id="ww998383" class="Code">assign xy = 1'b0; &nbsp;//dummy equation</pre><pre id="ww998384" class="Code">endmodule</pre></td></tr></table></div><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww998387" class="FigureTitle">VHDL Example</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww998389" class="Code">library ieee;</pre><pre id="ww998390" class="Code">use ieee.std_logic_1164.all;</pre><pre id="ww998391" class="Code">entity ioa1 is port ( </pre><pre id="ww998392" class="Code">&nbsp;&nbsp;rxclk : in std_logic;</pre><pre id="ww998393" class="Code">&nbsp;&nbsp;rxd : in std_logic_vector(15 downto 0);</pre><pre id="ww998394" class="Code">&nbsp;&nbsp;txclk : out std_logic;</pre><pre id="ww998395" class="Code">&nbsp;&nbsp;txd : out std_logic_vector(15 downto 0)</pre><pre id="ww998396" class="Code">);</pre><pre id="ww998397" class="Code">&nbsp;</pre><pre id="ww998398" class="Code">end ioa1;</pre><pre id="ww998399" class="Code">architecture rtl of ioa1 is </pre><pre id="ww998400" class="Code">attribute syn_force_pads : boolean;</pre><pre id="ww998401" class="Code">attribute syn_force_pads of rtl : architecture is true;</pre><pre id="ww998402" class="Code">attribute syn_noprune : boolean;</pre><pre id="ww998403" class="Code">attribute syn_noprune of rtl : architecture is true;</pre><pre id="ww998404" class="Code">signal dummy : std_logic;</pre><pre id="ww998405" class="Code">begin</pre><pre id="ww998406" class="Code">dummy &lt;= rxd(0);</pre><pre id="ww998407" class="Code">end rtl;</pre></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>