Analysis & Synthesis report for piano
Mon Nov 28 16:41:51 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |piano|avconf:avc|mSetup_ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated
 18. Source assignments for get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated
 19. Source assignments for get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component|altsyncram_vqg1:auto_generated
 20. Source assignments for get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component|altsyncram_uqg1:auto_generated
 21. Source assignments for get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component|altsyncram_qmg1:auto_generated
 22. Source assignments for get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component|altsyncram_0rg1:auto_generated
 23. Source assignments for get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component|altsyncram_1rg1:auto_generated
 24. Source assignments for get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated
 25. Source assignments for get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component|altsyncram_2rg1:auto_generated
 26. Source assignments for get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated
 27. Source assignments for get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated
 28. Source assignments for get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component|altsyncram_4rg1:auto_generated
 29. Source assignments for get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component|altsyncram_5rg1:auto_generated
 30. Source assignments for get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component|altsyncram_tmg1:auto_generated
 31. Source assignments for get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component|altsyncram_a1g1:auto_generated
 32. Source assignments for get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated
 33. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 34. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 35. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 36. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 37. Parameter Settings for User Entity Instance: vga_adapter:VGA
 38. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 39. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 40. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 41. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 42. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 43. Parameter Settings for User Entity Instance: vga_pll:newclock|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: DJ:mixdat
 60. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 61. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 62. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 63. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 64. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 65. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 66. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 67. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 68. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 69. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 70. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 71. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 72. Parameter Settings for User Entity Instance: avconf:avc
 73. Parameter Settings for User Entity Instance: score_check:checker
 74. Parameter Settings for User Entity Instance: level_mux:lelmux
 75. Parameter Settings for Inferred Entity Instance: get_coordinates:GET|lpm_divide:Mod0
 76. Parameter Settings for Inferred Entity Instance: get_coordinates:GET|lpm_divide:Div0
 77. altsyncram Parameter Settings by Entity Instance
 78. altpll Parameter Settings by Entity Instance
 79. scfifo Parameter Settings by Entity Instance
 80. Port Connectivity Checks: "hex_decoder:h4"
 81. Port Connectivity Checks: "hex_decoder:h2"
 82. Port Connectivity Checks: "hex_decoder:h1"
 83. Port Connectivity Checks: "hex_decoder:h0"
 84. Port Connectivity Checks: "level_mux:lelmux"
 85. Port Connectivity Checks: "play_stone:stone|go_counter:gocounter|one_bit_reg:onebitreg"
 86. Port Connectivity Checks: "play_stone:stone|go_counter:gocounter"
 87. Port Connectivity Checks: "input_handler:channel_6"
 88. Port Connectivity Checks: "input_handler:channel_5"
 89. Port Connectivity Checks: "input_handler:channel_4"
 90. Port Connectivity Checks: "input_handler:channel_3"
 91. Port Connectivity Checks: "input_handler:channel_2"
 92. Port Connectivity Checks: "input_handler:channel_1|input_valid:validator|one_bit_reg:current_input"
 93. Port Connectivity Checks: "input_handler:channel_1|input_valid:validator"
 94. Port Connectivity Checks: "input_handler:channel_1|one_bit_reg:enabled"
 95. Port Connectivity Checks: "input_handler:channel_1|one_bit_reg:read_only_reg"
 96. Port Connectivity Checks: "input_handler:channel_1|rotating_register:myreg"
 97. Port Connectivity Checks: "control_top:controller|debug_counter:help"
 98. Port Connectivity Checks: "control_top:controller"
 99. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
100. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
101. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
102. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
103. Port Connectivity Checks: "Audio_Controller:Audio_Controller"
104. Port Connectivity Checks: "DJ:mixdat|oscillator:oc6"
105. Port Connectivity Checks: "DJ:mixdat|oscillator:oc5"
106. Port Connectivity Checks: "DJ:mixdat|oscillator:oc4"
107. Port Connectivity Checks: "DJ:mixdat|oscillator:oc3"
108. Port Connectivity Checks: "DJ:mixdat|oscillator:oc2"
109. Port Connectivity Checks: "DJ:mixdat|oscillator:oc1|two_to_one_mux_large:mybigmux"
110. Port Connectivity Checks: "DJ:mixdat|oscillator:oc1"
111. Port Connectivity Checks: "DJ:mixdat"
112. Post-Synthesis Netlist Statistics for Top Partition
113. Elapsed Time Per Partition
114. Analysis & Synthesis Messages
115. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 28 16:41:51 2016           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; piano                                           ;
; Top-level Entity Name           ; piano                                           ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 663                                             ;
; Total pins                      ; 147                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 929,792                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; piano              ; piano              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; vga_final/win_memory.v                             ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/win_memory.v                             ;         ;
; vga_final/vga_pll.v                                ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/vga_pll.v                                ;         ;
; vga_final/vga_controller.v                         ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/vga_final/vga_controller.v                         ;         ;
; vga_final/vga_address_translator.v                 ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/vga_final/vga_address_translator.v                 ;         ;
; vga_final/vga_adapter.v                            ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/vga_final/vga_adapter.v                            ;         ;
; vga_final/start_memory.v                           ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/start_memory.v                           ;         ;
; vga_final/lose_memory.v                            ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/lose_memory.v                            ;         ;
; vga_final/level4_3lives_memory.v                   ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level4_3lives_memory.v                   ;         ;
; vga_final/level4_2lives_memory.v                   ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level4_2lives_memory.v                   ;         ;
; vga_final/level4_1life_memory.v                    ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level4_1life_memory.v                    ;         ;
; vga_final/level3_3lives_memory.v                   ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level3_3lives_memory.v                   ;         ;
; vga_final/level3_2lives_memory.v                   ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level3_2lives_memory.v                   ;         ;
; vga_final/level3_1life_memory.v                    ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level3_1life_memory.v                    ;         ;
; vga_final/level2_3lives_memory.v                   ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level2_3lives_memory.v                   ;         ;
; vga_final/level2_2lives_memory.v                   ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level2_2lives_memory.v                   ;         ;
; vga_final/level2_1life_memory.v                    ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level2_1life_memory.v                    ;         ;
; vga_final/level1_3lives_memory.v                   ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level1_3lives_memory.v                   ;         ;
; vga_final/level1_2lives_memory.v                   ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level1_2lives_memory.v                   ;         ;
; vga_final/level1_1life_memory.v                    ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/vga_final/level1_1life_memory.v                    ;         ;
; vga_final/get_coordinates.v                        ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/vga_final/get_coordinates.v                        ;         ;
; avconf/I2C_Controller.v                            ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/avconf/I2C_Controller.v                            ;         ;
; avconf/avconf.v                                    ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/avconf/avconf.v                                    ;         ;
; Audio_Controller/Audio_Controller.v                ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/Audio_Controller/Audio_Controller.v                ;         ;
; Audio_Controller/Audio_Clock.v                     ; yes             ; User Wizard-Generated File   ; D:/241/Final_working-READONLY/Audio_Controller/Audio_Clock.v                     ;         ;
; Audio_Controller/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_SYNC_FIFO.v             ;         ;
; Audio_Controller/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Clock_Edge.v            ;         ;
; Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_Out_Serializer.v  ;         ;
; Audio_Controller/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_In_Deserializer.v ;         ;
; Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_Bit_Counter.v     ;         ;
; piano.v                                            ; yes             ; User Verilog HDL File        ; D:/241/Final_working-READONLY/piano.v                                            ;         ;
; input_handler.v                                    ; yes             ; Auto-Found Verilog HDL File  ; D:/241/Final_working-READONLY/input_handler.v                                    ;         ;
; control_top.v                                      ; yes             ; Auto-Found Verilog HDL File  ; D:/241/Final_working-READONLY/control_top.v                                      ;         ;
; hex_decoder.v                                      ; yes             ; Auto-Found Verilog HDL File  ; D:/241/Final_working-READONLY/hex_decoder.v                                      ;         ;
; score_check.v                                      ; yes             ; Auto-Found Verilog HDL File  ; D:/241/Final_working-READONLY/score_check.v                                      ;         ;
; play_stone.v                                       ; yes             ; Auto-Found Verilog HDL File  ; D:/241/Final_working-READONLY/play_stone.v                                       ;         ;
; DJ.v                                               ; yes             ; Auto-Found Verilog HDL File  ; D:/241/Final_working-READONLY/DJ.v                                               ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal160.inc                                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                    ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                                         ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                                         ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_pnm1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_pnm1.tdf                             ;         ;
; db/decode_7la.tdf                                  ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/decode_7la.tdf                                  ;         ;
; db/decode_01a.tdf                                  ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/decode_01a.tdf                                  ;         ;
; db/mux_ifb.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/mux_ifb.tdf                                     ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf                        ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc                   ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                 ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;         ;
; db/altpll_80u.tdf                                  ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altpll_80u.tdf                                  ;         ;
; db/altsyncram_f4g1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_f4g1.tdf                             ;         ;
; db/altsyncram_vqg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_vqg1.tdf                             ;         ;
; db/altsyncram_uqg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_uqg1.tdf                             ;         ;
; db/altsyncram_qmg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_qmg1.tdf                             ;         ;
; db/altsyncram_0rg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_0rg1.tdf                             ;         ;
; db/altsyncram_1rg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_1rg1.tdf                             ;         ;
; db/altsyncram_rmg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_rmg1.tdf                             ;         ;
; db/altsyncram_2rg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_2rg1.tdf                             ;         ;
; db/altsyncram_3rg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_3rg1.tdf                             ;         ;
; db/altsyncram_smg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_smg1.tdf                             ;         ;
; db/altsyncram_4rg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_4rg1.tdf                             ;         ;
; db/altsyncram_5rg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_5rg1.tdf                             ;         ;
; db/altsyncram_tmg1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_tmg1.tdf                             ;         ;
; db/altsyncram_a1g1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_a1g1.tdf                             ;         ;
; db/altsyncram_o4g1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_o4g1.tdf                             ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf                        ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_regfifo.inc                     ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                      ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                      ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_fffifo.inc                      ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                      ;         ;
; db/scfifo_7ba1.tdf                                 ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/scfifo_7ba1.tdf                                 ;         ;
; db/a_dpfifo_q2a1.tdf                               ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/a_dpfifo_q2a1.tdf                               ;         ;
; db/altsyncram_n3i1.tdf                             ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf                             ;         ;
; db/cmpr_6l8.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/cmpr_6l8.tdf                                    ;         ;
; db/cntr_h2b.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/cntr_h2b.tdf                                    ;         ;
; db/cntr_u27.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/cntr_u27.tdf                                    ;         ;
; db/cntr_i2b.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/cntr_i2b.tdf                                    ;         ;
; db/audio_clock_altpll.v                            ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/audio_clock_altpll.v                            ;         ;
; level_mux.v                                        ; yes             ; Auto-Found Verilog HDL File  ; D:/241/Final_working-READONLY/level_mux.v                                        ;         ;
; lpm_divide.tdf                                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                    ;         ;
; abs_divider.inc                                    ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/abs_divider.inc                   ;         ;
; sign_div_unsign.inc                                ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc               ;         ;
; db/lpm_divide_q3m.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/lpm_divide_q3m.tdf                              ;         ;
; db/sign_div_unsign_tlh.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/sign_div_unsign_tlh.tdf                         ;         ;
; db/alt_u_div_00f.tdf                               ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/alt_u_div_00f.tdf                               ;         ;
; db/lpm_divide_nbm.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/241/Final_working-READONLY/db/lpm_divide_nbm.tdf                              ;         ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 820            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1400           ;
;     -- 7 input functions                    ; 9              ;
;     -- 6 input functions                    ; 200            ;
;     -- 5 input functions                    ; 177            ;
;     -- 4 input functions                    ; 149            ;
;     -- <=3 input functions                  ; 865            ;
;                                             ;                ;
; Dedicated logic registers                   ; 663            ;
;                                             ;                ;
; I/O pins                                    ; 147            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 929792         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 616            ;
; Total fan-out                               ; 10541          ;
; Average fan-out                             ; 4.10           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                    ; Entity Name                     ; Library Name ;
+---------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |piano                                                        ; 1400 (32)         ; 663 (0)      ; 929792            ; 0          ; 147  ; 0            ; |piano                                                                                                                                                                                                                                 ; piano                           ; work         ;
;    |Audio_Controller:Audio_Controller|                        ; 191 (4)           ; 142 (4)      ; 8192              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller                ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 35 (4)            ; 28 (4)       ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; Altera_UP_Audio_In_Deserializer ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 15 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 15 (7)            ; 12 (5)       ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 16 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                             ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 16 (8)            ; 12 (5)       ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                        ; a_dpfifo_q2a1                   ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter ; cntr_u27                        ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 151 (57)          ; 104 (38)     ; 8192              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer  ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)            ; 33 (0)       ; 4096              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)           ; 33 (13)      ; 4096              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;       |Audio_Clock:Audio_Clock|                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                     ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                          ; work         ;
;             |Audio_Clock_altpll:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll              ; work         ;
;    |DJ:mixdat|                                                ; 197 (41)          ; 126 (0)      ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat                                                                                                                                                                                                                       ; DJ                              ; work         ;
;       |oscillator:oc1|                                        ; 26 (0)            ; 21 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc1                                                                                                                                                                                                        ; oscillator                      ; work         ;
;          |delay_counter:count|                                ; 26 (26)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc1|delay_counter:count                                                                                                                                                                                    ; delay_counter                   ; work         ;
;       |oscillator:oc2|                                        ; 26 (0)            ; 21 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc2                                                                                                                                                                                                        ; oscillator                      ; work         ;
;          |delay_counter:count|                                ; 26 (26)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc2|delay_counter:count                                                                                                                                                                                    ; delay_counter                   ; work         ;
;       |oscillator:oc3|                                        ; 26 (0)            ; 21 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc3                                                                                                                                                                                                        ; oscillator                      ; work         ;
;          |delay_counter:count|                                ; 26 (26)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc3|delay_counter:count                                                                                                                                                                                    ; delay_counter                   ; work         ;
;       |oscillator:oc4|                                        ; 26 (0)            ; 21 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc4                                                                                                                                                                                                        ; oscillator                      ; work         ;
;          |delay_counter:count|                                ; 26 (26)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc4|delay_counter:count                                                                                                                                                                                    ; delay_counter                   ; work         ;
;       |oscillator:oc5|                                        ; 26 (0)            ; 21 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc5                                                                                                                                                                                                        ; oscillator                      ; work         ;
;          |delay_counter:count|                                ; 26 (26)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc5|delay_counter:count                                                                                                                                                                                    ; delay_counter                   ; work         ;
;       |oscillator:oc6|                                        ; 26 (0)            ; 21 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc6                                                                                                                                                                                                        ; oscillator                      ; work         ;
;          |delay_counter:count|                                ; 26 (26)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |piano|DJ:mixdat|oscillator:oc6|delay_counter:count                                                                                                                                                                                    ; delay_counter                   ; work         ;
;    |Reset_Delay:RST|                                          ; 25 (25)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |piano|Reset_Delay:RST                                                                                                                                                                                                                 ; Reset_Delay                     ; work         ;
;    |avconf:avc|                                               ; 115 (71)          ; 75 (45)      ; 0                 ; 0          ; 0    ; 0            ; |piano|avconf:avc                                                                                                                                                                                                                      ; avconf                          ; work         ;
;       |I2C_Controller:u0|                                     ; 44 (44)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |piano|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                  ; work         ;
;    |control_top:controller|                                   ; 50 (50)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |piano|control_top:controller                                                                                                                                                                                                          ; control_top                     ; work         ;
;    |get_coordinates:GET|                                      ; 406 (38)          ; 35 (31)      ; 864000            ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET                                                                                                                                                                                                             ; get_coordinates                 ; work         ;
;       |colour_selector:COL0|                                  ; 57 (57)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|colour_selector:COL0                                                                                                                                                                                        ; colour_selector                 ; work         ;
;       |level1_1life_memory:MEM3|                              ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level1_1life_memory:MEM3                                                                                                                                                                                    ; level1_1life_memory             ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component                                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_qmg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component|altsyncram_qmg1:auto_generated                                                                                                                     ; altsyncram_qmg1                 ; work         ;
;       |level1_2lives_memory:MEM2|                             ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level1_2lives_memory:MEM2                                                                                                                                                                                   ; level1_2lives_memory            ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                      ; work         ;
;             |altsyncram_uqg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component|altsyncram_uqg1:auto_generated                                                                                                                    ; altsyncram_uqg1                 ; work         ;
;       |level1_3lives_memory:MEM1|                             ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level1_3lives_memory:MEM1                                                                                                                                                                                   ; level1_3lives_memory            ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                      ; work         ;
;             |altsyncram_vqg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component|altsyncram_vqg1:auto_generated                                                                                                                    ; altsyncram_vqg1                 ; work         ;
;       |level2_1life_memory:MEM6|                              ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level2_1life_memory:MEM6                                                                                                                                                                                    ; level2_1life_memory             ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component                                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_rmg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated                                                                                                                     ; altsyncram_rmg1                 ; work         ;
;       |level2_2lives_memory:MEM5|                             ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level2_2lives_memory:MEM5                                                                                                                                                                                   ; level2_2lives_memory            ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                      ; work         ;
;             |altsyncram_1rg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component|altsyncram_1rg1:auto_generated                                                                                                                    ; altsyncram_1rg1                 ; work         ;
;       |level2_3lives_memory:MEM4|                             ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level2_3lives_memory:MEM4                                                                                                                                                                                   ; level2_3lives_memory            ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                      ; work         ;
;             |altsyncram_0rg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component|altsyncram_0rg1:auto_generated                                                                                                                    ; altsyncram_0rg1                 ; work         ;
;       |level3_1life_memory:MEM9|                              ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level3_1life_memory:MEM9                                                                                                                                                                                    ; level3_1life_memory             ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component                                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_smg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated                                                                                                                     ; altsyncram_smg1                 ; work         ;
;       |level3_2lives_memory:MEM8|                             ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level3_2lives_memory:MEM8                                                                                                                                                                                   ; level3_2lives_memory            ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                      ; work         ;
;             |altsyncram_3rg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated                                                                                                                    ; altsyncram_3rg1                 ; work         ;
;       |level3_3lives_memory:MEM7|                             ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level3_3lives_memory:MEM7                                                                                                                                                                                   ; level3_3lives_memory            ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                      ; work         ;
;             |altsyncram_2rg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component|altsyncram_2rg1:auto_generated                                                                                                                    ; altsyncram_2rg1                 ; work         ;
;       |level4_1life_memory:MEM12|                             ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level4_1life_memory:MEM12                                                                                                                                                                                   ; level4_1life_memory             ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                      ; work         ;
;             |altsyncram_tmg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component|altsyncram_tmg1:auto_generated                                                                                                                    ; altsyncram_tmg1                 ; work         ;
;       |level4_2lives_memory:MEM11|                            ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level4_2lives_memory:MEM11                                                                                                                                                                                  ; level4_2lives_memory            ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component                                                                                                                                                  ; altsyncram                      ; work         ;
;             |altsyncram_5rg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component|altsyncram_5rg1:auto_generated                                                                                                                   ; altsyncram_5rg1                 ; work         ;
;       |level4_3lives_memory:MEM10|                            ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level4_3lives_memory:MEM10                                                                                                                                                                                  ; level4_3lives_memory            ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component                                                                                                                                                  ; altsyncram                      ; work         ;
;             |altsyncram_4rg1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component|altsyncram_4rg1:auto_generated                                                                                                                   ; altsyncram_4rg1                 ; work         ;
;       |lose_memory:MEM14|                                     ; 0 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lose_memory:MEM14                                                                                                                                                                                           ; lose_memory                     ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                      ; work         ;
;             |altsyncram_o4g1:auto_generated|                  ; 0 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated                                                                                                                            ; altsyncram_o4g1                 ; work         ;
;       |lpm_divide:Div0|                                       ; 154 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lpm_divide:Div0                                                                                                                                                                                             ; lpm_divide                      ; work         ;
;          |lpm_divide_nbm:auto_generated|                      ; 154 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lpm_divide:Div0|lpm_divide_nbm:auto_generated                                                                                                                                                               ; lpm_divide_nbm                  ; work         ;
;             |sign_div_unsign_tlh:divider|                     ; 154 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                   ; sign_div_unsign_tlh             ; work         ;
;                |alt_u_div_00f:divider|                        ; 154 (154)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider                                                                                                             ; alt_u_div_00f                   ; work         ;
;       |lpm_divide:Mod0|                                       ; 154 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lpm_divide:Mod0                                                                                                                                                                                             ; lpm_divide                      ; work         ;
;          |lpm_divide_q3m:auto_generated|                      ; 154 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lpm_divide:Mod0|lpm_divide_q3m:auto_generated                                                                                                                                                               ; lpm_divide_q3m                  ; work         ;
;             |sign_div_unsign_tlh:divider|                     ; 154 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lpm_divide:Mod0|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                   ; sign_div_unsign_tlh             ; work         ;
;                |alt_u_div_00f:divider|                        ; 154 (154)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|lpm_divide:Mod0|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider                                                                                                             ; alt_u_div_00f                   ; work         ;
;       |start_memory:MEM0|                                     ; 3 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|start_memory:MEM0                                                                                                                                                                                           ; start_memory                    ; work         ;
;          |altsyncram:altsyncram_component|                    ; 3 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component                                                                                                                                                           ; altsyncram                      ; work         ;
;             |altsyncram_f4g1:auto_generated|                  ; 3 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated                                                                                                                            ; altsyncram_f4g1                 ; work         ;
;                |decode_7la:rden_decode|                       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated|decode_7la:rden_decode                                                                                                     ; decode_7la                      ; work         ;
;       |win_memory:MEM13|                                      ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|win_memory:MEM13                                                                                                                                                                                            ; win_memory                      ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_a1g1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component|altsyncram_a1g1:auto_generated                                                                                                                             ; altsyncram_a1g1                 ; work         ;
;    |hex_decoder:h0|                                           ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|hex_decoder:h0                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;    |hex_decoder:h3|                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|hex_decoder:h3                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;    |hex_decoder:h5|                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|hex_decoder:h5                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;    |input_handler:channel_1|                                  ; 66 (0)            ; 48 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_1                                                                                                                                                                                                         ; input_handler                   ; work         ;
;       |basic_counter:r_we_there_yet|                          ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_1|basic_counter:r_we_there_yet                                                                                                                                                                            ; basic_counter                   ; work         ;
;       |input_valid:validator|                                 ; 17 (16)           ; 7 (6)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_1|input_valid:validator                                                                                                                                                                                   ; input_valid                     ; work         ;
;          |one_bit_reg:current_input|                          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_1|input_valid:validator|one_bit_reg:current_input                                                                                                                                                         ; one_bit_reg                     ; work         ;
;       |one_bit_reg:read_only_reg|                             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_1|one_bit_reg:read_only_reg                                                                                                                                                                               ; one_bit_reg                     ; work         ;
;       |one_second_counter:mycounter|                          ; 33 (33)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_1|one_second_counter:mycounter                                                                                                                                                                            ; one_second_counter              ; work         ;
;       |rotating_register:myreg|                               ; 8 (8)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_1|rotating_register:myreg                                                                                                                                                                                 ; rotating_register               ; work         ;
;    |input_handler:channel_2|                                  ; 50 (0)            ; 43 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_2                                                                                                                                                                                                         ; input_handler                   ; work         ;
;       |input_valid:validator|                                 ; 14 (13)           ; 7 (6)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_2|input_valid:validator                                                                                                                                                                                   ; input_valid                     ; work         ;
;          |one_bit_reg:current_input|                          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_2|input_valid:validator|one_bit_reg:current_input                                                                                                                                                         ; one_bit_reg                     ; work         ;
;       |one_bit_reg:read_only_reg|                             ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_2|one_bit_reg:read_only_reg                                                                                                                                                                               ; one_bit_reg                     ; work         ;
;       |one_second_counter:mycounter|                          ; 33 (33)           ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_2|one_second_counter:mycounter                                                                                                                                                                            ; one_second_counter              ; work         ;
;       |rotating_register:myreg|                               ; 3 (3)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_2|rotating_register:myreg                                                                                                                                                                                 ; rotating_register               ; work         ;
;    |input_handler:channel_3|                                  ; 18 (0)            ; 19 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_3                                                                                                                                                                                                         ; input_handler                   ; work         ;
;       |input_valid:validator|                                 ; 14 (13)           ; 7 (6)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_3|input_valid:validator                                                                                                                                                                                   ; input_valid                     ; work         ;
;          |one_bit_reg:current_input|                          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_3|input_valid:validator|one_bit_reg:current_input                                                                                                                                                         ; one_bit_reg                     ; work         ;
;       |rotating_register:myreg|                               ; 4 (4)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_3|rotating_register:myreg                                                                                                                                                                                 ; rotating_register               ; work         ;
;    |input_handler:channel_4|                                  ; 17 (0)            ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_4                                                                                                                                                                                                         ; input_handler                   ; work         ;
;       |input_valid:validator|                                 ; 14 (13)           ; 7 (6)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_4|input_valid:validator                                                                                                                                                                                   ; input_valid                     ; work         ;
;          |one_bit_reg:current_input|                          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_4|input_valid:validator|one_bit_reg:current_input                                                                                                                                                         ; one_bit_reg                     ; work         ;
;       |rotating_register:myreg|                               ; 3 (3)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_4|rotating_register:myreg                                                                                                                                                                                 ; rotating_register               ; work         ;
;    |input_handler:channel_5|                                  ; 19 (0)            ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_5                                                                                                                                                                                                         ; input_handler                   ; work         ;
;       |input_valid:validator|                                 ; 14 (13)           ; 7 (6)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_5|input_valid:validator                                                                                                                                                                                   ; input_valid                     ; work         ;
;          |one_bit_reg:current_input|                          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_5|input_valid:validator|one_bit_reg:current_input                                                                                                                                                         ; one_bit_reg                     ; work         ;
;       |rotating_register:myreg|                               ; 5 (5)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_5|rotating_register:myreg                                                                                                                                                                                 ; rotating_register               ; work         ;
;    |input_handler:channel_6|                                  ; 27 (1)            ; 19 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_6                                                                                                                                                                                                         ; input_handler                   ; work         ;
;       |input_valid:validator|                                 ; 15 (14)           ; 7 (6)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_6|input_valid:validator                                                                                                                                                                                   ; input_valid                     ; work         ;
;          |one_bit_reg:current_input|                          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_6|input_valid:validator|one_bit_reg:current_input                                                                                                                                                         ; one_bit_reg                     ; work         ;
;       |rotating_register:myreg|                               ; 11 (11)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |piano|input_handler:channel_6|rotating_register:myreg                                                                                                                                                                                 ; rotating_register               ; work         ;
;    |level_mux:lelmux|                                         ; 15 (15)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |piano|level_mux:lelmux                                                                                                                                                                                                                ; level_mux                       ; work         ;
;    |play_stone:stone|                                         ; 34 (0)            ; 28 (0)       ; 0                 ; 0          ; 0    ; 0            ; |piano|play_stone:stone                                                                                                                                                                                                                ; play_stone                      ; work         ;
;       |go_counter:gocounter|                                  ; 34 (7)            ; 28 (1)       ; 0                 ; 0          ; 0    ; 0            ; |piano|play_stone:stone|go_counter:gocounter                                                                                                                                                                                           ; go_counter                      ; work         ;
;          |one_bit_reg:onebitreg|                              ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |piano|play_stone:stone|go_counter:gocounter|one_bit_reg:onebitreg                                                                                                                                                                     ; one_bit_reg                     ; work         ;
;          |twentysix_bit_counter:two_six_bitcounter|           ; 26 (26)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |piano|play_stone:stone|go_counter:gocounter|twentysix_bit_counter:two_six_bitcounter                                                                                                                                                  ; twentysix_bit_counter           ; work         ;
;    |score_check:checker|                                      ; 58 (58)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |piano|score_check:checker                                                                                                                                                                                                             ; score_check                     ; work         ;
;    |vga_adapter:VGA|                                          ; 63 (2)            ; 30 (0)       ; 57600             ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA                                                                                                                                                                                                                 ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                ; 9 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                          ; altsyncram                      ; work         ;
;          |altsyncram_pnm1:auto_generated|                     ; 9 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated                                                                                                                                                           ; altsyncram_pnm1                 ; work         ;
;             |decode_01a:rden_decode_b|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated|decode_01a:rden_decode_b                                                                                                                                  ; decode_01a                      ; work         ;
;             |decode_7la:decode2|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated|decode_7la:decode2                                                                                                                                        ; decode_7la                      ; work         ;
;             |mux_ifb:mux3|                                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated|mux_ifb:mux3                                                                                                                                              ; mux_ifb                         ; work         ;
;       |vga_address_translator:user_input_translator|          ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                    ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                             ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                       ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|       ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                          ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                   ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                           ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                 ; altpll_80u                      ; work         ;
;    |vga_pll:newclock|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_pll:newclock                                                                                                                                                                                                                ; vga_pll                         ; work         ;
;       |altpll:altpll_component|                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_pll:newclock|altpll:altpll_component                                                                                                                                                                                        ; altpll                          ; work         ;
;          |altpll_80u:auto_generated|                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |piano|vga_pll:newclock|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                              ; altpll_80u                      ; work         ;
+---------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None              ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None              ;
; get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component|altsyncram_qmg1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; Level1_1life.mif  ;
; get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component|altsyncram_uqg1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; Level1_2lives.mif ;
; get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component|altsyncram_vqg1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; Level1_3lives.mif ;
; get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; level2_1life.mif  ;
; get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component|altsyncram_1rg1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; level2_2lives.mif ;
; get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component|altsyncram_0rg1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; level2_3lives.mif ;
; get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; level3_1life.mif  ;
; get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; level3_2lives.mif ;
; get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component|altsyncram_2rg1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; level3_3lives.mif ;
; get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component|altsyncram_tmg1:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; level4_1life.mif  ;
; get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component|altsyncram_5rg1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; level4_2lives.mif ;
; get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component|altsyncram_4rg1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; level4_3lives.mif ;
; get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; ulost.mif         ;
; get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated|ALTSYNCRAM                                                                                                                            ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; start.mif         ;
; get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component|altsyncram_a1g1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; uwon.mif          ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------+
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|start_memory:MEM0          ; vga_final/start_memory.v         ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level1_3lives_memory:MEM1  ; vga_final/level1_3lives_memory.v ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level1_2lives_memory:MEM2  ; vga_final/level1_2lives_memory.v ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level1_1life_memory:MEM3   ; vga_final/level1_1life_memory.v  ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level2_3lives_memory:MEM4  ; vga_final/level2_3lives_memory.v ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level2_2lives_memory:MEM5  ; vga_final/level2_2lives_memory.v ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level2_1life_memory:MEM6   ; vga_final/level2_1life_memory.v  ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level3_3lives_memory:MEM7  ; vga_final/level3_3lives_memory.v ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level3_2lives_memory:MEM8  ; vga_final/level3_2lives_memory.v ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level3_1life_memory:MEM9   ; vga_final/level3_1life_memory.v  ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level4_3lives_memory:MEM10 ; vga_final/level4_3lives_memory.v ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level4_2lives_memory:MEM11 ; vga_final/level4_2lives_memory.v ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|level4_1life_memory:MEM12  ; vga_final/level4_1life_memory.v  ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|win_memory:MEM13           ; vga_final/win_memory.v           ;
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |piano|get_coordinates:GET|lose_memory:MEM14          ; vga_final/lose_memory.v          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |piano|avconf:avc|mSetup_ST                       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; avconf:avc|LUT_DATA[15]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[14]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[11]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[10]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[4]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[3]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[7]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[0]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[13]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[12]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[9]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[8]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[2]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[1]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[6]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[5]                              ; avconf:avc|Mux2     ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; level_mux:lelmux|level_out5[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; level_mux:lelmux|level_out6[4..11]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; level_mux:lelmux|level_out6[0,1]                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                ;
; level_mux:lelmux|level_out5[1,8..11]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; level_mux:lelmux|level_out4[0,1,6,7]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; level_mux:lelmux|level_out3[4,10,11]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; level_mux:lelmux|level_out2[0..3,10,11]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; level_mux:lelmux|level_out1[0..5]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; level_mux:lelmux|level_out1[10,11]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                ;
; control_top:controller|current_state[5..7]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                   ; Lost fanout                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                         ; Lost fanout                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                 ; Lost fanout                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]      ; Lost fanout                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5]  ; Lost fanout                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                 ; Lost fanout                                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                        ; Lost fanout                                                                                                                           ;
; avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; score_check:checker|count_ones[6..11]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                ;
; level_mux:lelmux|level_out2[6,7]                                                                                                                                                                                                                   ; Merged with level_mux:lelmux|level_out6[3]                                                                                            ;
; level_mux:lelmux|level_out1[8,9]                                                                                                                                                                                                                   ; Merged with level_mux:lelmux|level_out6[3]                                                                                            ;
; level_mux:lelmux|level_out3[0..3]                                                                                                                                                                                                                  ; Merged with level_mux:lelmux|level_out6[3]                                                                                            ;
; level_mux:lelmux|level_out4[8..11]                                                                                                                                                                                                                 ; Merged with level_mux:lelmux|level_out6[3]                                                                                            ;
; level_mux:lelmux|level_out5[4,5]                                                                                                                                                                                                                   ; Merged with level_mux:lelmux|level_out6[3]                                                                                            ;
; level_mux:lelmux|level_out3[6,7]                                                                                                                                                                                                                   ; Merged with level_mux:lelmux|level_out5[2]                                                                                            ;
; level_mux:lelmux|level_out4[5]                                                                                                                                                                                                                     ; Merged with level_mux:lelmux|level_out5[2]                                                                                            ;
; level_mux:lelmux|level_out5[6,7]                                                                                                                                                                                                                   ; Merged with level_mux:lelmux|level_out5[3]                                                                                            ;
; level_mux:lelmux|level_out4[4]                                                                                                                                                                                                                     ; Merged with level_mux:lelmux|level_out5[3]                                                                                            ;
; level_mux:lelmux|level_out3[8,9]                                                                                                                                                                                                                   ; Merged with level_mux:lelmux|level_out4[2]                                                                                            ;
; level_mux:lelmux|level_out4[3]                                                                                                                                                                                                                     ; Merged with level_mux:lelmux|level_out4[2]                                                                                            ;
; level_mux:lelmux|level_out1[6,7]                                                                                                                                                                                                                   ; Merged with level_mux:lelmux|level_out3[5]                                                                                            ;
; level_mux:lelmux|level_out2[5]                                                                                                                                                                                                                     ; Merged with level_mux:lelmux|level_out2[4]                                                                                            ;
; level_mux:lelmux|level_out2[9]                                                                                                                                                                                                                     ; Merged with level_mux:lelmux|level_out2[8]                                                                                            ;
; get_coordinates:GET|read                                                                                                                                                                                                                           ; Merged with get_coordinates:GET|enable                                                                                                ;
; get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated|address_reg_a[1]                                                                                                                              ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component|altsyncram_vqg1:auto_generated|address_reg_a[1]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component|altsyncram_uqg1:auto_generated|address_reg_a[1]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component|altsyncram_qmg1:auto_generated|address_reg_a[1]                                                                                                                       ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component|altsyncram_0rg1:auto_generated|address_reg_a[1]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component|altsyncram_1rg1:auto_generated|address_reg_a[1]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated|address_reg_a[1]                                                                                                                       ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component|altsyncram_2rg1:auto_generated|address_reg_a[1]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated|address_reg_a[1]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated|address_reg_a[1]                                                                                                                       ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component|altsyncram_4rg1:auto_generated|address_reg_a[1]                                                                                                                     ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component|altsyncram_5rg1:auto_generated|address_reg_a[1]                                                                                                                     ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component|altsyncram_tmg1:auto_generated|address_reg_a[1]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component|altsyncram_a1g1:auto_generated|address_reg_a[1]                                                                                                                               ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[1]     ;
; get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated|address_reg_a[0]                                                                                                                              ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component|altsyncram_vqg1:auto_generated|address_reg_a[0]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component|altsyncram_uqg1:auto_generated|address_reg_a[0]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component|altsyncram_qmg1:auto_generated|address_reg_a[0]                                                                                                                       ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component|altsyncram_0rg1:auto_generated|address_reg_a[0]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component|altsyncram_1rg1:auto_generated|address_reg_a[0]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated|address_reg_a[0]                                                                                                                       ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component|altsyncram_2rg1:auto_generated|address_reg_a[0]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated|address_reg_a[0]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated|address_reg_a[0]                                                                                                                       ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component|altsyncram_4rg1:auto_generated|address_reg_a[0]                                                                                                                     ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component|altsyncram_5rg1:auto_generated|address_reg_a[0]                                                                                                                     ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component|altsyncram_tmg1:auto_generated|address_reg_a[0]                                                                                                                      ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component|altsyncram_a1g1:auto_generated|address_reg_a[0]                                                                                                                               ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|address_reg_a[0]     ;
; get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated|out_address_reg_a[1]                                                                                                                          ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component|altsyncram_vqg1:auto_generated|out_address_reg_a[1]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component|altsyncram_uqg1:auto_generated|out_address_reg_a[1]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component|altsyncram_qmg1:auto_generated|out_address_reg_a[1]                                                                                                                   ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component|altsyncram_0rg1:auto_generated|out_address_reg_a[1]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component|altsyncram_1rg1:auto_generated|out_address_reg_a[1]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated|out_address_reg_a[1]                                                                                                                   ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component|altsyncram_2rg1:auto_generated|out_address_reg_a[1]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated|out_address_reg_a[1]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated|out_address_reg_a[1]                                                                                                                   ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component|altsyncram_4rg1:auto_generated|out_address_reg_a[1]                                                                                                                 ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component|altsyncram_5rg1:auto_generated|out_address_reg_a[1]                                                                                                                 ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component|altsyncram_tmg1:auto_generated|out_address_reg_a[1]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component|altsyncram_a1g1:auto_generated|out_address_reg_a[1]                                                                                                                           ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[1] ;
; get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated|out_address_reg_a[0]                                                                                                                          ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component|altsyncram_vqg1:auto_generated|out_address_reg_a[0]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component|altsyncram_uqg1:auto_generated|out_address_reg_a[0]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component|altsyncram_qmg1:auto_generated|out_address_reg_a[0]                                                                                                                   ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component|altsyncram_0rg1:auto_generated|out_address_reg_a[0]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component|altsyncram_1rg1:auto_generated|out_address_reg_a[0]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated|out_address_reg_a[0]                                                                                                                   ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component|altsyncram_2rg1:auto_generated|out_address_reg_a[0]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated|out_address_reg_a[0]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated|out_address_reg_a[0]                                                                                                                   ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component|altsyncram_4rg1:auto_generated|out_address_reg_a[0]                                                                                                                 ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component|altsyncram_5rg1:auto_generated|out_address_reg_a[0]                                                                                                                 ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component|altsyncram_tmg1:auto_generated|out_address_reg_a[0]                                                                                                                  ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component|altsyncram_a1g1:auto_generated|out_address_reg_a[0]                                                                                                                           ; Merged with get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated|out_address_reg_a[0] ;
; input_handler:channel_3|one_second_counter:mycounter|Q                                                                                                                                                                                             ; Merged with input_handler:channel_2|one_second_counter:mycounter|Q                                                                    ;
; input_handler:channel_4|one_second_counter:mycounter|Q                                                                                                                                                                                             ; Merged with input_handler:channel_2|one_second_counter:mycounter|Q                                                                    ;
; input_handler:channel_5|one_second_counter:mycounter|Q                                                                                                                                                                                             ; Merged with input_handler:channel_2|one_second_counter:mycounter|Q                                                                    ;
; input_handler:channel_6|one_second_counter:mycounter|Q                                                                                                                                                                                             ; Merged with input_handler:channel_2|one_second_counter:mycounter|Q                                                                    ;
; input_handler:channel_3|one_second_counter:mycounter|sum[24]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[24]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[24]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[24]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[24]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[24]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[24]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[24]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[22]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[22]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[22]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[22]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[22]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[22]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[22]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[22]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[21]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[21]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[21]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[21]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[21]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[21]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[21]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[21]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[20]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[20]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[20]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[20]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[20]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[20]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[20]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[20]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[19]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[19]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[19]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[19]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[19]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[19]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[19]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[19]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[18]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[18]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[18]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[18]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[18]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[18]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[18]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[18]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[16]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[16]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[16]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[16]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[16]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[16]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[16]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[16]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[14]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[14]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[14]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[14]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[14]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[14]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[14]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[14]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[13]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[13]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[13]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[13]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[13]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[13]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[13]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[13]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[12]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[12]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[12]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[12]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[12]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[12]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[12]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[12]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[11]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[11]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[11]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[11]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[11]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[11]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[11]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[11]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[6]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[6]                                                               ;
; input_handler:channel_4|one_second_counter:mycounter|sum[6]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[6]                                                               ;
; input_handler:channel_5|one_second_counter:mycounter|sum[6]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[6]                                                               ;
; input_handler:channel_6|one_second_counter:mycounter|sum[6]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[6]                                                               ;
; input_handler:channel_3|one_second_counter:mycounter|sum[25]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[25]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[25]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[25]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[25]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[25]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[25]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[25]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[23]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[23]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[23]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[23]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[23]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[23]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[23]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[23]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[17]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[17]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[17]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[17]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[17]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[17]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[17]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[17]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[15]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[15]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[15]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[15]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[15]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[15]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[15]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[15]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[10]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[10]                                                              ;
; input_handler:channel_4|one_second_counter:mycounter|sum[10]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[10]                                                              ;
; input_handler:channel_5|one_second_counter:mycounter|sum[10]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[10]                                                              ;
; input_handler:channel_6|one_second_counter:mycounter|sum[10]                                                                                                                                                                                       ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[10]                                                              ;
; input_handler:channel_3|one_second_counter:mycounter|sum[9]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[9]                                                               ;
; input_handler:channel_4|one_second_counter:mycounter|sum[9]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[9]                                                               ;
; input_handler:channel_5|one_second_counter:mycounter|sum[9]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[9]                                                               ;
; input_handler:channel_6|one_second_counter:mycounter|sum[9]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[9]                                                               ;
; input_handler:channel_3|one_second_counter:mycounter|sum[8]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[8]                                                               ;
; input_handler:channel_4|one_second_counter:mycounter|sum[8]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[8]                                                               ;
; input_handler:channel_5|one_second_counter:mycounter|sum[8]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[8]                                                               ;
; input_handler:channel_6|one_second_counter:mycounter|sum[8]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[8]                                                               ;
; input_handler:channel_3|one_second_counter:mycounter|sum[7]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[7]                                                               ;
; input_handler:channel_4|one_second_counter:mycounter|sum[7]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[7]                                                               ;
; input_handler:channel_5|one_second_counter:mycounter|sum[7]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[7]                                                               ;
; input_handler:channel_6|one_second_counter:mycounter|sum[7]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[7]                                                               ;
; input_handler:channel_3|one_second_counter:mycounter|sum[5]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[5]                                                               ;
; input_handler:channel_4|one_second_counter:mycounter|sum[5]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[5]                                                               ;
; input_handler:channel_5|one_second_counter:mycounter|sum[5]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[5]                                                               ;
; input_handler:channel_6|one_second_counter:mycounter|sum[5]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[5]                                                               ;
; input_handler:channel_3|one_second_counter:mycounter|sum[4]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[4]                                                               ;
; input_handler:channel_4|one_second_counter:mycounter|sum[4]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[4]                                                               ;
; input_handler:channel_5|one_second_counter:mycounter|sum[4]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[4]                                                               ;
; input_handler:channel_6|one_second_counter:mycounter|sum[4]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[4]                                                               ;
; input_handler:channel_3|one_second_counter:mycounter|sum[3]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[3]                                                               ;
; input_handler:channel_4|one_second_counter:mycounter|sum[3]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[3]                                                               ;
; input_handler:channel_5|one_second_counter:mycounter|sum[3]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[3]                                                               ;
; input_handler:channel_6|one_second_counter:mycounter|sum[3]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[3]                                                               ;
; input_handler:channel_3|one_second_counter:mycounter|sum[2]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[2]                                                               ;
; input_handler:channel_4|one_second_counter:mycounter|sum[2]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[2]                                                               ;
; input_handler:channel_5|one_second_counter:mycounter|sum[2]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[2]                                                               ;
; input_handler:channel_6|one_second_counter:mycounter|sum[2]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[2]                                                               ;
; input_handler:channel_3|one_second_counter:mycounter|sum[1]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[1]                                                               ;
; input_handler:channel_4|one_second_counter:mycounter|sum[1]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[1]                                                               ;
; input_handler:channel_5|one_second_counter:mycounter|sum[1]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[1]                                                               ;
; input_handler:channel_6|one_second_counter:mycounter|sum[1]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[1]                                                               ;
; input_handler:channel_3|one_second_counter:mycounter|sum[0]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[0]                                                               ;
; input_handler:channel_4|one_second_counter:mycounter|sum[0]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[0]                                                               ;
; input_handler:channel_5|one_second_counter:mycounter|sum[0]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[0]                                                               ;
; input_handler:channel_6|one_second_counter:mycounter|sum[0]                                                                                                                                                                                        ; Merged with input_handler:channel_2|one_second_counter:mycounter|sum[0]                                                               ;
; level_mux:lelmux|level_out5[2]                                                                                                                                                                                                                     ; Merged with level_mux:lelmux|level_out2[8]                                                                                            ;
; input_handler:channel_3|one_bit_reg:read_only_reg|Q                                                                                                                                                                                                ; Merged with input_handler:channel_2|one_bit_reg:read_only_reg|Q                                                                       ;
; input_handler:channel_4|one_bit_reg:read_only_reg|Q                                                                                                                                                                                                ; Merged with input_handler:channel_2|one_bit_reg:read_only_reg|Q                                                                       ;
; input_handler:channel_5|one_bit_reg:read_only_reg|Q                                                                                                                                                                                                ; Merged with input_handler:channel_2|one_bit_reg:read_only_reg|Q                                                                       ;
; input_handler:channel_6|one_bit_reg:read_only_reg|Q                                                                                                                                                                                                ; Merged with input_handler:channel_2|one_bit_reg:read_only_reg|Q                                                                       ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                             ; Merged with avconf:avc|I2C_Controller:u0|SD[18]                                                                                       ;
; avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                        ; Merged with avconf:avc|mI2C_DATA[18]                                                                                                  ;
; input_handler:channel_4|rotating_register:myreg|Q[1]                                                                                                                                                                                               ; Merged with input_handler:channel_2|rotating_register:myreg|Q[1]                                                                      ;
; input_handler:channel_5|rotating_register:myreg|Q[1]                                                                                                                                                                                               ; Merged with input_handler:channel_2|rotating_register:myreg|Q[1]                                                                      ;
; input_handler:channel_4|rotating_register:myreg|Q[0]                                                                                                                                                                                               ; Merged with input_handler:channel_2|rotating_register:myreg|Q[0]                                                                      ;
; input_handler:channel_5|rotating_register:myreg|Q[0]                                                                                                                                                                                               ; Merged with input_handler:channel_2|rotating_register:myreg|Q[0]                                                                      ;
; input_handler:channel_2|rotating_register:myreg|Q[0]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; input_handler:channel_1|rotating_register:myreg|Q[0]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; input_handler:channel_2|rotating_register:myreg|Q[1]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; input_handler:channel_1|rotating_register:myreg|Q[1]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; input_handler:channel_2|rotating_register:myreg|Q[2]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; input_handler:channel_1|rotating_register:myreg|Q[2]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; input_handler:channel_2|rotating_register:myreg|Q[3]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; input_handler:channel_1|rotating_register:myreg|Q[3..5]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; level_mux:lelmux|level_out2[4]                                                                                                                                                                                                                     ; Merged with level_mux:lelmux|level_out5[3]                                                                                            ;
; avconf:avc|mSetup_ST~9                                                                                                                                                                                                                             ; Lost fanout                                                                                                                           ;
; avconf:avc|mSetup_ST~10                                                                                                                                                                                                                            ; Lost fanout                                                                                                                           ;
; Total Number of Removed Registers = 352                                                                                                                                                                                                            ;                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; level_mux:lelmux|level_out6[11]                                                                              ; Stuck at GND              ; score_check:checker|count_ones[11], score_check:checker|count_ones[10],                                                                                   ;
;                                                                                                              ; due to stuck port data_in ; score_check:checker|count_ones[9], score_check:checker|count_ones[8],                                                                                     ;
;                                                                                                              ;                           ; score_check:checker|count_ones[7], score_check:checker|count_ones[6]                                                                                      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1] ; Lost Fanouts              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,       ;
;                                                                                                              ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3], ;
;                                                                                                              ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]  ;
; level_mux:lelmux|level_out2[0]                                                                               ; Stuck at GND              ; input_handler:channel_2|rotating_register:myreg|Q[0]                                                                                                      ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; level_mux:lelmux|level_out2[1]                                                                               ; Stuck at GND              ; input_handler:channel_2|rotating_register:myreg|Q[1]                                                                                                      ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; level_mux:lelmux|level_out2[2]                                                                               ; Stuck at GND              ; input_handler:channel_2|rotating_register:myreg|Q[2]                                                                                                      ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; level_mux:lelmux|level_out2[3]                                                                               ; Stuck at GND              ; input_handler:channel_2|rotating_register:myreg|Q[3]                                                                                                      ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; level_mux:lelmux|level_out1[0]                                                                               ; Stuck at GND              ; input_handler:channel_1|rotating_register:myreg|Q[0]                                                                                                      ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; level_mux:lelmux|level_out1[1]                                                                               ; Stuck at GND              ; input_handler:channel_1|rotating_register:myreg|Q[1]                                                                                                      ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; level_mux:lelmux|level_out1[2]                                                                               ; Stuck at GND              ; input_handler:channel_1|rotating_register:myreg|Q[2]                                                                                                      ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; level_mux:lelmux|level_out1[3]                                                                               ; Stuck at GND              ; input_handler:channel_1|rotating_register:myreg|Q[3]                                                                                                      ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; level_mux:lelmux|level_out1[4]                                                                               ; Stuck at GND              ; input_handler:channel_1|rotating_register:myreg|Q[4]                                                                                                      ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; level_mux:lelmux|level_out1[5]                                                                               ; Stuck at GND              ; input_handler:channel_1|rotating_register:myreg|Q[5]                                                                                                      ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; avconf:avc|mI2C_DATA[23]                                                                                     ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                       ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; avconf:avc|mI2C_DATA[19]                                                                                     ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                       ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; avconf:avc|mI2C_DATA[17]                                                                                     ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                       ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
; avconf:avc|mI2C_DATA[16]                                                                                     ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                       ;
;                                                                                                              ; due to stuck port data_in ;                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 663   ;
; Number of registers using Synchronous Clear  ; 376   ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 125   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 257   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 19      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 22      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 26      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 23      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 20      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 27      ;
; get_coordinates:GET|enable                 ; 6       ;
; avconf:avc|I2C_Controller:u0|END           ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 10    ;         ;
+--------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |piano|score_check:checker|lives[0]                                                                                 ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |piano|input_handler:channel_2|one_second_counter:mycounter|sum[9]                                                  ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |piano|input_handler:channel_1|one_second_counter:mycounter|sum[17]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |piano|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |piano|input_handler:channel_1|basic_counter:r_we_there_yet|sum[4]                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |piano|DJ:mixdat|oscillator:oc6|delay_counter:count|count[6]                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |piano|DJ:mixdat|oscillator:oc5|delay_counter:count|count[6]                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |piano|DJ:mixdat|oscillator:oc4|delay_counter:count|count[9]                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |piano|DJ:mixdat|oscillator:oc3|delay_counter:count|count[17]                                                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |piano|DJ:mixdat|oscillator:oc2|delay_counter:count|count[18]                                                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |piano|DJ:mixdat|oscillator:oc1|delay_counter:count|count[0]                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |piano|input_handler:channel_4|rotating_register:myreg|Q[2]                                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |piano|input_handler:channel_6|rotating_register:myreg|Q[11]                                                        ;
; 4:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |piano|input_handler:channel_4|rotating_register:myreg|Q[11]                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |piano|input_handler:channel_1|rotating_register:myreg|Q[11]                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |piano|input_handler:channel_1|rotating_register:myreg|Q[7]                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |piano|level_mux:lelmux|current_level[0]                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |piano|input_handler:channel_6|input_valid:validator|score[4]                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |piano|input_handler:channel_5|input_valid:validator|score[4]                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |piano|input_handler:channel_4|input_valid:validator|score[4]                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |piano|input_handler:channel_3|input_valid:validator|score[4]                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |piano|input_handler:channel_2|input_valid:validator|score[3]                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |piano|input_handler:channel_1|input_valid:validator|score[4]                                                       ;
; 32:1               ; 4 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |piano|control_top:controller|level[2]                                                                              ;
; 32:1               ; 4 bits    ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; Yes        ; |piano|control_top:controller|draw_screen[3]                                                                        ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |piano|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[30] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |piano|avconf:avc|I2C_Controller:u0|SD_COUNTER[4]                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |piano|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated|mux_ifb:mux3|result_node[1]            ;
; 46:1               ; 3 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |piano|get_coordinates:GET|colour_selector:COL0|Mux2                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component|altsyncram_vqg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component|altsyncram_uqg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component|altsyncram_qmg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component|altsyncram_0rg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component|altsyncram_1rg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component|altsyncram_2rg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component|altsyncram_4rg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component|altsyncram_5rg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component|altsyncram_tmg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component|altsyncram_a1g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+----------------+-------------------+
; Parameter Name          ; Value          ; Type              ;
+-------------------------+----------------+-------------------+
; BITS_PER_COLOUR_CHANNEL ; 1              ; Signed Integer    ;
; MONOCHROME              ; FALSE          ; String            ;
; RESOLUTION              ; 160x120        ; String            ;
; BACKGROUND_IMAGE        ; background.mif ; String            ;
+-------------------------+----------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; background.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_pnm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll:newclock|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; FAST              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; start.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_f4g1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; Level1_3lives.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_vqg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; Level1_2lives.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_uqg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; Level1_1life.mif     ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_qmg1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; level2_3lives.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0rg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; level2_2lives.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_1rg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; level2_1life.mif     ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_rmg1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; level3_3lives.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_2rg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; level3_2lives.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_3rg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                       ;
; INIT_FILE                          ; level3_1life.mif     ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_smg1      ; Untyped                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; level4_3lives.mif    ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_4rg1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                         ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; level4_2lives.mif    ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_5rg1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; level4_1life.mif     ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_tmg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 3                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; uwon.mif             ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_a1g1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; ulost.mif            ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_o4g1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: DJ:mixdat  ;
+----------------+----------------------+-----------------+
; Parameter Name ; Value                ; Type            ;
+----------------+----------------------+-----------------+
; DELAY1         ; 00010111010101000010 ; Unsigned Binary ;
; DELAY2         ; 00010100110010001100 ; Unsigned Binary ;
; DELAY3         ; 00010010100001000011 ; Unsigned Binary ;
; DELAY4         ; 00010001011110100010 ; Unsigned Binary ;
; DELAY5         ; 00001111100100100000 ; Unsigned Binary ;
; DELAY6         ; 00001101110111110010 ; Unsigned Binary ;
+----------------+----------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                        ;
; M                             ; 0                             ; Untyped                                                        ;
; N                             ; 1                             ; Untyped                                                        ;
; M2                            ; 1                             ; Untyped                                                        ;
; N2                            ; 1                             ; Untyped                                                        ;
; SS                            ; 1                             ; Untyped                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                        ;
; M_PH                          ; 0                             ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer            ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_check:checker ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 12    ; Signed Integer                          ;
; TOLERANCE      ; 10    ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: level_mux:lelmux ;
+----------------+--------------+-------------------------------+
; Parameter Name ; Value        ; Type                          ;
+----------------+--------------+-------------------------------+
; LEVEL_ONE1     ; 110000000000 ; Unsigned Binary               ;
; LEVEL_ONE2     ; 001100000000 ; Unsigned Binary               ;
; LEVEL_ONE3     ; 000011000000 ; Unsigned Binary               ;
; LEVEL_ONE4     ; 000000110000 ; Unsigned Binary               ;
; LEVEL_ONE5     ; 000000001100 ; Unsigned Binary               ;
; LEVEL_ONE6     ; 000000000011 ; Unsigned Binary               ;
; LEVEL_TWO1     ; 111100000000 ; Unsigned Binary               ;
; LEVEL_TWO2     ; 000011110000 ; Unsigned Binary               ;
; LEVEL_TWO3     ; 000000001111 ; Unsigned Binary               ;
; LEVEL_TWO4     ; 111100000000 ; Unsigned Binary               ;
; LEVEL_TWO5     ; 000011110000 ; Unsigned Binary               ;
; LEVEL_TWO6     ; 000000001111 ; Unsigned Binary               ;
; LEVEL_THREE1   ; 110000000000 ; Unsigned Binary               ;
; LEVEL_THREE2   ; 000000110000 ; Unsigned Binary               ;
; LEVEL_THREE3   ; 001100000000 ; Unsigned Binary               ;
; LEVEL_THREE4   ; 000000001100 ; Unsigned Binary               ;
; LEVEL_THREE5   ; 000011000000 ; Unsigned Binary               ;
; LEVEL_THREE6   ; 000000000011 ; Unsigned Binary               ;
; LEVEL_FOUR1    ; 110011000000 ; Unsigned Binary               ;
; LEVEL_FOUR2    ; 000000000000 ; Unsigned Binary               ;
; LEVEL_FOUR3    ; 000000100000 ; Unsigned Binary               ;
; LEVEL_FOUR4    ; 000000010000 ; Unsigned Binary               ;
; LEVEL_FOUR5    ; 000000001000 ; Unsigned Binary               ;
; LEVEL_FOUR6    ; 000000000111 ; Unsigned Binary               ;
+----------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: get_coordinates:GET|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                    ;
; LPM_WIDTHD             ; 8              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: get_coordinates:GET|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                    ;
; LPM_WIDTHD             ; 8              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                             ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 3                                                                              ;
;     -- NUMWORDS_B                         ; 19200                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 3                                                                              ;
;     -- NUMWORDS_A                         ; 19200                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                         ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 3                                                                                 ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                             ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; FAST                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; vga_pll:newclock|altpll:altpll_component                                          ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; FAST                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
; Entity Instance               ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:h4"            ;
+-----------+-------+----------+------------------------+
; Port      ; Type  ; Severity ; Details                ;
+-----------+-------+----------+------------------------+
; hex_digit ; Input ; Info     ; Explicitly unconnected ;
+-----------+-------+----------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:h2"            ;
+-----------+-------+----------+------------------------+
; Port      ; Type  ; Severity ; Details                ;
+-----------+-------+----------+------------------------+
; hex_digit ; Input ; Info     ; Explicitly unconnected ;
+-----------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:h1"                                                                                                                                                                       ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (4 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_decoder:h0"                                                                                                                                       ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; hex_digit ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "hex_digit[3..2]" will be connected to GND. ;
+-----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "level_mux:lelmux"                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; current_level[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "play_stone:stone|go_counter:gocounter|one_bit_reg:onebitreg" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "play_stone:stone|go_counter:gocounter" ;
+-------------+--------+----------+---------------------------------+
; Port        ; Type   ; Severity ; Details                         ;
+-------------+--------+----------+---------------------------------+
; counter_out ; Output ; Info     ; Explicitly unconnected          ;
+-------------+--------+----------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_handler:channel_6"                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; done_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_handler:channel_5"                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; done_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_handler:channel_4"                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; done_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_handler:channel_3"                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; done_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_handler:channel_2"                                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; done_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_handler:channel_1|input_valid:validator|one_bit_reg:current_input" ;
+---------+-------+----------+------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                ;
+---------+-------+----------+------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                           ;
+---------+-------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_handler:channel_1|input_valid:validator"                                                                                                                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; user_input ; Input ; Warning  ; Input port expression (6 bits) is wider than the input port (1 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "input_handler:channel_1|one_bit_reg:enabled" ;
+---------+-------+----------+--------------------------------------------+
; Port    ; Type  ; Severity ; Details                                    ;
+---------+-------+----------+--------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                               ;
+---------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_handler:channel_1|one_bit_reg:read_only_reg" ;
+---------+-------+----------+--------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                          ;
+---------+-------+----------+--------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                     ;
+---------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_handler:channel_1|rotating_register:myreg"                                                             ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Q[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; done     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_top:controller|debug_counter:help"                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_top:controller"                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; check_lives_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; current_state      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller"                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_audio_in_memory  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; clear_audio_out_memory ; Input  ; Info     ; Explicitly unconnected                                                              ;
; left_channel_audio_in  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_audio_in ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DJ:mixdat|oscillator:oc6" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; delay[15..14] ; Input ; Info     ; Stuck at VCC      ;
; delay[12..10] ; Input ; Info     ; Stuck at VCC      ;
; delay[8..4]   ; Input ; Info     ; Stuck at VCC      ;
; delay[19..16] ; Input ; Info     ; Stuck at GND      ;
; delay[3..2]   ; Input ; Info     ; Stuck at GND      ;
; delay[13]     ; Input ; Info     ; Stuck at GND      ;
; delay[9]      ; Input ; Info     ; Stuck at GND      ;
; delay[1]      ; Input ; Info     ; Stuck at VCC      ;
; delay[0]      ; Input ; Info     ; Stuck at GND      ;
+---------------+-------+----------+-------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DJ:mixdat|oscillator:oc5" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; delay[15..11] ; Input ; Info     ; Stuck at VCC      ;
; delay[19..16] ; Input ; Info     ; Stuck at GND      ;
; delay[10..9]  ; Input ; Info     ; Stuck at GND      ;
; delay[7..6]   ; Input ; Info     ; Stuck at GND      ;
; delay[4..0]   ; Input ; Info     ; Stuck at GND      ;
; delay[8]      ; Input ; Info     ; Stuck at VCC      ;
; delay[5]      ; Input ; Info     ; Stuck at VCC      ;
+---------------+-------+----------+-------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DJ:mixdat|oscillator:oc4" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; delay[10..7]  ; Input ; Info     ; Stuck at VCC      ;
; delay[19..17] ; Input ; Info     ; Stuck at GND      ;
; delay[15..13] ; Input ; Info     ; Stuck at GND      ;
; delay[4..2]   ; Input ; Info     ; Stuck at GND      ;
; delay[16]     ; Input ; Info     ; Stuck at VCC      ;
; delay[12]     ; Input ; Info     ; Stuck at VCC      ;
; delay[11]     ; Input ; Info     ; Stuck at GND      ;
; delay[6]      ; Input ; Info     ; Stuck at GND      ;
; delay[5]      ; Input ; Info     ; Stuck at VCC      ;
; delay[1]      ; Input ; Info     ; Stuck at VCC      ;
; delay[0]      ; Input ; Info     ; Stuck at GND      ;
+---------------+-------+----------+-------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DJ:mixdat|oscillator:oc3" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; delay[1..0]   ; Input ; Info     ; Stuck at VCC      ;
; delay[19..17] ; Input ; Info     ; Stuck at GND      ;
; delay[15..14] ; Input ; Info     ; Stuck at GND      ;
; delay[10..7]  ; Input ; Info     ; Stuck at GND      ;
; delay[5..2]   ; Input ; Info     ; Stuck at GND      ;
; delay[16]     ; Input ; Info     ; Stuck at VCC      ;
; delay[13]     ; Input ; Info     ; Stuck at VCC      ;
; delay[12]     ; Input ; Info     ; Stuck at GND      ;
; delay[11]     ; Input ; Info     ; Stuck at VCC      ;
; delay[6]      ; Input ; Info     ; Stuck at VCC      ;
+---------------+-------+----------+-------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DJ:mixdat|oscillator:oc2" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; delay[11..10] ; Input ; Info     ; Stuck at VCC      ;
; delay[3..2]   ; Input ; Info     ; Stuck at VCC      ;
; delay[19..17] ; Input ; Info     ; Stuck at GND      ;
; delay[13..12] ; Input ; Info     ; Stuck at GND      ;
; delay[9..8]   ; Input ; Info     ; Stuck at GND      ;
; delay[6..4]   ; Input ; Info     ; Stuck at GND      ;
; delay[1..0]   ; Input ; Info     ; Stuck at GND      ;
; delay[16]     ; Input ; Info     ; Stuck at VCC      ;
; delay[15]     ; Input ; Info     ; Stuck at GND      ;
; delay[14]     ; Input ; Info     ; Stuck at VCC      ;
; delay[7]      ; Input ; Info     ; Stuck at VCC      ;
+---------------+-------+----------+-------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DJ:mixdat|oscillator:oc1|two_to_one_mux_large:mybigmux" ;
+---------+-------+----------+-------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                               ;
+---------+-------+----------+-------------------------------------------------------+
; x[7..0] ; Input ; Info     ; Stuck at GND                                          ;
; x[8]    ; Input ; Info     ; Stuck at VCC                                          ;
; y       ; Input ; Info     ; Stuck at GND                                          ;
+---------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "DJ:mixdat|oscillator:oc1" ;
+---------------+-------+----------+-------------------+
; Port          ; Type  ; Severity ; Details           ;
+---------------+-------+----------+-------------------+
; delay[14..12] ; Input ; Info     ; Stuck at VCC      ;
; delay[19..17] ; Input ; Info     ; Stuck at GND      ;
; delay[5..2]   ; Input ; Info     ; Stuck at GND      ;
; delay[16]     ; Input ; Info     ; Stuck at VCC      ;
; delay[15]     ; Input ; Info     ; Stuck at GND      ;
; delay[11]     ; Input ; Info     ; Stuck at GND      ;
; delay[10]     ; Input ; Info     ; Stuck at VCC      ;
; delay[9]      ; Input ; Info     ; Stuck at GND      ;
; delay[8]      ; Input ; Info     ; Stuck at VCC      ;
; delay[7]      ; Input ; Info     ; Stuck at GND      ;
; delay[6]      ; Input ; Info     ; Stuck at VCC      ;
; delay[1]      ; Input ; Info     ; Stuck at VCC      ;
; delay[0]      ; Input ; Info     ; Stuck at GND      ;
+---------------+-------+----------+-------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "DJ:mixdat"                   ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; other_sound ; Input ; Info     ; Explicitly unconnected ;
+-------------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 663                         ;
;     CLR               ; 57                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 79                          ;
;     ENA CLR           ; 32                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 109                         ;
;     ENA SCLR SLD      ; 27                          ;
;     SCLR              ; 197                         ;
;     SCLR SLD          ; 7                           ;
;     SLD               ; 3                           ;
;     plain             ; 116                         ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 1404                        ;
;     arith             ; 516                         ;
;         0 data inputs ; 29                          ;
;         1 data inputs ; 328                         ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 72                          ;
;         4 data inputs ; 38                          ;
;         5 data inputs ; 1                           ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 798                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 185                         ;
;         3 data inputs ; 119                         ;
;         4 data inputs ; 110                         ;
;         5 data inputs ; 176                         ;
;         6 data inputs ; 200                         ;
;     shared            ; 81                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 40                          ;
;         4 data inputs ; 1                           ;
; boundary_port         ; 147                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 208                         ;
;                       ;                             ;
; Max LUT depth         ; 16.30                       ;
; Average LUT depth     ; 4.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Mon Nov 28 16:41:29 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/win_memory.v
    Info (12023): Found entity 1: win_memory File: D:/241/Final_working-READONLY/vga_final/win_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: D:/241/Final_working-READONLY/vga_final/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/241/Final_working-READONLY/vga_final/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: D:/241/Final_working-READONLY/vga_final/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: D:/241/Final_working-READONLY/vga_final/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/start_screen_memory.v
    Info (12023): Found entity 1: start_screen_memory File: D:/241/Final_working-READONLY/vga_final/start_screen_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/start_memory.v
    Info (12023): Found entity 1: start_memory File: D:/241/Final_working-READONLY/vga_final/start_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/lose_memory.v
    Info (12023): Found entity 1: lose_memory File: D:/241/Final_working-READONLY/vga_final/lose_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level4_3lives_memory.v
    Info (12023): Found entity 1: level4_3lives_memory File: D:/241/Final_working-READONLY/vga_final/level4_3lives_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level4_2lives_memory.v
    Info (12023): Found entity 1: level4_2lives_memory File: D:/241/Final_working-READONLY/vga_final/level4_2lives_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level4_1life_memory.v
    Info (12023): Found entity 1: level4_1life_memory File: D:/241/Final_working-READONLY/vga_final/level4_1life_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level3_3lives_memory.v
    Info (12023): Found entity 1: level3_3lives_memory File: D:/241/Final_working-READONLY/vga_final/level3_3lives_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level3_2lives_memory.v
    Info (12023): Found entity 1: level3_2lives_memory File: D:/241/Final_working-READONLY/vga_final/level3_2lives_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level3_1life_memory.v
    Info (12023): Found entity 1: level3_1life_memory File: D:/241/Final_working-READONLY/vga_final/level3_1life_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level2_3lives_memory.v
    Info (12023): Found entity 1: level2_3lives_memory File: D:/241/Final_working-READONLY/vga_final/level2_3lives_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level2_2lives_memory.v
    Info (12023): Found entity 1: level2_2lives_memory File: D:/241/Final_working-READONLY/vga_final/level2_2lives_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level2_1life_memory.v
    Info (12023): Found entity 1: level2_1life_memory File: D:/241/Final_working-READONLY/vga_final/level2_1life_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level1_3lives_memory.v
    Info (12023): Found entity 1: level1_3lives_memory File: D:/241/Final_working-READONLY/vga_final/level1_3lives_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level1_2lives_memory.v
    Info (12023): Found entity 1: level1_2lives_memory File: D:/241/Final_working-READONLY/vga_final/level1_2lives_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_final/level1_1life_memory.v
    Info (12023): Found entity 1: level1_1life_memory File: D:/241/Final_working-READONLY/vga_final/level1_1life_memory.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file vga_final/get_coordinates.v
    Info (12023): Found entity 1: get_coordinates File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 1
    Info (12023): Found entity 2: colour_selector File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/241/Final_working-READONLY/avconf/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file avconf/avconf.v
    Info (12023): Found entity 1: avconf File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: D:/241/Final_working-READONLY/Audio_Controller/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: D:/241/Final_working-READONLY/Audio_Controller/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 19 design units, including 19 entities, in source file piano.v
    Info (12023): Found entity 1: input_handler File: D:/241/Final_working-READONLY/input_handler.v Line: 3
    Info (12023): Found entity 2: input_valid File: D:/241/Final_working-READONLY/input_handler.v Line: 78
    Info (12023): Found entity 3: rotating_register File: D:/241/Final_working-READONLY/input_handler.v Line: 119
    Info (12023): Found entity 4: one_second_counter File: D:/241/Final_working-READONLY/input_handler.v Line: 147
    Info (12023): Found entity 5: one_bit_reg File: D:/241/Final_working-READONLY/input_handler.v Line: 171
    Info (12023): Found entity 6: basic_counter File: D:/241/Final_working-READONLY/input_handler.v Line: 185
    Info (12023): Found entity 7: control_top File: D:/241/Final_working-READONLY/control_top.v Line: 3
    Info (12023): Found entity 8: debug_counter File: D:/241/Final_working-READONLY/control_top.v Line: 232
    Info (12023): Found entity 9: hex_decoder File: D:/241/Final_working-READONLY/hex_decoder.v Line: 1
    Info (12023): Found entity 10: score_check File: D:/241/Final_working-READONLY/score_check.v Line: 1
    Info (12023): Found entity 11: play_stone File: D:/241/Final_working-READONLY/play_stone.v Line: 1
    Info (12023): Found entity 12: go_counter File: D:/241/Final_working-READONLY/play_stone.v Line: 35
    Info (12023): Found entity 13: twentysix_bit_counter File: D:/241/Final_working-READONLY/play_stone.v Line: 71
    Info (12023): Found entity 14: DJ File: D:/241/Final_working-READONLY/DJ.v Line: 1
    Info (12023): Found entity 15: oscillator File: D:/241/Final_working-READONLY/DJ.v Line: 87
    Info (12023): Found entity 16: delay_counter File: D:/241/Final_working-READONLY/DJ.v Line: 118
    Info (12023): Found entity 17: two_to_one_mux_large File: D:/241/Final_working-READONLY/DJ.v Line: 139
    Info (12023): Found entity 18: piano File: D:/241/Final_working-READONLY/piano.v Line: 9
    Info (12023): Found entity 19: Reset_Delay File: D:/241/Final_working-READONLY/piano.v Line: 520
Info (12127): Elaborating entity "piano" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at piano.v(278): object "sound" assigned a value but never read File: D:/241/Final_working-READONLY/piano.v Line: 278
Warning (10230): Verilog HDL assignment warning at piano.v(269): truncated value with size 32 to match size of target (19) File: D:/241/Final_working-READONLY/piano.v Line: 269
Warning (10034): Output port "LEDR[8..6]" at piano.v(157) has no driver File: D:/241/Final_working-READONLY/piano.v Line: 157
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:RST" File: D:/241/Final_working-READONLY/piano.v Line: 88
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: D:/241/Final_working-READONLY/piano.v Line: 108
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: D:/241/Final_working-READONLY/vga_final/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/241/Final_working-READONLY/vga_final/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: D:/241/Final_working-READONLY/vga_final/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pnm1.tdf
    Info (12023): Found entity 1: altsyncram_pnm1 File: D:/241/Final_working-READONLY/db/altsyncram_pnm1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_pnm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: D:/241/Final_working-READONLY/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated|decode_7la:decode2" File: D:/241/Final_working-READONLY/db/altsyncram_pnm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: D:/241/Final_working-READONLY/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated|decode_01a:rden_decode_b" File: D:/241/Final_working-READONLY/db/altsyncram_pnm1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: D:/241/Final_working-READONLY/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_pnm1:auto_generated|mux_ifb:mux3" File: D:/241/Final_working-READONLY/db/altsyncram_pnm1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: D:/241/Final_working-READONLY/vga_final/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/241/Final_working-READONLY/vga_final/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: D:/241/Final_working-READONLY/vga_final/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: D:/241/Final_working-READONLY/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: D:/241/Final_working-READONLY/vga_final/vga_adapter.v Line: 252
Info (12128): Elaborating entity "get_coordinates" for hierarchy "get_coordinates:GET" File: D:/241/Final_working-READONLY/piano.v Line: 127
Warning (10230): Verilog HDL assignment warning at get_coordinates.v(44): truncated value with size 32 to match size of target (15) File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 44
Warning (10230): Verilog HDL assignment warning at get_coordinates.v(46): truncated value with size 32 to match size of target (8) File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 46
Warning (10230): Verilog HDL assignment warning at get_coordinates.v(47): truncated value with size 32 to match size of target (7) File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 47
Warning (10230): Verilog HDL assignment warning at get_coordinates.v(54): truncated value with size 16 to match size of target (15) File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 54
Info (12128): Elaborating entity "colour_selector" for hierarchy "get_coordinates:GET|colour_selector:COL0" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 88
Info (12128): Elaborating entity "start_memory" for hierarchy "get_coordinates:GET|start_memory:MEM0" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 96
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/start_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/start_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/start_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f4g1.tdf
    Info (12023): Found entity 1: altsyncram_f4g1 File: D:/241/Final_working-READONLY/db/altsyncram_f4g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_f4g1" for hierarchy "get_coordinates:GET|start_memory:MEM0|altsyncram:altsyncram_component|altsyncram_f4g1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level1_3lives_memory" for hierarchy "get_coordinates:GET|level1_3lives_memory:MEM1" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level1_3lives_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level1_3lives_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level1_3lives_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Level1_3lives.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vqg1.tdf
    Info (12023): Found entity 1: altsyncram_vqg1 File: D:/241/Final_working-READONLY/db/altsyncram_vqg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_vqg1" for hierarchy "get_coordinates:GET|level1_3lives_memory:MEM1|altsyncram:altsyncram_component|altsyncram_vqg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level1_2lives_memory" for hierarchy "get_coordinates:GET|level1_2lives_memory:MEM2" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 110
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level1_2lives_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level1_2lives_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level1_2lives_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Level1_2lives.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uqg1.tdf
    Info (12023): Found entity 1: altsyncram_uqg1 File: D:/241/Final_working-READONLY/db/altsyncram_uqg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_uqg1" for hierarchy "get_coordinates:GET|level1_2lives_memory:MEM2|altsyncram:altsyncram_component|altsyncram_uqg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level1_1life_memory" for hierarchy "get_coordinates:GET|level1_1life_memory:MEM3" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 117
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level1_1life_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level1_1life_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level1_1life_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Level1_1life.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmg1.tdf
    Info (12023): Found entity 1: altsyncram_qmg1 File: D:/241/Final_working-READONLY/db/altsyncram_qmg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_qmg1" for hierarchy "get_coordinates:GET|level1_1life_memory:MEM3|altsyncram:altsyncram_component|altsyncram_qmg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level2_3lives_memory" for hierarchy "get_coordinates:GET|level2_3lives_memory:MEM4" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 124
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level2_3lives_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level2_3lives_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level2_3lives_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "level2_3lives.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0rg1.tdf
    Info (12023): Found entity 1: altsyncram_0rg1 File: D:/241/Final_working-READONLY/db/altsyncram_0rg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_0rg1" for hierarchy "get_coordinates:GET|level2_3lives_memory:MEM4|altsyncram:altsyncram_component|altsyncram_0rg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level2_2lives_memory" for hierarchy "get_coordinates:GET|level2_2lives_memory:MEM5" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level2_2lives_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level2_2lives_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level2_2lives_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "level2_2lives.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1rg1.tdf
    Info (12023): Found entity 1: altsyncram_1rg1 File: D:/241/Final_working-READONLY/db/altsyncram_1rg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_1rg1" for hierarchy "get_coordinates:GET|level2_2lives_memory:MEM5|altsyncram:altsyncram_component|altsyncram_1rg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level2_1life_memory" for hierarchy "get_coordinates:GET|level2_1life_memory:MEM6" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 138
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level2_1life_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level2_1life_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level2_1life_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "level2_1life.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rmg1.tdf
    Info (12023): Found entity 1: altsyncram_rmg1 File: D:/241/Final_working-READONLY/db/altsyncram_rmg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_rmg1" for hierarchy "get_coordinates:GET|level2_1life_memory:MEM6|altsyncram:altsyncram_component|altsyncram_rmg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level3_3lives_memory" for hierarchy "get_coordinates:GET|level3_3lives_memory:MEM7" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 145
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level3_3lives_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level3_3lives_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level3_3lives_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "level3_3lives.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2rg1.tdf
    Info (12023): Found entity 1: altsyncram_2rg1 File: D:/241/Final_working-READONLY/db/altsyncram_2rg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_2rg1" for hierarchy "get_coordinates:GET|level3_3lives_memory:MEM7|altsyncram:altsyncram_component|altsyncram_2rg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level3_2lives_memory" for hierarchy "get_coordinates:GET|level3_2lives_memory:MEM8" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 152
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level3_2lives_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level3_2lives_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level3_2lives_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "level3_2lives.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3rg1.tdf
    Info (12023): Found entity 1: altsyncram_3rg1 File: D:/241/Final_working-READONLY/db/altsyncram_3rg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_3rg1" for hierarchy "get_coordinates:GET|level3_2lives_memory:MEM8|altsyncram:altsyncram_component|altsyncram_3rg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level3_1life_memory" for hierarchy "get_coordinates:GET|level3_1life_memory:MEM9" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 159
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level3_1life_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level3_1life_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level3_1life_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "level3_1life.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_smg1.tdf
    Info (12023): Found entity 1: altsyncram_smg1 File: D:/241/Final_working-READONLY/db/altsyncram_smg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_smg1" for hierarchy "get_coordinates:GET|level3_1life_memory:MEM9|altsyncram:altsyncram_component|altsyncram_smg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level4_3lives_memory" for hierarchy "get_coordinates:GET|level4_3lives_memory:MEM10" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 166
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level4_3lives_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level4_3lives_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level4_3lives_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "level4_3lives.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4rg1.tdf
    Info (12023): Found entity 1: altsyncram_4rg1 File: D:/241/Final_working-READONLY/db/altsyncram_4rg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_4rg1" for hierarchy "get_coordinates:GET|level4_3lives_memory:MEM10|altsyncram:altsyncram_component|altsyncram_4rg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level4_2lives_memory" for hierarchy "get_coordinates:GET|level4_2lives_memory:MEM11" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 173
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level4_2lives_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level4_2lives_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level4_2lives_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "level4_2lives.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5rg1.tdf
    Info (12023): Found entity 1: altsyncram_5rg1 File: D:/241/Final_working-READONLY/db/altsyncram_5rg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_5rg1" for hierarchy "get_coordinates:GET|level4_2lives_memory:MEM11|altsyncram:altsyncram_component|altsyncram_5rg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "level4_1life_memory" for hierarchy "get_coordinates:GET|level4_1life_memory:MEM12" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 180
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level4_1life_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/level4_1life_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/level4_1life_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "level4_1life.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tmg1.tdf
    Info (12023): Found entity 1: altsyncram_tmg1 File: D:/241/Final_working-READONLY/db/altsyncram_tmg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_tmg1" for hierarchy "get_coordinates:GET|level4_1life_memory:MEM12|altsyncram:altsyncram_component|altsyncram_tmg1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "win_memory" for hierarchy "get_coordinates:GET|win_memory:MEM13" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 187
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/win_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/win_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/win_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "uwon.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a1g1.tdf
    Info (12023): Found entity 1: altsyncram_a1g1 File: D:/241/Final_working-READONLY/db/altsyncram_a1g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_a1g1" for hierarchy "get_coordinates:GET|win_memory:MEM13|altsyncram:altsyncram_component|altsyncram_a1g1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "lose_memory" for hierarchy "get_coordinates:GET|lose_memory:MEM14" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 194
Info (12128): Elaborating entity "altsyncram" for hierarchy "get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/lose_memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component" File: D:/241/Final_working-READONLY/vga_final/lose_memory.v Line: 85
Info (12133): Instantiated megafunction "get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/lose_memory.v Line: 85
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ulost.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o4g1.tdf
    Info (12023): Found entity 1: altsyncram_o4g1 File: D:/241/Final_working-READONLY/db/altsyncram_o4g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_o4g1" for hierarchy "get_coordinates:GET|lose_memory:MEM14|altsyncram:altsyncram_component|altsyncram_o4g1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DJ" for hierarchy "DJ:mixdat" File: D:/241/Final_working-READONLY/piano.v Line: 258
Info (12128): Elaborating entity "oscillator" for hierarchy "DJ:mixdat|oscillator:oc1" File: D:/241/Final_working-READONLY/DJ.v Line: 38
Info (12128): Elaborating entity "two_to_one_mux_large" for hierarchy "DJ:mixdat|oscillator:oc1|two_to_one_mux_large:mybigmux" File: D:/241/Final_working-READONLY/DJ.v Line: 106
Info (12128): Elaborating entity "delay_counter" for hierarchy "DJ:mixdat|oscillator:oc1|delay_counter:count" File: D:/241/Final_working-READONLY/DJ.v Line: 113
Warning (10230): Verilog HDL assignment warning at DJ.v(135): truncated value with size 32 to match size of target (20) File: D:/241/Final_working-READONLY/DJ.v Line: 135
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller" File: D:/241/Final_working-READONLY/piano.v Line: 322
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: D:/241/Final_working-READONLY/Audio_Controller/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: D:/241/Final_working-READONLY/Audio_Controller/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: D:/241/Final_working-READONLY/Audio_Controller/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: D:/241/Final_working-READONLY/db/scfifo_7ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: D:/241/Final_working-READONLY/db/a_dpfifo_q2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: D:/241/Final_working-READONLY/db/scfifo_7ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: D:/241/Final_working-READONLY/db/a_dpfifo_q2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: D:/241/Final_working-READONLY/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/241/Final_working-READONLY/db/a_dpfifo_q2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: D:/241/Final_working-READONLY/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: D:/241/Final_working-READONLY/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: D:/241/Final_working-READONLY/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: D:/241/Final_working-READONLY/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: D:/241/Final_working-READONLY/db/a_dpfifo_q2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/241/Final_working-READONLY/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: D:/241/Final_working-READONLY/db/a_dpfifo_q2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: D:/241/Final_working-READONLY/Audio_Controller/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: D:/241/Final_working-READONLY/Audio_Controller/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: D:/241/Final_working-READONLY/Audio_Controller/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: D:/241/Final_working-READONLY/Audio_Controller/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: D:/241/Final_working-READONLY/Audio_Controller/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: D:/241/Final_working-READONLY/db/audio_clock_altpll.v Line: 30
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: D:/241/Final_working-READONLY/piano.v Line: 329
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (16) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 136
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130) File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: D:/241/Final_working-READONLY/avconf/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: D:/241/Final_working-READONLY/avconf/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: D:/241/Final_working-READONLY/avconf/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "control_top" for hierarchy "control_top:controller" File: D:/241/Final_working-READONLY/piano.v Line: 359
Info (12128): Elaborating entity "debug_counter" for hierarchy "control_top:controller|debug_counter:help" File: D:/241/Final_working-READONLY/control_top.v Line: 37
Info (12128): Elaborating entity "input_handler" for hierarchy "input_handler:channel_1" File: D:/241/Final_working-READONLY/piano.v Line: 375
Info (12128): Elaborating entity "basic_counter" for hierarchy "input_handler:channel_1|basic_counter:r_we_there_yet" File: D:/241/Final_working-READONLY/input_handler.v Line: 30
Warning (10230): Verilog HDL assignment warning at input_handler.v(201): truncated value with size 32 to match size of target (6) File: D:/241/Final_working-READONLY/input_handler.v Line: 201
Info (12128): Elaborating entity "rotating_register" for hierarchy "input_handler:channel_1|rotating_register:myreg" File: D:/241/Final_working-READONLY/input_handler.v Line: 39
Warning (10034): Output port "done" at input_handler.v(127) has no driver File: D:/241/Final_working-READONLY/input_handler.v Line: 127
Info (12128): Elaborating entity "one_bit_reg" for hierarchy "input_handler:channel_1|one_bit_reg:read_only_reg" File: D:/241/Final_working-READONLY/input_handler.v Line: 47
Info (12128): Elaborating entity "one_second_counter" for hierarchy "input_handler:channel_1|one_second_counter:mycounter" File: D:/241/Final_working-READONLY/input_handler.v Line: 62
Info (12128): Elaborating entity "input_valid" for hierarchy "input_handler:channel_1|input_valid:validator" File: D:/241/Final_working-READONLY/input_handler.v Line: 71
Info (12128): Elaborating entity "score_check" for hierarchy "score_check:checker" File: D:/241/Final_working-READONLY/piano.v Line: 451
Info (12128): Elaborating entity "play_stone" for hierarchy "play_stone:stone" File: D:/241/Final_working-READONLY/piano.v Line: 464
Info (12128): Elaborating entity "go_counter" for hierarchy "play_stone:stone|go_counter:gocounter" File: D:/241/Final_working-READONLY/play_stone.v Line: 30
Info (12128): Elaborating entity "twentysix_bit_counter" for hierarchy "play_stone:stone|go_counter:gocounter|twentysix_bit_counter:two_six_bitcounter" File: D:/241/Final_working-READONLY/play_stone.v Line: 58
Warning (10230): Verilog HDL assignment warning at play_stone.v(85): truncated value with size 32 to match size of target (26) File: D:/241/Final_working-READONLY/play_stone.v Line: 85
Warning (12125): Using design file level_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: level_mux File: D:/241/Final_working-READONLY/level_mux.v Line: 1
Info (12128): Elaborating entity "level_mux" for hierarchy "level_mux:lelmux" File: D:/241/Final_working-READONLY/piano.v Line: 481
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h0" File: D:/241/Final_working-READONLY/piano.v Line: 490
Warning (12020): Port "user_input" on the entity instantiation of "validator" is connected to a signal of width 6. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/241/Final_working-READONLY/input_handler.v Line: 71
Warning (12020): Port "user_input" on the entity instantiation of "validator" is connected to a signal of width 6. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/241/Final_working-READONLY/input_handler.v Line: 71
Warning (12020): Port "user_input" on the entity instantiation of "validator" is connected to a signal of width 6. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/241/Final_working-READONLY/input_handler.v Line: 71
Warning (12020): Port "user_input" on the entity instantiation of "validator" is connected to a signal of width 6. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/241/Final_working-READONLY/input_handler.v Line: 71
Warning (12020): Port "user_input" on the entity instantiation of "validator" is connected to a signal of width 6. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/241/Final_working-READONLY/input_handler.v Line: 71
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 38
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 68
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 98
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 128
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 158
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 188
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 218
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 248
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 278
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 308
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 338
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 368
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 398
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 428
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 458
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 488
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 518
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 548
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 578
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 608
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 638
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 668
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 698
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 728
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 758
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 788
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 818
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 848
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 878
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 908
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 938
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 968
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 38
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 68
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 98
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 128
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 158
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 188
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 218
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 248
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 278
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 308
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 338
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 368
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 398
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 428
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 458
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 488
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 518
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 548
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 578
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 608
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 638
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 668
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 698
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 728
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 758
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 788
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 818
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 848
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 878
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 908
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 938
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: D:/241/Final_working-READONLY/db/altsyncram_n3i1.tdf Line: 968
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "get_coordinates:GET|Mod0" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "get_coordinates:GET|Div0" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 47
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|lpm_divide:Mod0" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 46
Info (12133): Instantiated megafunction "get_coordinates:GET|lpm_divide:Mod0" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf
    Info (12023): Found entity 1: lpm_divide_q3m File: D:/241/Final_working-READONLY/db/lpm_divide_q3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: D:/241/Final_working-READONLY/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: D:/241/Final_working-READONLY/db/alt_u_div_00f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "get_coordinates:GET|lpm_divide:Div0" File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 47
Info (12133): Instantiated megafunction "get_coordinates:GET|lpm_divide:Div0" with the following parameter: File: D:/241/Final_working-READONLY/vga_final/get_coordinates.v Line: 47
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf
    Info (12023): Found entity 1: lpm_divide_nbm File: D:/241/Final_working-READONLY/db/lpm_divide_nbm.tdf Line: 25
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch avconf:avc|LUT_DATA[15] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[14] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[11] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[10] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[4] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[3] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[3] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[7] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[0] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[13] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[12] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[9] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[8] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[2] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[1] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[6] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[1] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[5] has unsafe behavior File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: D:/241/Final_working-READONLY/avconf/avconf.v Line: 97
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 157
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 157
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 157
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: D:/241/Final_working-READONLY/piano.v Line: 158
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: D:/241/Final_working-READONLY/piano.v Line: 69
Info (286030): Timing-Driven Synthesis is running
Info (17049): 82 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/241/Final_working-READONLY/output_files/piano.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/241/Final_working-READONLY/db/audio_clock_altpll.v Line: 63
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/241/Final_working-READONLY/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance vga_pll:newclock|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/241/Final_working-READONLY/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 43 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/241/Final_working-READONLY/piano.v Line: 140
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/241/Final_working-READONLY/piano.v Line: 140
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/241/Final_working-READONLY/piano.v Line: 140
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/241/Final_working-READONLY/piano.v Line: 140
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/241/Final_working-READONLY/piano.v Line: 140
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/241/Final_working-READONLY/piano.v Line: 140
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/241/Final_working-READONLY/piano.v Line: 140
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/241/Final_working-READONLY/piano.v Line: 140
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/241/Final_working-READONLY/piano.v Line: 140
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/241/Final_working-READONLY/piano.v Line: 139
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/241/Final_working-READONLY/piano.v Line: 139
    Warning (15610): No output dependent on input pin "GPIO_0[1]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[3]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[5]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[7]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[8]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[9]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[11]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[13]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[14]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[15]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[16]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[17]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[18]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[19]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[20]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[21]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[22]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[23]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[24]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[25]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[26]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[27]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[28]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[29]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[30]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[31]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[32]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[33]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[34]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "GPIO_0[35]" File: D:/241/Final_working-READONLY/piano.v Line: 136
    Warning (15610): No output dependent on input pin "CLOCK_27" File: D:/241/Final_working-READONLY/piano.v Line: 138
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/241/Final_working-READONLY/piano.v Line: 142
Info (21057): Implemented 1847 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 53 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1489 logic cells
    Info (21064): Implemented 208 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings
    Info: Peak virtual memory: 942 megabytes
    Info: Processing ended: Mon Nov 28 16:41:53 2016
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/241/Final_working-READONLY/output_files/piano.map.smsg.


