EESchema Schematic File Version 2  date Saturday, March 23, 2013 11:24:01 AM
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:contrib
LIBS:ddr2_sdram_sodimm
LIBS:ep4ce30f29
LIBS:tusb1310a
LIBS:samtec_qth-090-d
LIBS:mic5207-bm5
LIBS:quartzcms4_ground
LIBS:lpc11u1x
LIBS:gsg-microusb
LIBS:pnp_sot23
LIBS:main_board-cache
EELAYER 25  0
EELAYER END
$Descr A3 16535 11700
encoding utf-8
Sheet 1 16
Title "Daisho Project Main Board"
Date "23 mar 2013"
Rev "0"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright Â© 2013 Jared Boone"
Comment2 "License: GNU General Public License, version 2"
Comment3 ""
Comment4 ""
$EndDescr
Connection ~ 9500 6500
Wire Wire Line
	11000 3400 11200 3400
Wire Wire Line
	11200 3400 11200 3800
Wire Wire Line
	11200 3800 9500 3800
Wire Wire Line
	9500 3800 9500 7200
Wire Wire Line
	9300 9100 9800 9100
Wire Wire Line
	9300 8900 9800 8900
Wire Wire Line
	9300 8500 9800 8500
Wire Wire Line
	9300 8300 9800 8300
Wire Wire Line
	9300 8100 9800 8100
Wire Wire Line
	9300 7800 9800 7800
Wire Wire Line
	9300 7600 9800 7600
Connection ~ 9600 7300
Wire Wire Line
	9800 6600 9600 6600
Connection ~ 11200 7200
Wire Wire Line
	11200 7200 11200 7600
Wire Wire Line
	11200 7600 11000 7600
Wire Wire Line
	11500 7200 9300 7200
Wire Wire Line
	11500 4300 9000 4300
Wire Wire Line
	11000 6900 11500 6900
Wire Wire Line
	11000 6700 11500 6700
Wire Wire Line
	11000 6500 11500 6500
Wire Wire Line
	11000 6000 11500 6000
Connection ~ 2700 4000
Wire Wire Line
	2700 4000 2700 3600
Wire Wire Line
	2700 3600 4200 3600
Wire Wire Line
	2100 3200 2900 3200
Wire Wire Line
	11000 1700 11300 1700
Wire Wire Line
	11300 1700 11300 1100
Wire Wire Line
	11300 1100 7900 1100
Connection ~ 7900 1700
Wire Wire Line
	7900 1100 7900 1700
Wire Wire Line
	8200 1700 2700 1700
Wire Wire Line
	2700 1700 2700 2000
Wire Wire Line
	2700 2000 2100 2000
Wire Wire Line
	7800 3200 8200 3200
Wire Wire Line
	7800 3000 8200 3000
Wire Bus Line
	9400 2500 9800 2500
Wire Bus Line
	9400 2300 9800 2300
Wire Bus Line
	11000 4700 11500 4700
Wire Bus Line
	11000 5900 11500 5900
Wire Bus Line
	6100 6000 5700 6000
Wire Wire Line
	6100 6500 5700 6500
Wire Wire Line
	6100 6300 5700 6300
Wire Wire Line
	6100 6100 5700 6100
Wire Wire Line
	6100 5600 5700 5600
Wire Wire Line
	6100 5000 5700 5000
Wire Bus Line
	5700 5300 6100 5300
Wire Wire Line
	5700 5100 6100 5100
Wire Bus Line
	5700 3000 6100 3000
Wire Wire Line
	2100 4300 2900 4300
Wire Wire Line
	2900 4000 2100 4000
Wire Wire Line
	2100 3300 2900 3300
Wire Wire Line
	5700 3200 6100 3200
Wire Bus Line
	5700 3300 6100 3300
Wire Wire Line
	9400 1900 9800 1900
Wire Wire Line
	9400 1600 9800 1600
Wire Wire Line
	9400 1500 9800 1500
Wire Wire Line
	9800 2000 9400 2000
Wire Bus Line
	5700 3400 6100 3400
Wire Wire Line
	5700 3500 6100 3500
Wire Wire Line
	2100 1800 2500 1800
Wire Wire Line
	2900 3800 2100 3800
Wire Wire Line
	2900 4100 2100 4100
Wire Wire Line
	2900 4400 2100 4400
Wire Bus Line
	5700 2900 6100 2900
Wire Wire Line
	5700 2800 6100 2800
Wire Wire Line
	5700 5200 6100 5200
Wire Wire Line
	5700 4900 6100 4900
Wire Wire Line
	5700 5500 6100 5500
Wire Wire Line
	5700 5800 6100 5800
Wire Wire Line
	5700 6200 6100 6200
Wire Wire Line
	5700 6400 6100 6400
Wire Bus Line
	5700 5900 6100 5900
Wire Bus Line
	5700 5400 6100 5400
Wire Bus Line
	11000 5300 11500 5300
Wire Bus Line
	9400 2400 9800 2400
Wire Wire Line
	8200 1500 2500 1500
Wire Wire Line
	2500 1500 2500 1800
Wire Wire Line
	7800 2800 8200 2800
Wire Wire Line
	7800 3100 8200 3100
Wire Bus Line
	7800 2900 8200 2900
Wire Wire Line
	11000 1500 11200 1500
Wire Wire Line
	11200 1500 11200 1200
Wire Wire Line
	11200 1200 8000 1200
Wire Wire Line
	8000 1200 8000 1500
Connection ~ 8000 1500
Wire Wire Line
	2100 1900 2600 1900
Wire Wire Line
	2600 1900 2600 1000
Wire Wire Line
	2600 1000 11400 1000
Wire Wire Line
	11400 1000 11400 1600
Wire Wire Line
	11400 1600 11000 1600
Wire Wire Line
	2100 3100 2900 3100
Wire Wire Line
	11000 5400 11500 5400
Wire Wire Line
	11500 4800 11000 4800
Wire Wire Line
	11000 6600 11500 6600
Wire Wire Line
	11000 6800 11500 6800
Wire Wire Line
	11500 4200 9000 4200
Wire Wire Line
	11500 4400 9000 4400
Wire Wire Line
	11500 7300 9300 7300
Wire Wire Line
	11000 7700 11300 7700
Wire Wire Line
	11300 7700 11300 7300
Connection ~ 11300 7300
Wire Wire Line
	9500 6500 9800 6500
Connection ~ 9500 7200
Wire Wire Line
	9300 7700 9800 7700
Wire Wire Line
	9300 7900 9800 7900
Wire Wire Line
	9300 8200 9800 8200
Wire Wire Line
	9300 8400 9800 8400
Wire Wire Line
	9300 8800 9800 8800
Wire Wire Line
	9300 9000 9800 9000
Wire Wire Line
	9600 7300 9600 3900
Wire Wire Line
	9600 3900 11100 3900
Wire Wire Line
	11100 3900 11100 3500
Wire Wire Line
	11100 3500 11000 3500
Connection ~ 9600 6600
$Sheet
S 8100 7100 1200 2100
U 5148D8EF
F0 "microcontroller" 60
F1 "microcontroller.sch" 60
F2 "FPGA_TDO" I R 9300 7800 60 
F3 "FPGA_TMS" O R 9300 7900 60 
F4 "FPGA_TCK" O R 9300 7600 60 
F5 "FPGA_TDI" O R 9300 7700 60 
F6 "VCC" I L 8100 7200 60 
F7 "FPGA_NCONFIG" O R 9300 8100 60 
F8 "FPGA_DCLK" O R 9300 8200 60 
F9 "FPGA_DATA0" O R 9300 8300 60 
F10 "FPGA_NSTATUS" I R 9300 8400 60 
F11 "FPGA_CONF_DONE" I L 8100 8600 60 
F12 "FPGA_NCE" O R 9300 8500 60 
F13 "I2C_SDA" B R 9300 7300 60 
F14 "I2C_SCL" O R 9300 7200 60 
F15 "SPI_MISO" I R 9300 9100 60 
F16 "SPI_MOSI" O R 9300 9000 60 
F17 "SPI_CS#" O R 9300 8900 60 
F18 "SPI_SCLK" O R 9300 8800 60 
$EndSheet
$Sheet
S 9800 5200 1200 300 
U 5138E12B
F0 "fpga_front_end_bank_0" 60
F1 "fpga_front_end_bank_0.sch" 60
F2 "D[51..0]" B R 11000 5300 60 
F3 "VCCIO" I R 11000 5400 60 
$EndSheet
$Sheet
S 9800 7500 1200 1700
U 5129C23F
F0 "fpga_configuration" 60
F1 "fpga_configuration.sch" 60
F2 "VCCIO" I R 11000 8900 60 
F3 "FPGA_NCE" I L 9800 8500 60 
F4 "FPGA_TDO" O L 9800 7800 60 
F5 "FPGA_TMS" I L 9800 7900 60 
F6 "FPGA_TCK" I L 9800 7600 60 
F7 "FPGA_TDI" I L 9800 7700 60 
F8 "FPGA_NSTATUS" B L 9800 8400 60 
F9 "FPGA_NCONFIG" I L 9800 8100 60 
F10 "FPGA_DCLK" I L 9800 8200 60 
F11 "FPGA_DATA0" I L 9800 8300 60 
F12 "SPI_MISO" O L 9800 9100 60 
F13 "SPI_MOSI" I L 9800 9000 60 
F14 "SPI_CS#" I L 9800 8900 60 
F15 "SPI_SCLK" I L 9800 8800 60 
F16 "I2C_SDA" B R 11000 7700 60 
F17 "I2C_SCL" O R 11000 7600 60 
$EndSheet
$Sheet
S 11500 4100 1200 3300
U 5138E240
F0 "front_end" 60
F1 "front_end.sch" 60
F2 "FE_B[51..0]" B L 11500 5300 60 
F3 "FE_C[51..0]" B L 11500 5900 60 
F4 "FE_CLKB_N" I L 11500 6800 60 
F5 "FE_CLKB_P" I L 11500 6700 60 
F6 "FE_CLKSRC" O L 11500 6900 60 
F7 "FE_CLKA_N" I L 11500 6600 60 
F8 "FE_CLKA_P" I L 11500 6500 60 
F9 "FE_VCCIO_B" O L 11500 5400 60 
F10 "FE_VCCIO_C" O L 11500 6000 60 
F11 "FE_VRAW" B L 11500 4200 60 
F12 "FE_V1P8" I L 11500 4400 60 
F13 "FE_I2C_SDA" B L 11500 7300 60 
F14 "FE_I2C_SCL" I L 11500 7200 60 
F15 "FE_V3P3" I L 11500 4300 60 
F16 "FE_A[41..0]" B L 11500 4700 60 
F17 "FE_VCCIO_A" O L 11500 4800 60 
$EndSheet
$Sheet
S 9800 6400 1200 600 
U 514BB3A7
F0 "clock_generator" 60
F1 "clock_generator.sch" 60
F2 "FE_CLKSRC" I R 11000 6900 60 
F3 "FE_CLKB_N" O R 11000 6800 60 
F4 "FE_CLKB_P" O R 11000 6700 60 
F5 "FE_CLKA_N" O R 11000 6600 60 
F6 "FE_CLKA_P" O R 11000 6500 60 
F7 "I2C_SDA" B L 9800 6600 60 
F8 "I2C_SCK" I L 9800 6500 60 
$EndSheet
$Sheet
S 9800 1400 1200 2200
U 50FA09AE
F0 "ddr2" 50
F1 "ddr2.sch" 50
F2 "CK#1" I L 9800 2000 60 
F3 "CK1" I L 9800 1900 60 
F4 "CK#0" I L 9800 1600 60 
F5 "CK0" I L 9800 1500 60 
F6 "DQ[63..0]" B L 9800 2300 60 
F7 "DM[7..0]" I L 9800 2500 60 
F8 "DQS[7..0]" B L 9800 2400 60 
F9 "SA[1..0]" I R 11000 2800 60 
F10 "SDA" B R 11000 3500 60 
F11 "SCL" I R 11000 3400 60 
F12 "ODT[1..0]" I L 9800 3500 60 
F13 "S#[3..0]" I L 9800 3400 60 
F14 "WE#" I L 9800 3200 60 
F15 "CAS#" I L 9800 3100 60 
F16 "RAS#" I L 9800 3000 60 
F17 "CKE1" I L 9800 2100 60 
F18 "CKE0" I L 9800 1700 60 
F19 "A[15..0]" I L 9800 2800 60 
F20 "BA[2..0]" I L 9800 2700 60 
F21 "VCC_CORE" I R 11000 1500 60 
F22 "VCC_SPD" I R 11000 1600 60 
F23 "VREF" I R 11000 1700 60 
$EndSheet
$Sheet
S 2900 3000 1000 400 
U 510239FC
F0 "fpga_power" 60
F1 "fpga_power.sch" 60
F2 "VCCD_PLL" I L 2900 3200 60 
F3 "VCCINT" I L 2900 3300 60 
F4 "VCCA" I L 2900 3100 60 
$EndSheet
$Sheet
S 4200 2700 1500 3900
U 5129BCC5
F0 "fpga_usb0" 60
F1 "fpga_usb0.sch" 60
F2 "USB0_PIPE_RX_VALID" I R 5700 3500 60 
F3 "USB0_PIPE_RX_DATAK[1..0]" I R 5700 3400 60 
F4 "USB0_PIPE_RX_DATA[15..0]" I R 5700 3300 60 
F5 "USB0_PIPE_PCLK" I R 5700 3200 60 
F6 "USB0_PIPE_TX_DATAK[1..0]" O R 5700 3000 60 
F7 "USB0_PIPE_TX_DATA[15..0]" O R 5700 2900 60 
F8 "USB0_PIPE_TX_CLK" O R 5700 2800 60 
F9 "USB0_TX_ELECIDLE" O R 5700 5100 60 
F10 "USB0_RX_ELECIDLE" B R 5700 5200 60 
F11 "USB0_RX_STATUS[2..0]" I R 5700 5300 60 
F12 "FPGA_CONF_DONE" O L 4200 4600 60 
F13 "USB0_ELAS_BUF_MODE" O R 5700 6500 60 
F14 "USB0_RATE" O R 5700 6400 60 
F15 "USB0_RX_TERMINATION" O R 5700 6300 60 
F16 "USB0_RX_POLARITY" O R 5700 6200 60 
F17 "USB0_TX_SWING" O R 5700 6100 60 
F18 "USB0_TX_MARGIN[2..0]" O R 5700 6000 60 
F19 "USB0_TX_DEEMPH[1..0]" O R 5700 5900 60 
F20 "USB0_TX_ONESZEROS" O R 5700 5800 60 
F21 "USB0_PWRPRESENT" I R 5700 5600 60 
F22 "USB0_PHY_STATUS" B R 5700 5500 60 
F23 "USB0_POWERDOWN[1..0]" O R 5700 5400 60 
F24 "USB0_TX_DETRX_LPBK" O R 5700 5000 60 
F25 "USB0_PHY_RESETN" O R 5700 4900 60 
F26 "VCCIO" I L 4200 3600 60 
$EndSheet
$Sheet
S 8200 1400 1200 2200
U 5101C6D6
F0 "fpga_ddr2" 60
F1 "fpga_ddr2.sch" 60
F2 "DDR2_DQS[7..0]" B R 9400 2400 60 
F3 "DDR2_DM[7..0]" O R 9400 2500 60 
F4 "DDR2_CK#0" O R 9400 1600 60 
F5 "DDR2_CK0" O R 9400 1500 60 
F6 "DDR2_CK#1" O R 9400 2000 60 
F7 "DDR2_CK1" O R 9400 1900 60 
F8 "DDR2_DQ[63..0]" B R 9400 2300 60 
F9 "VCCIO" I L 8200 1500 60 
F10 "ULPI_DATA[7..0]" B L 8200 2900 60 
F11 "ULPI_NXT" I L 8200 3200 60 
F12 "ULPI_DIR" I L 8200 3000 60 
F13 "ULPI_STP" O L 8200 3100 60 
F14 "ULPI_CLK" I L 8200 2800 60 
F15 "DDR2_VREF" I L 8200 1700 60 
$EndSheet
$Sheet
S 9800 5800 1200 300 
U 5138E160
F0 "fpga_front_end_bank_1" 60
F1 "fpga_front_end_bank_1.sch" 60
F2 "D[51..0]" B R 11000 5900 60 
F3 "VCCIO" I R 11000 6000 60 
$EndSheet
$Sheet
S 9800 4600 1200 300 
U 51394328
F0 "fpga_front_end_misc" 60
F1 "fpga_front_end_misc.sch" 60
F2 "VCCIO" I R 11000 4800 60 
F3 "D[41..0]" B R 11000 4700 60 
$EndSheet
$Sheet
S 6100 2700 1700 900 
U 5109FB2D
F0 "usb0_interfaces" 60
F1 "usb0_interfaces.sch" 60
F2 "RX_VALID" O L 6100 3500 60 
F3 "RX_DATAK[1..0]" O L 6100 3400 60 
F4 "RX_DATA[15..0]" O L 6100 3300 60 
F5 "PCLK" O L 6100 3200 60 
F6 "TX_CLK" I L 6100 2800 60 
F7 "TX_DATA[15..0]" I L 6100 2900 60 
F8 "TX_DATAK[1..0]" I L 6100 3000 60 
F9 "ULPI_NXT" O R 7800 3200 60 
F10 "ULPI_DIR" O R 7800 3000 60 
F11 "ULPI_CLK" O R 7800 2800 60 
F12 "ULPI_STP" I R 7800 3100 60 
F13 "ULPI_DATA[7..0]" B R 7800 2900 60 
$EndSheet
$Sheet
S 6100 4500 1300 2100
U 510A0455
F0 "usb0_configuration" 60
F1 "usb0_configuration.sch" 60
F2 "OUT_ENABLE" I L 6100 4700 60 
F3 "RESET#" I L 6100 4600 60 
F4 "ELAS_BUF_MODE" I L 6100 6500 60 
F5 "RATE" I L 6100 6400 60 
F6 "RX_TERMINATION" I L 6100 6300 60 
F7 "RX_POLARITY" I L 6100 6200 60 
F8 "TX_SWING" I L 6100 6100 60 
F9 "TX_MARGIN[2..0]" I L 6100 6000 60 
F10 "TX_DEEMPH[1..0]" I L 6100 5900 60 
F11 "TX_ONESZEROS" I L 6100 5800 60 
F12 "POWERPRESENT" O L 6100 5600 60 
F13 "PHY_STATUS" B L 6100 5500 60 
F14 "POWER_DOWN[1..0]" I L 6100 5400 60 
F15 "RX_STATUS[2..0]" O L 6100 5300 60 
F16 "RX_ELECIDLE" B L 6100 5200 60 
F17 "TX_ELECIDLE" I L 6100 5100 60 
F18 "TX_DETRX_LPBK" I L 6100 5000 60 
F19 "PHY_RESET#" I L 6100 4900 60 
$EndSheet
$Sheet
S 2900 3700 1000 800 
U 5109F714
F0 "usb0_power" 60
F1 "usb0_power.sch" 60
F2 "VDDA1P1" I L 2900 4400 60 
F3 "VDDA1P8" I L 2900 4100 60 
F4 "VDDA3P3" I L 2900 3800 60 
F5 "VDD1P1" I L 2900 4300 60 
F6 "VDD1P8" I L 2900 4000 60 
$EndSheet
$Sheet
S 900  1700 1200 2850
U 510B2194
F0 "power_ldo" 60
F1 "power_ldo.sch" 60
F2 "DDR2_1V8" O R 2100 1800 60 
F3 "DDR2_VREF" O R 2100 2000 60 
F4 "DDR2_VCCSPD" O R 2100 1900 60 
F5 "FPGA_VCCINT" O R 2100 3300 60 
F6 "FPGA_VCCD_PLL" O R 2100 3200 60 
F7 "FPGA_VCCA" O R 2100 3100 60 
F8 "USB_VDD1P1" O R 2100 4300 60 
F9 "USB_VDDA1P1" O R 2100 4400 60 
F10 "USB_VDDA3P3" O R 2100 3800 60 
F11 "USB_VDD1P8" O R 2100 4000 60 
F12 "USB_VDDA1P8" O R 2100 4100 60 
$EndSheet
$EndSCHEMATC
