// Seed: 3847536269
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5
    , id_7
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_12 = 32'd26,
    parameter id_13 = 32'd72,
    parameter id_16 = 32'd36,
    parameter id_17 = 32'd11
) (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri id_3,
    input tri id_4,
    output supply1 id_5,
    input uwire id_6,
    output wor id_7
    , id_10,
    output wor id_8
);
  wire  id_11;
  defparam id_12.id_13 = 1;
  uwire id_14 = 1;
  assign id_11 = id_10;
  wire id_15;
  module_0(
      id_7, id_5, id_6, id_4, id_8, id_0
  );
  if (1) begin
    defparam id_16.id_17 = id_17;
    wire id_18;
  end
endmodule
