{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728312860292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728312860292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 21:54:20 2024 " "Processing started: Mon Oct 07 21:54:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728312860292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312860292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312860292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728312860569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728312860569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 4 2 " "Found 4 design units, including 2 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-data_flow " "Found design unit 1: full_adder-data_flow" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867380 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add_gen-data_flow " "Found design unit 2: add_gen-data_flow" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867380 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867380 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_gen " "Found entity 2: add_gen" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-data_flow " "Found design unit 1: full_sub-data_flow" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sub_gen-data_flow " "Found design unit 2: sub_gen-data_flow" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867383 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867383 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_gen " "Found entity 2: sub_gen" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplication-Behave " "Found design unit 1: Multiplication-Behave" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867384 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-Behavioral " "Found design unit 1: main-Behavioral" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867386 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-Behave " "Found design unit 1: division-Behave" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867387 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segmen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segmen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7_segmen-data_process " "Found design unit 1: BCD_to_7_segmen-data_process" {  } { { "BCD_to_7_segmen.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/BCD_to_7_segmen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867388 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7_segmen " "Found entity 1: BCD_to_7_segmen" {  } { { "BCD_to_7_segmen.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/BCD_to_7_segmen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file result_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_to_BCD-Behavioral " "Found design unit 1: result_to_BCD-Behavioral" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867390 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_to_BCD " "Found entity 1: result_to_BCD" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-converter " "Found design unit 1: top_level-converter" {  } { { "top_level.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867392 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_to_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_to_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_to_box-Behavioral " "Found design unit 1: mux_to_box-Behavioral" {  } { { "mux_to_box.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_box.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867393 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_to_box " "Found entity 1: mux_to_box" {  } { { "mux_to_box.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_box.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_to_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_to_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_to_mux-Behavioral " "Found design unit 1: mux_to_mux-Behavioral" {  } { { "mux_to_mux.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867394 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_to_mux " "Found entity 1: mux_to_mux" {  } { { "mux_to_mux.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312867394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728312867418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_div_Q top_level.vhd(40) " "Verilog HDL or VHDL warning at top_level.vhd(40): object \"result_div_Q\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728312867419 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_out top_level.vhd(41) " "Verilog HDL or VHDL warning at top_level.vhd(41): object \"sign_out\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728312867419 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "main main:main A:behavioral " "Elaborating entity \"main\" using architecture \"A:behavioral\" for hierarchy \"main:main\"" {  } { { "top_level.vhd" "main" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_to_box mux_to_box:mux_2 A:behavioral " "Elaborating entity \"mux_to_box\" using architecture \"A:behavioral\" for hierarchy \"mux_to_box:mux_2\"" {  } { { "top_level.vhd" "mux_2" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_to_mux mux_to_mux:mux_4 A:behavioral " "Elaborating entity \"mux_to_mux\" using architecture \"A:behavioral\" for hierarchy \"mux_to_mux:mux_4\"" {  } { { "top_level.vhd" "mux_4" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add_gen add_gen:add A:data_flow " "Elaborating entity \"add_gen\" using architecture \"A:data_flow\" for hierarchy \"add_gen:add\"" {  } { { "top_level.vhd" "add" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867474 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sum\[19..10\] add.vhd(29) " "Using initial value X (don't care) for net \"sum\[19..10\]\" at add.vhd(29)" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867475 "|top_level|add_gen:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder add_gen:add\|full_adder:\\adder:0:L0:FA_i A:data_flow " "Elaborating entity \"full_adder\" using architecture \"A:data_flow\" for hierarchy \"add_gen:add\|full_adder:\\adder:0:L0:FA_i\"" {  } { { "add.vhd" "\\adder:0:L0:FA_i" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sub_gen sub_gen:sub A:data_flow " "Elaborating entity \"sub_gen\" using architecture \"A:data_flow\" for hierarchy \"sub_gen:sub\"" {  } { { "top_level.vhd" "sub" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867485 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sum\[19..10\] sub.vhd(29) " "Using initial value X (don't care) for net \"sum\[19..10\]\" at sub.vhd(29)" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867487 "|top_level|sub_gen:sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_sub sub_gen:sub\|full_sub:\\adder:0:L0:FA_i A:data_flow " "Elaborating entity \"full_sub\" using architecture \"A:data_flow\" for hierarchy \"sub_gen:sub\|full_sub:\\adder:0:L0:FA_i\"" {  } { { "sub.vhd" "\\adder:0:L0:FA_i" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiplication Multiplication:multi A:behave " "Elaborating entity \"Multiplication\" using architecture \"A:behave\" for hierarchy \"Multiplication:multi\"" {  } { { "top_level.vhd" "multi" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867505 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_ex muti.vhd(30) " "VHDL Process Statement warning at muti.vhd(30): inferring latch(es) for signal or variable \"A_ex\", which holds its previous value in one or more paths through the process" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312867509 "|top_level|Multiplication:multi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_ex muti.vhd(30) " "VHDL Process Statement warning at muti.vhd(30): inferring latch(es) for signal or variable \"B_ex\", which holds its previous value in one or more paths through the process" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312867509 "|top_level|Multiplication:multi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign_iex muti.vhd(52) " "VHDL Process Statement warning at muti.vhd(52): inferring latch(es) for signal or variable \"sign_iex\", which holds its previous value in one or more paths through the process" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312867510 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_iex muti.vhd(52) " "Inferred latch for \"sign_iex\" at muti.vhd(52)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[0\] muti.vhd(30) " "Inferred latch for \"B_ex\[0\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[1\] muti.vhd(30) " "Inferred latch for \"B_ex\[1\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[2\] muti.vhd(30) " "Inferred latch for \"B_ex\[2\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[3\] muti.vhd(30) " "Inferred latch for \"B_ex\[3\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[4\] muti.vhd(30) " "Inferred latch for \"B_ex\[4\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[5\] muti.vhd(30) " "Inferred latch for \"B_ex\[5\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[6\] muti.vhd(30) " "Inferred latch for \"B_ex\[6\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[7\] muti.vhd(30) " "Inferred latch for \"B_ex\[7\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[8\] muti.vhd(30) " "Inferred latch for \"B_ex\[8\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[9\] muti.vhd(30) " "Inferred latch for \"B_ex\[9\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[0\] muti.vhd(30) " "Inferred latch for \"A_ex\[0\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[1\] muti.vhd(30) " "Inferred latch for \"A_ex\[1\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[2\] muti.vhd(30) " "Inferred latch for \"A_ex\[2\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[3\] muti.vhd(30) " "Inferred latch for \"A_ex\[3\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[4\] muti.vhd(30) " "Inferred latch for \"A_ex\[4\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867515 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[5\] muti.vhd(30) " "Inferred latch for \"A_ex\[5\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867517 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[6\] muti.vhd(30) " "Inferred latch for \"A_ex\[6\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867517 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[7\] muti.vhd(30) " "Inferred latch for \"A_ex\[7\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867517 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[8\] muti.vhd(30) " "Inferred latch for \"A_ex\[8\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867517 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[9\] muti.vhd(30) " "Inferred latch for \"A_ex\[9\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867517 "|top_level|Multiplication:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "division division:div A:behave " "Elaborating entity \"division\" using architecture \"A:behave\" for hierarchy \"division:div\"" {  } { { "top_level.vhd" "div" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867532 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pro_a div.vhd(31) " "VHDL Process Statement warning at div.vhd(31): inferring latch(es) for signal or variable \"pro_a\", which holds its previous value in one or more paths through the process" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312867534 "|top_level|division:div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pro_b div.vhd(31) " "VHDL Process Statement warning at div.vhd(31): inferring latch(es) for signal or variable \"pro_b\", which holds its previous value in one or more paths through the process" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312867534 "|top_level|division:div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign_bit_data div.vhd(51) " "VHDL Process Statement warning at div.vhd(51): inferring latch(es) for signal or variable \"sign_bit_data\", which holds its previous value in one or more paths through the process" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312867535 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[0\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[0\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[1\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[1\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[2\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[2\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[3\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[3\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[4\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[4\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[5\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[5\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[6\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[6\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[0\] div.vhd(31) " "Inferred latch for \"pro_b\[0\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[1\] div.vhd(31) " "Inferred latch for \"pro_b\[1\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[2\] div.vhd(31) " "Inferred latch for \"pro_b\[2\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[3\] div.vhd(31) " "Inferred latch for \"pro_b\[3\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[4\] div.vhd(31) " "Inferred latch for \"pro_b\[4\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[5\] div.vhd(31) " "Inferred latch for \"pro_b\[5\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[6\] div.vhd(31) " "Inferred latch for \"pro_b\[6\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[7\] div.vhd(31) " "Inferred latch for \"pro_b\[7\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[8\] div.vhd(31) " "Inferred latch for \"pro_b\[8\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[9\] div.vhd(31) " "Inferred latch for \"pro_b\[9\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[0\] div.vhd(31) " "Inferred latch for \"pro_a\[0\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[1\] div.vhd(31) " "Inferred latch for \"pro_a\[1\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[2\] div.vhd(31) " "Inferred latch for \"pro_a\[2\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[3\] div.vhd(31) " "Inferred latch for \"pro_a\[3\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[4\] div.vhd(31) " "Inferred latch for \"pro_a\[4\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[5\] div.vhd(31) " "Inferred latch for \"pro_a\[5\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[6\] div.vhd(31) " "Inferred latch for \"pro_a\[6\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867540 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[7\] div.vhd(31) " "Inferred latch for \"pro_a\[7\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867542 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[8\] div.vhd(31) " "Inferred latch for \"pro_a\[8\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867542 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[9\] div.vhd(31) " "Inferred latch for \"pro_a\[9\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867542 "|top_level|division:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "result_to_BCD result_to_BCD:convert_binary A:behavioral " "Elaborating entity \"result_to_BCD\" using architecture \"A:behavioral\" for hierarchy \"result_to_BCD:convert_binary\"" {  } { { "top_level.vhd" "convert_binary" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 112 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867555 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_1 result_to_BCD.vhd(60) " "VHDL Process Statement warning at result_to_BCD.vhd(60): signal \"int_data_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312867558 "|top_level|result_to_BCD:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_2 result_to_BCD.vhd(61) " "VHDL Process Statement warning at result_to_BCD.vhd(61): signal \"int_data_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312867558 "|top_level|result_to_BCD:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_3 result_to_BCD.vhd(62) " "VHDL Process Statement warning at result_to_BCD.vhd(62): signal \"int_data_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312867558 "|top_level|result_to_BCD:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_4 result_to_BCD.vhd(63) " "VHDL Process Statement warning at result_to_BCD.vhd(63): signal \"int_data_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312867558 "|top_level|result_to_BCD:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_5 result_to_BCD.vhd(64) " "VHDL Process Statement warning at result_to_BCD.vhd(64): signal \"int_data_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312867558 "|top_level|result_to_BCD:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_6 result_to_BCD.vhd(65) " "VHDL Process Statement warning at result_to_BCD.vhd(65): signal \"int_data_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312867558 "|top_level|result_to_BCD:convert_binary"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_to_7_segmen BCD_to_7_segmen:seven_seg_display_1 A:data_process " "Elaborating entity \"BCD_to_7_segmen\" using architecture \"A:data_process\" for hierarchy \"BCD_to_7_segmen:seven_seg_display_1\"" {  } { { "top_level.vhd" "seven_seg_display_1" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 123 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312867567 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "done done " "Net \"done\", which fans out to \"done\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplication:multi\|DONE " "Net is fed by \"Multiplication:multi\|DONE\"" {  } { { "muti.vhd" "DONE" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 11 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312867652 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "division:div\|DONE " "Net is fed by \"division:div\|DONE\"" {  } { { "div.vhd" "DONE" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312867652 ""}  } { { "top_level.vhd" "done" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 10 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1728312867652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728312867753 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 21:54:27 2024 " "Processing ended: Mon Oct 07 21:54:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728312867753 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728312867753 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728312867753 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312867753 ""}
