
*** Running vivado
    with args -log top_module.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_module.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: link_design -top top_module -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc]
Finished Parsing XDC File [C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.srcs/constrs_1/new/z_master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 637.578 ; gain = 313.895
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.725 . Memory (MB): peak = 652.781 ; gain = 15.203

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 97aed0fa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1199.832 ; gain = 547.051

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 97aed0fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1199.832 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 97aed0fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1199.832 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 113ec334e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1199.832 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG roSet1/out_BUFG_inst to drive 108 load(s) on clock net roclk1
INFO: [Opt 31-194] Inserted BUFG roSet2/out_BUFG_inst to drive 38 load(s) on clock net roclk2
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 11b889765

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1199.832 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fa09c1a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1199.832 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fa09c1a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1199.832 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1199.832 ; gain = 0.000
Ending Logic Optimization Task | Checksum: fa09c1a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1199.832 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fa09c1a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1199.832 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fa09c1a9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1199.832 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1199.832 ; gain = 562.254
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1199.832 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_module_drc_opted.rpt -pb top_module_drc_opted.pb -rpx top_module_drc_opted.rpx
Command: report_drc -file top_module_drc_opted.rpt -pb top_module_drc_opted.pb -rpx top_module_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1199.832 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f9ac5ae4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1199.832 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1199.832 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fadedd77

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.495 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17867c461

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17867c461

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 1222.730 ; gain = 22.898
Phase 1 Placer Initialization | Checksum: 17867c461

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.542 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10e802a8c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.852 . Memory (MB): peak = 1222.730 ; gain = 22.898
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 12e36e76a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12e36e76a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1663ab72e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a7fc4ed6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a7fc4ed6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d90798f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d90798f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d90798f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.730 ; gain = 22.898
Phase 3 Detail Placement | Checksum: d90798f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: d90798f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d90798f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d90798f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.730 ; gain = 22.898

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 173ab59cb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.730 ; gain = 22.898
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 173ab59cb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.730 ; gain = 22.898
Ending Placer Task | Checksum: f54a4ca0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1222.730 ; gain = 22.898
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1228.992 ; gain = 6.262
INFO: [Common 17-1381] The checkpoint 'C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_module_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1235.008 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_placed.rpt -pb top_module_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1235.008 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_module_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1235.008 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 54fdddf9 ConstDB: 0 ShapeSum: a04c6ea7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5817bdff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1299.676 ; gain = 64.668
Post Restoration Checksum: NetGraph: 40525dd5 NumContArr: 17c5602a Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 5817bdff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1305.664 ; gain = 70.656

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5817bdff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1305.664 ; gain = 70.656
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: a65eb08f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.305 ; gain = 73.297

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 143382578

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.305 ; gain = 73.297

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 149ec33e2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.305 ; gain = 73.297
Phase 4 Rip-up And Reroute | Checksum: 149ec33e2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.305 ; gain = 73.297

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 149ec33e2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.305 ; gain = 73.297

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 149ec33e2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.305 ; gain = 73.297
Phase 6 Post Hold Fix | Checksum: 149ec33e2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.305 ; gain = 73.297

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.155968 %
  Global Horizontal Routing Utilization  = 0.147059 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 18.9189%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 149ec33e2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.305 ; gain = 73.297

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 149ec33e2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.027 ; gain = 74.020

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a9e954f0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.027 ; gain = 74.020
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.027 ; gain = 74.020

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1309.027 ; gain = 74.020
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1313.848 ; gain = 4.820
INFO: [Common 17-1381] The checkpoint 'C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_module_drc_routed.rpt -pb top_module_drc_routed.pb -rpx top_module_drc_routed.rpx
Command: report_drc -file top_module_drc_routed.rpt -pb top_module_drc_routed.pb -rpx top_module_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
Command: report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/workspace/2020/vivado-project/golden-copy/finalprojectGroup4/finalprojectGroup4.runs/impl_1/top_module_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
Command: report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_module_route_status.rpt -pb top_module_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_module_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_module_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_module_bus_skew_routed.rpt -pb top_module_bus_skew_routed.pb -rpx top_module_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_module.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[0].ro1/NOT1/b_INST_0, ro_blocks[0].ro1/NOT2/b_INST_0, ro_blocks[0].ro1/NOT3/b_INST_0, ro_blocks[0].ro1/NOT4/b_INST_0, and ro_blocks[0].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[0].ro2/NOT1/b_INST_0, ro_blocks[0].ro2/NOT2/b_INST_0, ro_blocks[0].ro2/NOT3/b_INST_0, ro_blocks[0].ro2/NOT4/b_INST_0, and ro_blocks[0].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[10].ro1/NOT1/b_INST_0, ro_blocks[10].ro1/NOT2/b_INST_0, ro_blocks[10].ro1/NOT3/b_INST_0, ro_blocks[10].ro1/NOT4/b_INST_0, and ro_blocks[10].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[10].ro2/NOT1/b_INST_0, ro_blocks[10].ro2/NOT2/b_INST_0, ro_blocks[10].ro2/NOT3/b_INST_0, ro_blocks[10].ro2/NOT4/b_INST_0, and ro_blocks[10].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[11].ro1/NOT1/b_INST_0, ro_blocks[11].ro1/NOT2/b_INST_0, ro_blocks[11].ro1/NOT3/b_INST_0, ro_blocks[11].ro1/NOT4/b_INST_0, and ro_blocks[11].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[11].ro2/NOT1/b_INST_0, ro_blocks[11].ro2/NOT2/b_INST_0, ro_blocks[11].ro2/NOT3/b_INST_0, ro_blocks[11].ro2/NOT4/b_INST_0, and ro_blocks[11].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[12].ro1/NOT1/b_INST_0, ro_blocks[12].ro1/NOT2/b_INST_0, ro_blocks[12].ro1/NOT3/b_INST_0, ro_blocks[12].ro1/NOT4/b_INST_0, and ro_blocks[12].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[12].ro2/NOT1/b_INST_0, ro_blocks[12].ro2/NOT2/b_INST_0, ro_blocks[12].ro2/NOT3/b_INST_0, ro_blocks[12].ro2/NOT4/b_INST_0, and ro_blocks[12].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[13].ro1/NOT1/b_INST_0, ro_blocks[13].ro1/NOT2/b_INST_0, ro_blocks[13].ro1/NOT3/b_INST_0, ro_blocks[13].ro1/NOT4/b_INST_0, and ro_blocks[13].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[13].ro2/NOT1/b_INST_0, ro_blocks[13].ro2/NOT2/b_INST_0, ro_blocks[13].ro2/NOT3/b_INST_0, ro_blocks[13].ro2/NOT4/b_INST_0, and ro_blocks[13].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[14].ro1/NOT1/b_INST_0, ro_blocks[14].ro1/NOT2/b_INST_0, ro_blocks[14].ro1/NOT3/b_INST_0, ro_blocks[14].ro1/NOT4/b_INST_0, and ro_blocks[14].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[14].ro2/NOT1/b_INST_0, ro_blocks[14].ro2/NOT2/b_INST_0, ro_blocks[14].ro2/NOT3/b_INST_0, ro_blocks[14].ro2/NOT4/b_INST_0, and ro_blocks[14].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[15].ro1/NOT1/b_INST_0, ro_blocks[15].ro1/NOT2/b_INST_0, ro_blocks[15].ro1/NOT3/b_INST_0, ro_blocks[15].ro1/NOT4/b_INST_0, and ro_blocks[15].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[15].ro2/NOT1/b_INST_0, ro_blocks[15].ro2/NOT2/b_INST_0, ro_blocks[15].ro2/NOT3/b_INST_0, ro_blocks[15].ro2/NOT4/b_INST_0, and ro_blocks[15].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[16].ro1/NOT1/b_INST_0, ro_blocks[16].ro1/NOT2/b_INST_0, ro_blocks[16].ro1/NOT3/b_INST_0, ro_blocks[16].ro1/NOT4/b_INST_0, and ro_blocks[16].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[16].ro2/NOT1/b_INST_0, ro_blocks[16].ro2/NOT2/b_INST_0, ro_blocks[16].ro2/NOT3/b_INST_0, ro_blocks[16].ro2/NOT4/b_INST_0, and ro_blocks[16].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[17].ro1/NOT1/b_INST_0, ro_blocks[17].ro1/NOT2/b_INST_0, ro_blocks[17].ro1/NOT3/b_INST_0, ro_blocks[17].ro1/NOT4/b_INST_0, and ro_blocks[17].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[17].ro2/NOT1/b_INST_0, ro_blocks[17].ro2/NOT2/b_INST_0, ro_blocks[17].ro2/NOT3/b_INST_0, ro_blocks[17].ro2/NOT4/b_INST_0, and ro_blocks[17].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[18].ro1/NOT1/b_INST_0, ro_blocks[18].ro1/NOT2/b_INST_0, ro_blocks[18].ro1/NOT3/b_INST_0, ro_blocks[18].ro1/NOT4/b_INST_0, and ro_blocks[18].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[18].ro2/NOT1/b_INST_0, ro_blocks[18].ro2/NOT2/b_INST_0, ro_blocks[18].ro2/NOT3/b_INST_0, ro_blocks[18].ro2/NOT4/b_INST_0, and ro_blocks[18].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[19].ro1/NOT1/b_INST_0, ro_blocks[19].ro1/NOT2/b_INST_0, ro_blocks[19].ro1/NOT3/b_INST_0, ro_blocks[19].ro1/NOT4/b_INST_0, and ro_blocks[19].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[19].ro2/NOT1/b_INST_0, ro_blocks[19].ro2/NOT2/b_INST_0, ro_blocks[19].ro2/NOT3/b_INST_0, ro_blocks[19].ro2/NOT4/b_INST_0, and ro_blocks[19].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[1].ro1/NOT1/b_INST_0, ro_blocks[1].ro1/NOT2/b_INST_0, ro_blocks[1].ro1/NOT3/b_INST_0, ro_blocks[1].ro1/NOT4/b_INST_0, and ro_blocks[1].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[1].ro2/NOT1/b_INST_0, ro_blocks[1].ro2/NOT2/b_INST_0, ro_blocks[1].ro2/NOT3/b_INST_0, ro_blocks[1].ro2/NOT4/b_INST_0, and ro_blocks[1].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[20].ro1/NOT1/b_INST_0, ro_blocks[20].ro1/NOT2/b_INST_0, ro_blocks[20].ro1/NOT3/b_INST_0, ro_blocks[20].ro1/NOT4/b_INST_0, and ro_blocks[20].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[20].ro2/NOT1/b_INST_0, ro_blocks[20].ro2/NOT2/b_INST_0, ro_blocks[20].ro2/NOT3/b_INST_0, ro_blocks[20].ro2/NOT4/b_INST_0, and ro_blocks[20].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[21].ro1/NOT1/b_INST_0, ro_blocks[21].ro1/NOT2/b_INST_0, ro_blocks[21].ro1/NOT3/b_INST_0, ro_blocks[21].ro1/NOT4/b_INST_0, and ro_blocks[21].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[21].ro2/NOT1/b_INST_0, ro_blocks[21].ro2/NOT2/b_INST_0, ro_blocks[21].ro2/NOT3/b_INST_0, ro_blocks[21].ro2/NOT4/b_INST_0, and ro_blocks[21].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[22].ro1/NOT1/b_INST_0, ro_blocks[22].ro1/NOT2/b_INST_0, ro_blocks[22].ro1/NOT3/b_INST_0, ro_blocks[22].ro1/NOT4/b_INST_0, and ro_blocks[22].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[22].ro2/NOT1/b_INST_0, ro_blocks[22].ro2/NOT2/b_INST_0, ro_blocks[22].ro2/NOT3/b_INST_0, ro_blocks[22].ro2/NOT4/b_INST_0, and ro_blocks[22].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[23].ro1/NOT1/b_INST_0, ro_blocks[23].ro1/NOT2/b_INST_0, ro_blocks[23].ro1/NOT3/b_INST_0, ro_blocks[23].ro1/NOT4/b_INST_0, and ro_blocks[23].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[23].ro2/NOT1/b_INST_0, ro_blocks[23].ro2/NOT2/b_INST_0, ro_blocks[23].ro2/NOT3/b_INST_0, ro_blocks[23].ro2/NOT4/b_INST_0, and ro_blocks[23].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[24].ro1/NOT1/b_INST_0, ro_blocks[24].ro1/NOT2/b_INST_0, ro_blocks[24].ro1/NOT3/b_INST_0, ro_blocks[24].ro1/NOT4/b_INST_0, and ro_blocks[24].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[24].ro2/NOT1/b_INST_0, ro_blocks[24].ro2/NOT2/b_INST_0, ro_blocks[24].ro2/NOT3/b_INST_0, ro_blocks[24].ro2/NOT4/b_INST_0, and ro_blocks[24].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[25].ro1/NOT1/b_INST_0, ro_blocks[25].ro1/NOT2/b_INST_0, ro_blocks[25].ro1/NOT3/b_INST_0, ro_blocks[25].ro1/NOT4/b_INST_0, and ro_blocks[25].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[25].ro2/NOT1/b_INST_0, ro_blocks[25].ro2/NOT2/b_INST_0, ro_blocks[25].ro2/NOT3/b_INST_0, ro_blocks[25].ro2/NOT4/b_INST_0, and ro_blocks[25].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[26].ro1/NOT1/b_INST_0, ro_blocks[26].ro1/NOT2/b_INST_0, ro_blocks[26].ro1/NOT3/b_INST_0, ro_blocks[26].ro1/NOT4/b_INST_0, and ro_blocks[26].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[26].ro2/NOT1/b_INST_0, ro_blocks[26].ro2/NOT2/b_INST_0, ro_blocks[26].ro2/NOT3/b_INST_0, ro_blocks[26].ro2/NOT4/b_INST_0, and ro_blocks[26].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[27].ro1/NOT1/b_INST_0, ro_blocks[27].ro1/NOT2/b_INST_0, ro_blocks[27].ro1/NOT3/b_INST_0, ro_blocks[27].ro1/NOT4/b_INST_0, and ro_blocks[27].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[27].ro2/NOT1/b_INST_0, ro_blocks[27].ro2/NOT2/b_INST_0, ro_blocks[27].ro2/NOT3/b_INST_0, ro_blocks[27].ro2/NOT4/b_INST_0, and ro_blocks[27].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[28].ro1/NOT1/b_INST_0, ro_blocks[28].ro1/NOT2/b_INST_0, ro_blocks[28].ro1/NOT3/b_INST_0, ro_blocks[28].ro1/NOT4/b_INST_0, and ro_blocks[28].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[28].ro2/NOT1/b_INST_0, ro_blocks[28].ro2/NOT2/b_INST_0, ro_blocks[28].ro2/NOT3/b_INST_0, ro_blocks[28].ro2/NOT4/b_INST_0, and ro_blocks[28].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[29].ro1/NOT1/b_INST_0, ro_blocks[29].ro1/NOT2/b_INST_0, ro_blocks[29].ro1/NOT3/b_INST_0, ro_blocks[29].ro1/NOT4/b_INST_0, and ro_blocks[29].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[29].ro2/NOT1/b_INST_0, ro_blocks[29].ro2/NOT2/b_INST_0, ro_blocks[29].ro2/NOT3/b_INST_0, ro_blocks[29].ro2/NOT4/b_INST_0, and ro_blocks[29].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[2].ro1/NOT1/b_INST_0, ro_blocks[2].ro1/NOT2/b_INST_0, ro_blocks[2].ro1/NOT3/b_INST_0, ro_blocks[2].ro1/NOT4/b_INST_0, and ro_blocks[2].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[2].ro2/NOT1/b_INST_0, ro_blocks[2].ro2/NOT2/b_INST_0, ro_blocks[2].ro2/NOT3/b_INST_0, ro_blocks[2].ro2/NOT4/b_INST_0, and ro_blocks[2].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[30].ro1/NOT1/b_INST_0, ro_blocks[30].ro1/NOT2/b_INST_0, ro_blocks[30].ro1/NOT3/b_INST_0, ro_blocks[30].ro1/NOT4/b_INST_0, and ro_blocks[30].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[30].ro2/NOT1/b_INST_0, ro_blocks[30].ro2/NOT2/b_INST_0, ro_blocks[30].ro2/NOT3/b_INST_0, ro_blocks[30].ro2/NOT4/b_INST_0, and ro_blocks[30].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[31].ro1/NOT1/b_INST_0, ro_blocks[31].ro1/NOT2/b_INST_0, ro_blocks[31].ro1/NOT3/b_INST_0, ro_blocks[31].ro1/NOT4/b_INST_0, and ro_blocks[31].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[31].ro2/NOT1/b_INST_0, ro_blocks[31].ro2/NOT2/b_INST_0, ro_blocks[31].ro2/NOT3/b_INST_0, ro_blocks[31].ro2/NOT4/b_INST_0, and ro_blocks[31].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[32].ro1/NOT1/b_INST_0, ro_blocks[32].ro1/NOT2/b_INST_0, ro_blocks[32].ro1/NOT3/b_INST_0, ro_blocks[32].ro1/NOT4/b_INST_0, and ro_blocks[32].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[32].ro2/NOT1/b_INST_0, ro_blocks[32].ro2/NOT2/b_INST_0, ro_blocks[32].ro2/NOT3/b_INST_0, ro_blocks[32].ro2/NOT4/b_INST_0, and ro_blocks[32].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[33].ro1/NOT1/b_INST_0, ro_blocks[33].ro1/NOT2/b_INST_0, ro_blocks[33].ro1/NOT3/b_INST_0, ro_blocks[33].ro1/NOT4/b_INST_0, and ro_blocks[33].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[33].ro2/NOT1/b_INST_0, ro_blocks[33].ro2/NOT2/b_INST_0, ro_blocks[33].ro2/NOT3/b_INST_0, ro_blocks[33].ro2/NOT4/b_INST_0, and ro_blocks[33].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[34].ro1/NOT1/b_INST_0, ro_blocks[34].ro1/NOT2/b_INST_0, ro_blocks[34].ro1/NOT3/b_INST_0, ro_blocks[34].ro1/NOT4/b_INST_0, and ro_blocks[34].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[34].ro2/NOT1/b_INST_0, ro_blocks[34].ro2/NOT2/b_INST_0, ro_blocks[34].ro2/NOT3/b_INST_0, ro_blocks[34].ro2/NOT4/b_INST_0, and ro_blocks[34].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[35].ro1/NOT1/b_INST_0, ro_blocks[35].ro1/NOT2/b_INST_0, ro_blocks[35].ro1/NOT3/b_INST_0, ro_blocks[35].ro1/NOT4/b_INST_0, and ro_blocks[35].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[35].ro2/NOT1/b_INST_0, ro_blocks[35].ro2/NOT2/b_INST_0, ro_blocks[35].ro2/NOT3/b_INST_0, ro_blocks[35].ro2/NOT4/b_INST_0, and ro_blocks[35].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[36].ro1/NOT1/b_INST_0, ro_blocks[36].ro1/NOT2/b_INST_0, ro_blocks[36].ro1/NOT3/b_INST_0, ro_blocks[36].ro1/NOT4/b_INST_0, and ro_blocks[36].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[36].ro2/NOT1/b_INST_0, ro_blocks[36].ro2/NOT2/b_INST_0, ro_blocks[36].ro2/NOT3/b_INST_0, ro_blocks[36].ro2/NOT4/b_INST_0, and ro_blocks[36].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[37].ro1/NOT1/b_INST_0, ro_blocks[37].ro1/NOT2/b_INST_0, ro_blocks[37].ro1/NOT3/b_INST_0, ro_blocks[37].ro1/NOT4/b_INST_0, and ro_blocks[37].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[37].ro2/NOT1/b_INST_0, ro_blocks[37].ro2/NOT2/b_INST_0, ro_blocks[37].ro2/NOT3/b_INST_0, ro_blocks[37].ro2/NOT4/b_INST_0, and ro_blocks[37].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[38].ro1/NOT1/b_INST_0, ro_blocks[38].ro1/NOT2/b_INST_0, ro_blocks[38].ro1/NOT3/b_INST_0, ro_blocks[38].ro1/NOT4/b_INST_0, and ro_blocks[38].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[38].ro2/NOT1/b_INST_0, ro_blocks[38].ro2/NOT2/b_INST_0, ro_blocks[38].ro2/NOT3/b_INST_0, ro_blocks[38].ro2/NOT4/b_INST_0, and ro_blocks[38].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[39].ro1/NOT1/b_INST_0, ro_blocks[39].ro1/NOT2/b_INST_0, ro_blocks[39].ro1/NOT3/b_INST_0, ro_blocks[39].ro1/NOT4/b_INST_0, and ro_blocks[39].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[39].ro2/NOT1/b_INST_0, ro_blocks[39].ro2/NOT2/b_INST_0, ro_blocks[39].ro2/NOT3/b_INST_0, ro_blocks[39].ro2/NOT4/b_INST_0, and ro_blocks[39].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[3].ro1/NOT1/b_INST_0, ro_blocks[3].ro1/NOT2/b_INST_0, ro_blocks[3].ro1/NOT3/b_INST_0, ro_blocks[3].ro1/NOT4/b_INST_0, and ro_blocks[3].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[3].ro2/NOT1/b_INST_0, ro_blocks[3].ro2/NOT2/b_INST_0, ro_blocks[3].ro2/NOT3/b_INST_0, ro_blocks[3].ro2/NOT4/b_INST_0, and ro_blocks[3].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[40].ro1/NOT1/b_INST_0, ro_blocks[40].ro1/NOT2/b_INST_0, ro_blocks[40].ro1/NOT3/b_INST_0, ro_blocks[40].ro1/NOT4/b_INST_0, and ro_blocks[40].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[40].ro2/NOT1/b_INST_0, ro_blocks[40].ro2/NOT2/b_INST_0, ro_blocks[40].ro2/NOT3/b_INST_0, ro_blocks[40].ro2/NOT4/b_INST_0, and ro_blocks[40].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[41].ro1/NOT1/b_INST_0, ro_blocks[41].ro1/NOT2/b_INST_0, ro_blocks[41].ro1/NOT3/b_INST_0, ro_blocks[41].ro1/NOT4/b_INST_0, and ro_blocks[41].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[41].ro2/NOT1/b_INST_0, ro_blocks[41].ro2/NOT2/b_INST_0, ro_blocks[41].ro2/NOT3/b_INST_0, ro_blocks[41].ro2/NOT4/b_INST_0, and ro_blocks[41].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[42].ro1/NOT1/b_INST_0, ro_blocks[42].ro1/NOT2/b_INST_0, ro_blocks[42].ro1/NOT3/b_INST_0, ro_blocks[42].ro1/NOT4/b_INST_0, and ro_blocks[42].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[42].ro2/NOT1/b_INST_0, ro_blocks[42].ro2/NOT2/b_INST_0, ro_blocks[42].ro2/NOT3/b_INST_0, ro_blocks[42].ro2/NOT4/b_INST_0, and ro_blocks[42].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[43].ro1/NOT1/b_INST_0, ro_blocks[43].ro1/NOT2/b_INST_0, ro_blocks[43].ro1/NOT3/b_INST_0, ro_blocks[43].ro1/NOT4/b_INST_0, and ro_blocks[43].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[43].ro2/NOT1/b_INST_0, ro_blocks[43].ro2/NOT2/b_INST_0, ro_blocks[43].ro2/NOT3/b_INST_0, ro_blocks[43].ro2/NOT4/b_INST_0, and ro_blocks[43].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[44].ro1/NOT1/b_INST_0, ro_blocks[44].ro1/NOT2/b_INST_0, ro_blocks[44].ro1/NOT3/b_INST_0, ro_blocks[44].ro1/NOT4/b_INST_0, and ro_blocks[44].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[44].ro2/NOT1/b_INST_0, ro_blocks[44].ro2/NOT2/b_INST_0, ro_blocks[44].ro2/NOT3/b_INST_0, ro_blocks[44].ro2/NOT4/b_INST_0, and ro_blocks[44].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[45].ro1/NOT1/b_INST_0, ro_blocks[45].ro1/NOT2/b_INST_0, ro_blocks[45].ro1/NOT3/b_INST_0, ro_blocks[45].ro1/NOT4/b_INST_0, and ro_blocks[45].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[45].ro2/NOT1/b_INST_0, ro_blocks[45].ro2/NOT2/b_INST_0, ro_blocks[45].ro2/NOT3/b_INST_0, ro_blocks[45].ro2/NOT4/b_INST_0, and ro_blocks[45].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[46].ro1/NOT1/b_INST_0, ro_blocks[46].ro1/NOT2/b_INST_0, ro_blocks[46].ro1/NOT3/b_INST_0, ro_blocks[46].ro1/NOT4/b_INST_0, and ro_blocks[46].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[46].ro2/NOT1/b_INST_0, ro_blocks[46].ro2/NOT2/b_INST_0, ro_blocks[46].ro2/NOT3/b_INST_0, ro_blocks[46].ro2/NOT4/b_INST_0, and ro_blocks[46].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[47].ro1/NOT1/b_INST_0, ro_blocks[47].ro1/NOT2/b_INST_0, ro_blocks[47].ro1/NOT3/b_INST_0, ro_blocks[47].ro1/NOT4/b_INST_0, and ro_blocks[47].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[47].ro2/NOT1/b_INST_0, ro_blocks[47].ro2/NOT2/b_INST_0, ro_blocks[47].ro2/NOT3/b_INST_0, ro_blocks[47].ro2/NOT4/b_INST_0, and ro_blocks[47].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[48].ro1/NOT1/b_INST_0, ro_blocks[48].ro1/NOT2/b_INST_0, ro_blocks[48].ro1/NOT3/b_INST_0, ro_blocks[48].ro1/NOT4/b_INST_0, and ro_blocks[48].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[48].ro2/NOT1/b_INST_0, ro_blocks[48].ro2/NOT2/b_INST_0, ro_blocks[48].ro2/NOT3/b_INST_0, ro_blocks[48].ro2/NOT4/b_INST_0, and ro_blocks[48].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[49].ro1/NOT1/b_INST_0, ro_blocks[49].ro1/NOT2/b_INST_0, ro_blocks[49].ro1/NOT3/b_INST_0, ro_blocks[49].ro1/NOT4/b_INST_0, and ro_blocks[49].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[49].ro2/NOT1/b_INST_0, ro_blocks[49].ro2/NOT2/b_INST_0, ro_blocks[49].ro2/NOT3/b_INST_0, ro_blocks[49].ro2/NOT4/b_INST_0, and ro_blocks[49].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[4].ro1/NOT1/b_INST_0, ro_blocks[4].ro1/NOT2/b_INST_0, ro_blocks[4].ro1/NOT3/b_INST_0, ro_blocks[4].ro1/NOT4/b_INST_0, and ro_blocks[4].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[4].ro2/NOT1/b_INST_0, ro_blocks[4].ro2/NOT2/b_INST_0, ro_blocks[4].ro2/NOT3/b_INST_0, ro_blocks[4].ro2/NOT4/b_INST_0, and ro_blocks[4].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[50].ro1/NOT1/b_INST_0, ro_blocks[50].ro1/NOT2/b_INST_0, ro_blocks[50].ro1/NOT3/b_INST_0, ro_blocks[50].ro1/NOT4/b_INST_0, and ro_blocks[50].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[50].ro2/NOT1/b_INST_0, ro_blocks[50].ro2/NOT2/b_INST_0, ro_blocks[50].ro2/NOT3/b_INST_0, ro_blocks[50].ro2/NOT4/b_INST_0, and ro_blocks[50].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[51].ro1/NOT1/b_INST_0, ro_blocks[51].ro1/NOT2/b_INST_0, ro_blocks[51].ro1/NOT3/b_INST_0, ro_blocks[51].ro1/NOT4/b_INST_0, and ro_blocks[51].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[51].ro2/NOT1/b_INST_0, ro_blocks[51].ro2/NOT2/b_INST_0, ro_blocks[51].ro2/NOT3/b_INST_0, ro_blocks[51].ro2/NOT4/b_INST_0, and ro_blocks[51].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[52].ro1/NOT1/b_INST_0, ro_blocks[52].ro1/NOT2/b_INST_0, ro_blocks[52].ro1/NOT3/b_INST_0, ro_blocks[52].ro1/NOT4/b_INST_0, and ro_blocks[52].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[52].ro2/NOT1/b_INST_0, ro_blocks[52].ro2/NOT2/b_INST_0, ro_blocks[52].ro2/NOT3/b_INST_0, ro_blocks[52].ro2/NOT4/b_INST_0, and ro_blocks[52].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[53].ro1/NOT1/b_INST_0, ro_blocks[53].ro1/NOT2/b_INST_0, ro_blocks[53].ro1/NOT3/b_INST_0, ro_blocks[53].ro1/NOT4/b_INST_0, and ro_blocks[53].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[53].ro2/NOT1/b_INST_0, ro_blocks[53].ro2/NOT2/b_INST_0, ro_blocks[53].ro2/NOT3/b_INST_0, ro_blocks[53].ro2/NOT4/b_INST_0, and ro_blocks[53].ro2/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[54].ro1/NOT1/b_INST_0, ro_blocks[54].ro1/NOT2/b_INST_0, ro_blocks[54].ro1/NOT3/b_INST_0, ro_blocks[54].ro1/NOT4/b_INST_0, and ro_blocks[54].ro1/NAND0/c_INST_0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: ro_blocks[54].ro2/NOT1/b_INST_0, ro_blocks[54].ro2/NOT2/b_INST_0, ro_blocks[54].ro2/NOT3/b_INST_0, ro_blocks[54].ro2/NOT4/b_INST_0, and ro_blocks[54].ro2/NAND0/c_INST_0.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 129 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_module.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1750.160 ; gain = 402.516
INFO: [Common 17-206] Exiting Vivado at Tue Apr 21 20:23:51 2020...
