// Seed: 2708717377
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    output tri id_3,
    input wand id_4,
    input tri0 id_5,
    output uwire id_6
);
  assign id_6 = ~id_5;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input wand id_2,
    input wire id_3,
    input supply0 id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply0 id_8,
    output uwire id_9,
    input wire id_10,
    input wire id_11,
    output supply0 id_12,
    input supply1 id_13
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_5,
      id_8,
      id_7
  );
  wire id_15;
endmodule
