$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % f $end
  $scope module our $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % f $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
#1
1#
0$
#2
0#
1$
#3
1#
0$
#4
0#
1$
#5
1#
0$
#6
0#
1$
#7
1#
0$
#8
0#
1$
#9
1#
0$
#10
0#
1$
#11
1#
0$
#12
0#
1$
#13
1#
0$
#14
0#
1$
#15
1#
0$
#16
0#
1$
#17
1#
0$
#18
0#
1$
#19
1#
0$
