// Generated SystemVerilog testbench
// Do not edit this file directly : edit the template in internal/testgen/testbenches.go and generator.go

module top;
    logic clk;
    logic [31:0] data_i;
    logic [7:0] id_i;
    logic [31:0] inj_data_in_1755300051244_81;
    logic rst;
    logic [15:0] crc_o;
    logic [31:0] inj_data_out_1755300051244_814;

    class_user dut (
        .clk(clk),
        .data_i(data_i),
        .id_i(id_i),
        .rst(rst),
        .crc_o(crc_o)
    );


    initial begin
        string line;
        int fd;
        int status;

        // Read 3 input files
        clk = 0;

        fd = $fopen("input_data_i.hex", "r");
        if (fd == 0) begin
            $display("Error: Unable to open input_data_i.hex");
            $finish;
        end
        status = $fgets(line, fd);
        status = $sscanf(line, "%h", data_i);
        $fclose(fd);

        fd = $fopen("input_id_i.hex", "r");
        if (fd == 0) begin
            $display("Error: Unable to open input_id_i.hex");
            $finish;
        end
        status = $fgets(line, fd);
        status = $sscanf(line, "%h", id_i);
        $fclose(fd);

        fd = $fopen("input_inj_data_in_1755300051244_81.hex", "r");
        if (fd == 0) begin
            $display("Error: Unable to open input_inj_data_in_1755300051244_81.hex");
            $finish;
        end
        status = $fgets(line, fd);
        status = $sscanf(line, "%h", inj_data_in_1755300051244_81);
        $fclose(fd);
        rst = 0;


        // Toggle reset if a reset signal was identified

        // Toggle reset signal rst
        rst = 1; // Assert reset (active high)
        #10;
        rst = 0; // De-assert reset
        #10; // Wait after de-asserting reset


        // Toggle clock signals

        // Toggle clocks for several cycles with timeout protection
        // Set simulation timeout to prevent infinite loops
        fork
            begin
                #780;
                $display("ERROR: Simulation timeout after 780 time units");
                $finish;
            end
            begin
                repeat (50) begin
                    clk = 0;
                    #5;
                    clk = 1;
                    #5;
                end
            end
        join_any
        disable fork; // Kill timeout process


        // Allow module to process and settle
        #10; // Increased delay for settling
        
        // Additional clock cycles to ensure all sequential logic settles
        #10;
        #10;

        // Write 2 output files

        fd = $fopen("output_crc_o.hex", "w");
        if (fd == 0) begin
            $display("Error: Unable to open output file 'output_crc_o.hex' for port 'crc_o'.", "output_crc_o.hex", "crc_o");
            $finish;
        end
        for (int i = 15; i >= 0; i--) begin
            $fwrite(fd, "%b", crc_o[i]);
        end
        $fwrite(fd, "\n");        $fclose(fd);

        fd = $fopen("output_inj_data_out_1755300051244_814.hex", "w");
        if (fd == 0) begin
            $display("Error: Unable to open output file 'output_inj_data_out_1755300051244_814.hex' for port 'inj_data_out_1755300051244_814'.", "output_inj_data_out_1755300051244_814.hex", "inj_data_out_1755300051244_814");
            $finish;
        end
        for (int i = 31; i >= 0; i--) begin
            $fwrite(fd, "%b", inj_data_out_1755300051244_814[i]);
        end
        $fwrite(fd, "\n");        $fclose(fd);


        $finish;
    end
endmodule