
final project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e14  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  08008fa4  08008fa4  00018fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092b4  080092b4  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  080092b4  080092b4  000192b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092bc  080092bc  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092bc  080092bc  000192bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092c0  080092c0  000192c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080092c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013a54  2000008c  08009350  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20013ae0  08009350  00023ae0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cda0  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dda  00000000  00000000  0003ce5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001658  00000000  00000000  00040c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014e0  00000000  00000000  00042290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000069ef  00000000  00000000  00043770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019411  00000000  00000000  0004a15f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e480b  00000000  00000000  00063570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00147d7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006140  00000000  00000000  00147dd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000008c 	.word	0x2000008c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008f8c 	.word	0x08008f8c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000090 	.word	0x20000090
 80001cc:	08008f8c 	.word	0x08008f8c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96e 	b.w	8000594 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468c      	mov	ip, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	f040 8083 	bne.w	80003e6 <__udivmoddi4+0x116>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d947      	bls.n	8000376 <__udivmoddi4+0xa6>
 80002e6:	fab2 f282 	clz	r2, r2
 80002ea:	b142      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ec:	f1c2 0020 	rsb	r0, r2, #32
 80002f0:	fa24 f000 	lsr.w	r0, r4, r0
 80002f4:	4091      	lsls	r1, r2
 80002f6:	4097      	lsls	r7, r2
 80002f8:	ea40 0c01 	orr.w	ip, r0, r1
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbbc f6f8 	udiv	r6, ip, r8
 8000308:	fa1f fe87 	uxth.w	lr, r7
 800030c:	fb08 c116 	mls	r1, r8, r6, ip
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb06 f10e 	mul.w	r1, r6, lr
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18fb      	adds	r3, r7, r3
 800031e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000322:	f080 8119 	bcs.w	8000558 <__udivmoddi4+0x288>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8116 	bls.w	8000558 <__udivmoddi4+0x288>
 800032c:	3e02      	subs	r6, #2
 800032e:	443b      	add	r3, r7
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0f8 	udiv	r0, r3, r8
 8000338:	fb08 3310 	mls	r3, r8, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fe0e 	mul.w	lr, r0, lr
 8000344:	45a6      	cmp	lr, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	193c      	adds	r4, r7, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8105 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000352:	45a6      	cmp	lr, r4
 8000354:	f240 8102 	bls.w	800055c <__udivmoddi4+0x28c>
 8000358:	3802      	subs	r0, #2
 800035a:	443c      	add	r4, r7
 800035c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000360:	eba4 040e 	sub.w	r4, r4, lr
 8000364:	2600      	movs	r6, #0
 8000366:	b11d      	cbz	r5, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c5 4300 	strd	r4, r3, [r5]
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	b902      	cbnz	r2, 800037a <__udivmoddi4+0xaa>
 8000378:	deff      	udf	#255	; 0xff
 800037a:	fab2 f282 	clz	r2, r2
 800037e:	2a00      	cmp	r2, #0
 8000380:	d150      	bne.n	8000424 <__udivmoddi4+0x154>
 8000382:	1bcb      	subs	r3, r1, r7
 8000384:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000388:	fa1f f887 	uxth.w	r8, r7
 800038c:	2601      	movs	r6, #1
 800038e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000392:	0c21      	lsrs	r1, r4, #16
 8000394:	fb0e 331c 	mls	r3, lr, ip, r3
 8000398:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800039c:	fb08 f30c 	mul.w	r3, r8, ip
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80003a4:	1879      	adds	r1, r7, r1
 80003a6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0xe2>
 80003ac:	428b      	cmp	r3, r1
 80003ae:	f200 80e9 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003b2:	4684      	mov	ip, r0
 80003b4:	1ac9      	subs	r1, r1, r3
 80003b6:	b2a3      	uxth	r3, r4
 80003b8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003bc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003c0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003c4:	fb08 f800 	mul.w	r8, r8, r0
 80003c8:	45a0      	cmp	r8, r4
 80003ca:	d907      	bls.n	80003dc <__udivmoddi4+0x10c>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x10a>
 80003d4:	45a0      	cmp	r8, r4
 80003d6:	f200 80d9 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003da:	4618      	mov	r0, r3
 80003dc:	eba4 0408 	sub.w	r4, r4, r8
 80003e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e4:	e7bf      	b.n	8000366 <__udivmoddi4+0x96>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x12e>
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	f000 80b1 	beq.w	8000552 <__udivmoddi4+0x282>
 80003f0:	2600      	movs	r6, #0
 80003f2:	e9c5 0100 	strd	r0, r1, [r5]
 80003f6:	4630      	mov	r0, r6
 80003f8:	4631      	mov	r1, r6
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f683 	clz	r6, r3
 8000402:	2e00      	cmp	r6, #0
 8000404:	d14a      	bne.n	800049c <__udivmoddi4+0x1cc>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0x140>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80b8 	bhi.w	8000580 <__udivmoddi4+0x2b0>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0103 	sbc.w	r1, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	468c      	mov	ip, r1
 800041a:	2d00      	cmp	r5, #0
 800041c:	d0a8      	beq.n	8000370 <__udivmoddi4+0xa0>
 800041e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000422:	e7a5      	b.n	8000370 <__udivmoddi4+0xa0>
 8000424:	f1c2 0320 	rsb	r3, r2, #32
 8000428:	fa20 f603 	lsr.w	r6, r0, r3
 800042c:	4097      	lsls	r7, r2
 800042e:	fa01 f002 	lsl.w	r0, r1, r2
 8000432:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000436:	40d9      	lsrs	r1, r3
 8000438:	4330      	orrs	r0, r6
 800043a:	0c03      	lsrs	r3, r0, #16
 800043c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000440:	fa1f f887 	uxth.w	r8, r7
 8000444:	fb0e 1116 	mls	r1, lr, r6, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb06 f108 	mul.w	r1, r6, r8
 8000450:	4299      	cmp	r1, r3
 8000452:	fa04 f402 	lsl.w	r4, r4, r2
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x19c>
 8000458:	18fb      	adds	r3, r7, r3
 800045a:	f106 3cff 	add.w	ip, r6, #4294967295
 800045e:	f080 808d 	bcs.w	800057c <__udivmoddi4+0x2ac>
 8000462:	4299      	cmp	r1, r3
 8000464:	f240 808a 	bls.w	800057c <__udivmoddi4+0x2ac>
 8000468:	3e02      	subs	r6, #2
 800046a:	443b      	add	r3, r7
 800046c:	1a5b      	subs	r3, r3, r1
 800046e:	b281      	uxth	r1, r0
 8000470:	fbb3 f0fe 	udiv	r0, r3, lr
 8000474:	fb0e 3310 	mls	r3, lr, r0, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb00 f308 	mul.w	r3, r0, r8
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0x1c4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f100 3cff 	add.w	ip, r0, #4294967295
 800048a:	d273      	bcs.n	8000574 <__udivmoddi4+0x2a4>
 800048c:	428b      	cmp	r3, r1
 800048e:	d971      	bls.n	8000574 <__udivmoddi4+0x2a4>
 8000490:	3802      	subs	r0, #2
 8000492:	4439      	add	r1, r7
 8000494:	1acb      	subs	r3, r1, r3
 8000496:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800049a:	e778      	b.n	800038e <__udivmoddi4+0xbe>
 800049c:	f1c6 0c20 	rsb	ip, r6, #32
 80004a0:	fa03 f406 	lsl.w	r4, r3, r6
 80004a4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004a8:	431c      	orrs	r4, r3
 80004aa:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ae:	fa01 f306 	lsl.w	r3, r1, r6
 80004b2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004b6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ba:	431f      	orrs	r7, r3
 80004bc:	0c3b      	lsrs	r3, r7, #16
 80004be:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c2:	fa1f f884 	uxth.w	r8, r4
 80004c6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ce:	fb09 fa08 	mul.w	sl, r9, r8
 80004d2:	458a      	cmp	sl, r1
 80004d4:	fa02 f206 	lsl.w	r2, r2, r6
 80004d8:	fa00 f306 	lsl.w	r3, r0, r6
 80004dc:	d908      	bls.n	80004f0 <__udivmoddi4+0x220>
 80004de:	1861      	adds	r1, r4, r1
 80004e0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e4:	d248      	bcs.n	8000578 <__udivmoddi4+0x2a8>
 80004e6:	458a      	cmp	sl, r1
 80004e8:	d946      	bls.n	8000578 <__udivmoddi4+0x2a8>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4421      	add	r1, r4
 80004f0:	eba1 010a 	sub.w	r1, r1, sl
 80004f4:	b2bf      	uxth	r7, r7
 80004f6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004fa:	fb0e 1110 	mls	r1, lr, r0, r1
 80004fe:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000502:	fb00 f808 	mul.w	r8, r0, r8
 8000506:	45b8      	cmp	r8, r7
 8000508:	d907      	bls.n	800051a <__udivmoddi4+0x24a>
 800050a:	19e7      	adds	r7, r4, r7
 800050c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000510:	d22e      	bcs.n	8000570 <__udivmoddi4+0x2a0>
 8000512:	45b8      	cmp	r8, r7
 8000514:	d92c      	bls.n	8000570 <__udivmoddi4+0x2a0>
 8000516:	3802      	subs	r0, #2
 8000518:	4427      	add	r7, r4
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	eba7 0708 	sub.w	r7, r7, r8
 8000522:	fba0 8902 	umull	r8, r9, r0, r2
 8000526:	454f      	cmp	r7, r9
 8000528:	46c6      	mov	lr, r8
 800052a:	4649      	mov	r1, r9
 800052c:	d31a      	bcc.n	8000564 <__udivmoddi4+0x294>
 800052e:	d017      	beq.n	8000560 <__udivmoddi4+0x290>
 8000530:	b15d      	cbz	r5, 800054a <__udivmoddi4+0x27a>
 8000532:	ebb3 020e 	subs.w	r2, r3, lr
 8000536:	eb67 0701 	sbc.w	r7, r7, r1
 800053a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800053e:	40f2      	lsrs	r2, r6
 8000540:	ea4c 0202 	orr.w	r2, ip, r2
 8000544:	40f7      	lsrs	r7, r6
 8000546:	e9c5 2700 	strd	r2, r7, [r5]
 800054a:	2600      	movs	r6, #0
 800054c:	4631      	mov	r1, r6
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e70b      	b.n	8000370 <__udivmoddi4+0xa0>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e9      	b.n	8000330 <__udivmoddi4+0x60>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fd      	b.n	800035c <__udivmoddi4+0x8c>
 8000560:	4543      	cmp	r3, r8
 8000562:	d2e5      	bcs.n	8000530 <__udivmoddi4+0x260>
 8000564:	ebb8 0e02 	subs.w	lr, r8, r2
 8000568:	eb69 0104 	sbc.w	r1, r9, r4
 800056c:	3801      	subs	r0, #1
 800056e:	e7df      	b.n	8000530 <__udivmoddi4+0x260>
 8000570:	4608      	mov	r0, r1
 8000572:	e7d2      	b.n	800051a <__udivmoddi4+0x24a>
 8000574:	4660      	mov	r0, ip
 8000576:	e78d      	b.n	8000494 <__udivmoddi4+0x1c4>
 8000578:	4681      	mov	r9, r0
 800057a:	e7b9      	b.n	80004f0 <__udivmoddi4+0x220>
 800057c:	4666      	mov	r6, ip
 800057e:	e775      	b.n	800046c <__udivmoddi4+0x19c>
 8000580:	4630      	mov	r0, r6
 8000582:	e74a      	b.n	800041a <__udivmoddi4+0x14a>
 8000584:	f1ac 0c02 	sub.w	ip, ip, #2
 8000588:	4439      	add	r1, r7
 800058a:	e713      	b.n	80003b4 <__udivmoddi4+0xe4>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	e724      	b.n	80003dc <__udivmoddi4+0x10c>
 8000592:	bf00      	nop

08000594 <__aeabi_idiv0>:
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop

08000598 <delay_us>:
#include "delay.h"

void delay_us(uint16_t us){
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3,0);
 80005a2:	4b09      	ldr	r3, [pc, #36]	; (80005c8 <delay_us+0x30>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	2200      	movs	r2, #0
 80005a8:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim3) < us);
 80005aa:	bf00      	nop
 80005ac:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <delay_us+0x30>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005b2:	88fb      	ldrh	r3, [r7, #6]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d3f9      	bcc.n	80005ac <delay_us+0x14>
}
 80005b8:	bf00      	nop
 80005ba:	bf00      	nop
 80005bc:	370c      	adds	r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	2001351c 	.word	0x2001351c

080005cc <enc28j60ReadOp>:
//
//#define enc28j60_rx() enc28j60_rxtx(0xff)
//#define enc28j60_tx(data) enc28j60_rxtx(data)

uint8_t enc28j60ReadOp(uint8_t op, uint8_t address)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	460a      	mov	r2, r1
 80005d6:	71fb      	strb	r3, [r7, #7]
 80005d8:	4613      	mov	r3, r2
 80005da:	71bb      	strb	r3, [r7, #6]
	uint8_t spiData[2];
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 80005dc:	2200      	movs	r2, #0
 80005de:	2180      	movs	r1, #128	; 0x80
 80005e0:	4819      	ldr	r0, [pc, #100]	; (8000648 <enc28j60ReadOp+0x7c>)
 80005e2:	f002 ff25 	bl	8003430 <HAL_GPIO_WritePin>
	spiData[0] = (op| (address & ADDR_MASK));
 80005e6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80005ea:	f003 031f 	and.w	r3, r3, #31
 80005ee:	b25a      	sxtb	r2, r3
 80005f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f4:	4313      	orrs	r3, r2
 80005f6:	b25b      	sxtb	r3, r3
 80005f8:	b2db      	uxtb	r3, r3
 80005fa:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&hspi1, spiData, 1, 100);
 80005fc:	f107 010c 	add.w	r1, r7, #12
 8000600:	2364      	movs	r3, #100	; 0x64
 8000602:	2201      	movs	r2, #1
 8000604:	4811      	ldr	r0, [pc, #68]	; (800064c <enc28j60ReadOp+0x80>)
 8000606:	f003 fc5c 	bl	8003ec2 <HAL_SPI_Transmit>
	if(address & 0x80)
 800060a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800060e:	2b00      	cmp	r3, #0
 8000610:	da07      	bge.n	8000622 <enc28j60ReadOp+0x56>
	{
		//HAL_SPI_Transmit(&hspi1, spiData, 1, 100);
		HAL_SPI_Receive(&hspi1, &spiData[1], 1, 100);
 8000612:	f107 030c 	add.w	r3, r7, #12
 8000616:	1c59      	adds	r1, r3, #1
 8000618:	2364      	movs	r3, #100	; 0x64
 800061a:	2201      	movs	r2, #1
 800061c:	480b      	ldr	r0, [pc, #44]	; (800064c <enc28j60ReadOp+0x80>)
 800061e:	f003 fd8c 	bl	800413a <HAL_SPI_Receive>
	}
	HAL_SPI_Receive(&hspi1, &spiData[1], 1, 100);
 8000622:	f107 030c 	add.w	r3, r7, #12
 8000626:	1c59      	adds	r1, r3, #1
 8000628:	2364      	movs	r3, #100	; 0x64
 800062a:	2201      	movs	r2, #1
 800062c:	4807      	ldr	r0, [pc, #28]	; (800064c <enc28j60ReadOp+0x80>)
 800062e:	f003 fd84 	bl	800413a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 8000632:	2201      	movs	r2, #1
 8000634:	2180      	movs	r1, #128	; 0x80
 8000636:	4804      	ldr	r0, [pc, #16]	; (8000648 <enc28j60ReadOp+0x7c>)
 8000638:	f002 fefa 	bl	8003430 <HAL_GPIO_WritePin>

	return spiData[1];
 800063c:	7b7b      	ldrb	r3, [r7, #13]
}
 800063e:	4618      	mov	r0, r3
 8000640:	3710      	adds	r7, #16
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40020c00 	.word	0x40020c00
 800064c:	200139a0 	.word	0x200139a0

08000650 <enc28j60WriteOp>:

void enc28j60WriteOp(uint8_t op, uint8_t address, uint8_t data)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	4603      	mov	r3, r0
 8000658:	71fb      	strb	r3, [r7, #7]
 800065a:	460b      	mov	r3, r1
 800065c:	71bb      	strb	r3, [r7, #6]
 800065e:	4613      	mov	r3, r2
 8000660:	717b      	strb	r3, [r7, #5]
	uint8_t spiData[2];
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	2180      	movs	r1, #128	; 0x80
 8000666:	4810      	ldr	r0, [pc, #64]	; (80006a8 <enc28j60WriteOp+0x58>)
 8000668:	f002 fee2 	bl	8003430 <HAL_GPIO_WritePin>
	spiData[0] = (op| (address & ADDR_MASK)); //((oper<<5)&0xE0)|(addr & ADDR_MASK);
 800066c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000670:	f003 031f 	and.w	r3, r3, #31
 8000674:	b25a      	sxtb	r2, r3
 8000676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067a:	4313      	orrs	r3, r2
 800067c:	b25b      	sxtb	r3, r3
 800067e:	b2db      	uxtb	r3, r3
 8000680:	733b      	strb	r3, [r7, #12]
	spiData[1] = data;
 8000682:	797b      	ldrb	r3, [r7, #5]
 8000684:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi1, spiData, 2, 100);
 8000686:	f107 010c 	add.w	r1, r7, #12
 800068a:	2364      	movs	r3, #100	; 0x64
 800068c:	2202      	movs	r2, #2
 800068e:	4807      	ldr	r0, [pc, #28]	; (80006ac <enc28j60WriteOp+0x5c>)
 8000690:	f003 fc17 	bl	8003ec2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 8000694:	2201      	movs	r2, #1
 8000696:	2180      	movs	r1, #128	; 0x80
 8000698:	4803      	ldr	r0, [pc, #12]	; (80006a8 <enc28j60WriteOp+0x58>)
 800069a:	f002 fec9 	bl	8003430 <HAL_GPIO_WritePin>
}
 800069e:	bf00      	nop
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40020c00 	.word	0x40020c00
 80006ac:	200139a0 	.word	0x200139a0

080006b0 <enc28j60ReadBuffer>:

void enc28j60ReadBuffer(uint16_t len, uint8_t* data)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	4603      	mov	r3, r0
 80006b8:	6039      	str	r1, [r7, #0]
 80006ba:	80fb      	strh	r3, [r7, #6]
		uint8_t spiData[2];
		HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7,GPIO_PIN_RESET);
 80006bc:	2200      	movs	r2, #0
 80006be:	2180      	movs	r1, #128	; 0x80
 80006c0:	480d      	ldr	r0, [pc, #52]	; (80006f8 <enc28j60ReadBuffer+0x48>)
 80006c2:	f002 feb5 	bl	8003430 <HAL_GPIO_WritePin>
		spiData[0] = ENC28J60_READ_BUF_MEM;
 80006c6:	233a      	movs	r3, #58	; 0x3a
 80006c8:	733b      	strb	r3, [r7, #12]
//		enc28j60_select();
		HAL_SPI_Transmit(&hspi1, spiData, 1, 100);
 80006ca:	f107 010c 	add.w	r1, r7, #12
 80006ce:	2364      	movs	r3, #100	; 0x64
 80006d0:	2201      	movs	r2, #1
 80006d2:	480a      	ldr	r0, [pc, #40]	; (80006fc <enc28j60ReadBuffer+0x4c>)
 80006d4:	f003 fbf5 	bl	8003ec2 <HAL_SPI_Transmit>
//		enc28j60_tx(ENC28J60_READ_BUF_MEM);
//		while(len--)
//		{
			 HAL_SPI_Receive(&hspi1, data, len, 100);
 80006d8:	88fa      	ldrh	r2, [r7, #6]
 80006da:	2364      	movs	r3, #100	; 0x64
 80006dc:	6839      	ldr	r1, [r7, #0]
 80006de:	4807      	ldr	r0, [pc, #28]	; (80006fc <enc28j60ReadBuffer+0x4c>)
 80006e0:	f003 fd2b 	bl	800413a <HAL_SPI_Receive>
//		}
		HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7,GPIO_PIN_SET);
 80006e4:	2201      	movs	r2, #1
 80006e6:	2180      	movs	r1, #128	; 0x80
 80006e8:	4803      	ldr	r0, [pc, #12]	; (80006f8 <enc28j60ReadBuffer+0x48>)
 80006ea:	f002 fea1 	bl	8003430 <HAL_GPIO_WritePin>
//		enc28j60_release();
}
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40020c00 	.word	0x40020c00
 80006fc:	200139a0 	.word	0x200139a0

08000700 <enc28j60WriteBuffer>:

void enc28j60WriteBuffer(uint16_t len, uint8_t* data)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	4603      	mov	r3, r0
 8000708:	6039      	str	r1, [r7, #0]
 800070a:	80fb      	strh	r3, [r7, #6]
		uint8_t spiData[2];
		HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7,GPIO_PIN_RESET);
 800070c:	2200      	movs	r2, #0
 800070e:	2180      	movs	r1, #128	; 0x80
 8000710:	480d      	ldr	r0, [pc, #52]	; (8000748 <enc28j60WriteBuffer+0x48>)
 8000712:	f002 fe8d 	bl	8003430 <HAL_GPIO_WritePin>
//		enc28j60_select();
		spiData[0] = ENC28J60_WRITE_BUF_MEM;
 8000716:	237a      	movs	r3, #122	; 0x7a
 8000718:	733b      	strb	r3, [r7, #12]
		HAL_SPI_Transmit(&hspi1, spiData, 1, 100);
 800071a:	f107 010c 	add.w	r1, r7, #12
 800071e:	2364      	movs	r3, #100	; 0x64
 8000720:	2201      	movs	r2, #1
 8000722:	480a      	ldr	r0, [pc, #40]	; (800074c <enc28j60WriteBuffer+0x4c>)
 8000724:	f003 fbcd 	bl	8003ec2 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi1, data, len, 100);
 8000728:	88fa      	ldrh	r2, [r7, #6]
 800072a:	2364      	movs	r3, #100	; 0x64
 800072c:	6839      	ldr	r1, [r7, #0]
 800072e:	4807      	ldr	r0, [pc, #28]	; (800074c <enc28j60WriteBuffer+0x4c>)
 8000730:	f003 fbc7 	bl	8003ec2 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 8000734:	2201      	movs	r2, #1
 8000736:	2180      	movs	r1, #128	; 0x80
 8000738:	4803      	ldr	r0, [pc, #12]	; (8000748 <enc28j60WriteBuffer+0x48>)
 800073a:	f002 fe79 	bl	8003430 <HAL_GPIO_WritePin>
//			HAL_SPI_Transmit(&hspi1, data++, len, 100);
////			enc28j60_tx(*(data++));
//		}
//		HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7,GPIO_PIN_SET);
//		enc28j60_release();
}
 800073e:	bf00      	nop
 8000740:	3710      	adds	r7, #16
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40020c00 	.word	0x40020c00
 800074c:	200139a0 	.word	0x200139a0

08000750 <enc28j60SetBank>:

void enc28j60SetBank(uint8_t address)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	71fb      	strb	r3, [r7, #7]
        // set the bank (if needed)
        if((address & BANK_MASK) != Enc28j60Bank)
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8000760:	4a0e      	ldr	r2, [pc, #56]	; (800079c <enc28j60SetBank+0x4c>)
 8000762:	7812      	ldrb	r2, [r2, #0]
 8000764:	4293      	cmp	r3, r2
 8000766:	d015      	beq.n	8000794 <enc28j60SetBank+0x44>
        {
                // set the bank
                enc28j60WriteOp(ENC28J60_BIT_FIELD_CLR, ECON1, (ECON1_BSEL1|ECON1_BSEL0));
 8000768:	2203      	movs	r2, #3
 800076a:	211f      	movs	r1, #31
 800076c:	20a0      	movs	r0, #160	; 0xa0
 800076e:	f7ff ff6f 	bl	8000650 <enc28j60WriteOp>
                enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, ECON1, (address & BANK_MASK)>>5);
 8000772:	79fb      	ldrb	r3, [r7, #7]
 8000774:	115b      	asrs	r3, r3, #5
 8000776:	b2db      	uxtb	r3, r3
 8000778:	f003 0303 	and.w	r3, r3, #3
 800077c:	b2db      	uxtb	r3, r3
 800077e:	461a      	mov	r2, r3
 8000780:	211f      	movs	r1, #31
 8000782:	2080      	movs	r0, #128	; 0x80
 8000784:	f7ff ff64 	bl	8000650 <enc28j60WriteOp>
                Enc28j60Bank = (address & BANK_MASK);
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800078e:	b2da      	uxtb	r2, r3
 8000790:	4b02      	ldr	r3, [pc, #8]	; (800079c <enc28j60SetBank+0x4c>)
 8000792:	701a      	strb	r2, [r3, #0]
        }
}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	200000a8 	.word	0x200000a8

080007a0 <enc28j60Read>:

uint8_t enc28j60Read(uint8_t address)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]
        // set the bank
        enc28j60SetBank(address);
 80007aa:	79fb      	ldrb	r3, [r7, #7]
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff ffcf 	bl	8000750 <enc28j60SetBank>
        // do the read
        return enc28j60ReadOp(ENC28J60_READ_CTRL_REG, address);
 80007b2:	79fb      	ldrb	r3, [r7, #7]
 80007b4:	4619      	mov	r1, r3
 80007b6:	2000      	movs	r0, #0
 80007b8:	f7ff ff08 	bl	80005cc <enc28j60ReadOp>
 80007bc:	4603      	mov	r3, r0
}
 80007be:	4618      	mov	r0, r3
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <enc28j60Write>:

void enc28j60Write(uint8_t address, uint8_t data)
{
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b082      	sub	sp, #8
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	4603      	mov	r3, r0
 80007ce:	460a      	mov	r2, r1
 80007d0:	71fb      	strb	r3, [r7, #7]
 80007d2:	4613      	mov	r3, r2
 80007d4:	71bb      	strb	r3, [r7, #6]
        // set the bank
        enc28j60SetBank(address);
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff ffb9 	bl	8000750 <enc28j60SetBank>
        // do the write
        enc28j60WriteOp(ENC28J60_WRITE_CTRL_REG, address, data);
 80007de:	79ba      	ldrb	r2, [r7, #6]
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	4619      	mov	r1, r3
 80007e4:	2040      	movs	r0, #64	; 0x40
 80007e6:	f7ff ff33 	bl	8000650 <enc28j60WriteOp>
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <enc28j60PhyWrite>:

void enc28j60PhyWrite(uint8_t address, uint16_t data)
{
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b082      	sub	sp, #8
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	4603      	mov	r3, r0
 80007fa:	460a      	mov	r2, r1
 80007fc:	71fb      	strb	r3, [r7, #7]
 80007fe:	4613      	mov	r3, r2
 8000800:	80bb      	strh	r3, [r7, #4]
        // set the PHY register address
        enc28j60Write(MIREGADR, address);
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	4619      	mov	r1, r3
 8000806:	20d4      	movs	r0, #212	; 0xd4
 8000808:	f7ff ffdd 	bl	80007c6 <enc28j60Write>
        // write the PHY data
        enc28j60Write(MIWRL, data);
 800080c:	88bb      	ldrh	r3, [r7, #4]
 800080e:	b2db      	uxtb	r3, r3
 8000810:	4619      	mov	r1, r3
 8000812:	20d6      	movs	r0, #214	; 0xd6
 8000814:	f7ff ffd7 	bl	80007c6 <enc28j60Write>
        enc28j60Write(MIWRH, data>>8);
 8000818:	88bb      	ldrh	r3, [r7, #4]
 800081a:	0a1b      	lsrs	r3, r3, #8
 800081c:	b29b      	uxth	r3, r3
 800081e:	b2db      	uxtb	r3, r3
 8000820:	4619      	mov	r1, r3
 8000822:	20d7      	movs	r0, #215	; 0xd7
 8000824:	f7ff ffcf 	bl	80007c6 <enc28j60Write>
        // wait until the PHY write completes
        while(enc28j60Read(MISTAT) & MISTAT_BUSY){
 8000828:	e002      	b.n	8000830 <enc28j60PhyWrite+0x3e>
                //delayMicroseconds(15);
        	delay_us(15);
 800082a:	200f      	movs	r0, #15
 800082c:	f7ff feb4 	bl	8000598 <delay_us>
        while(enc28j60Read(MISTAT) & MISTAT_BUSY){
 8000830:	20ea      	movs	r0, #234	; 0xea
 8000832:	f7ff ffb5 	bl	80007a0 <enc28j60Read>
 8000836:	4603      	mov	r3, r0
 8000838:	f003 0301 	and.w	r3, r3, #1
 800083c:	2b00      	cmp	r3, #0
 800083e:	d1f4      	bne.n	800082a <enc28j60PhyWrite+0x38>

        }
}
 8000840:	bf00      	nop
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <enc28j60clkout>:

void enc28j60clkout(uint8_t clk)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	b082      	sub	sp, #8
 800084e:	af00      	add	r7, sp, #0
 8000850:	4603      	mov	r3, r0
 8000852:	71fb      	strb	r3, [r7, #7]
    //setup clkout: 2 is 12.5MHz:
	enc28j60Write(ECOCON, clk & 0x7);
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	b2db      	uxtb	r3, r3
 800085c:	4619      	mov	r1, r3
 800085e:	2075      	movs	r0, #117	; 0x75
 8000860:	f7ff ffb1 	bl	80007c6 <enc28j60Write>
}
 8000864:	bf00      	nop
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}

0800086c <enc28j60Init>:

void enc28j60Init(uint8_t* macaddr)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 8000874:	2201      	movs	r2, #1
 8000876:	2180      	movs	r1, #128	; 0x80
 8000878:	4856      	ldr	r0, [pc, #344]	; (80009d4 <enc28j60Init+0x168>)
 800087a:	f002 fdd9 	bl	8003430 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800087e:	2001      	movs	r0, #1
 8000880:	f001 fe88 	bl	8002594 <HAL_Delay>
	// perform system reset
	enc28j60WriteOp(ENC28J60_SOFT_RESET, 0, ENC28J60_SOFT_RESET);
 8000884:	22ff      	movs	r2, #255	; 0xff
 8000886:	2100      	movs	r1, #0
 8000888:	20ff      	movs	r0, #255	; 0xff
 800088a:	f7ff fee1 	bl	8000650 <enc28j60WriteOp>
	HAL_Delay(50);
 800088e:	2032      	movs	r0, #50	; 0x32
 8000890:	f001 fe80 	bl	8002594 <HAL_Delay>

	// initialize receive buffer
	// 16-bit transfers, must write low byte first
	// set receive buffer start address
	NextPacketPtr = RXSTART_INIT;
 8000894:	4b50      	ldr	r3, [pc, #320]	; (80009d8 <enc28j60Init+0x16c>)
 8000896:	2200      	movs	r2, #0
 8000898:	801a      	strh	r2, [r3, #0]
        // Rx start
	enc28j60Write(ERXSTL, RXSTART_INIT&0xFF);
 800089a:	2100      	movs	r1, #0
 800089c:	2008      	movs	r0, #8
 800089e:	f7ff ff92 	bl	80007c6 <enc28j60Write>
	enc28j60Write(ERXSTH, RXSTART_INIT>>8);
 80008a2:	2100      	movs	r1, #0
 80008a4:	2009      	movs	r0, #9
 80008a6:	f7ff ff8e 	bl	80007c6 <enc28j60Write>
	// set receive pointer address
	enc28j60Write(ERXRDPTL, RXSTART_INIT&0xFF);
 80008aa:	2100      	movs	r1, #0
 80008ac:	200c      	movs	r0, #12
 80008ae:	f7ff ff8a 	bl	80007c6 <enc28j60Write>
	enc28j60Write(ERXRDPTH, RXSTART_INIT>>8);
 80008b2:	2100      	movs	r1, #0
 80008b4:	200d      	movs	r0, #13
 80008b6:	f7ff ff86 	bl	80007c6 <enc28j60Write>
	// RX end
	enc28j60Write(ERXNDL, RXSTOP_INIT&0xFF);
 80008ba:	21fe      	movs	r1, #254	; 0xfe
 80008bc:	200a      	movs	r0, #10
 80008be:	f7ff ff82 	bl	80007c6 <enc28j60Write>
	enc28j60Write(ERXNDH, RXSTOP_INIT>>8);
 80008c2:	2119      	movs	r1, #25
 80008c4:	200b      	movs	r0, #11
 80008c6:	f7ff ff7e 	bl	80007c6 <enc28j60Write>
	// TX start
	enc28j60Write(ETXSTL, TXSTART_INIT&0xFF);
 80008ca:	21ff      	movs	r1, #255	; 0xff
 80008cc:	2004      	movs	r0, #4
 80008ce:	f7ff ff7a 	bl	80007c6 <enc28j60Write>
	enc28j60Write(ETXSTH, TXSTART_INIT>>8);
 80008d2:	2119      	movs	r1, #25
 80008d4:	2005      	movs	r0, #5
 80008d6:	f7ff ff76 	bl	80007c6 <enc28j60Write>
	// TX end
	enc28j60Write(ETXNDL, TXSTOP_INIT&0xFF);
 80008da:	21ff      	movs	r1, #255	; 0xff
 80008dc:	2006      	movs	r0, #6
 80008de:	f7ff ff72 	bl	80007c6 <enc28j60Write>
	enc28j60Write(ETXNDH, TXSTOP_INIT>>8);
 80008e2:	211f      	movs	r1, #31
 80008e4:	2007      	movs	r0, #7
 80008e6:	f7ff ff6e 	bl	80007c6 <enc28j60Write>
        // Type     ETH.DST
        // ARP      BROADCAST
        // 06 08 -- ff ff ff ff ff ff -> ip checksum for theses bytes=f7f9
        // in binary these poitions are:11 0000 0011 1111
        // This is hex 303F->EPMM0=0x3f,EPMM1=0x30
	enc28j60Write(ERXFCON, ERXFCON_UCEN|ERXFCON_CRCEN|ERXFCON_PMEN);
 80008ea:	21b0      	movs	r1, #176	; 0xb0
 80008ec:	2038      	movs	r0, #56	; 0x38
 80008ee:	f7ff ff6a 	bl	80007c6 <enc28j60Write>
	enc28j60Write(EPMM0, 0x3f);
 80008f2:	213f      	movs	r1, #63	; 0x3f
 80008f4:	2028      	movs	r0, #40	; 0x28
 80008f6:	f7ff ff66 	bl	80007c6 <enc28j60Write>
	enc28j60Write(EPMM1, 0x30);
 80008fa:	2130      	movs	r1, #48	; 0x30
 80008fc:	2029      	movs	r0, #41	; 0x29
 80008fe:	f7ff ff62 	bl	80007c6 <enc28j60Write>
	enc28j60Write(EPMCSL, 0xf9);
 8000902:	21f9      	movs	r1, #249	; 0xf9
 8000904:	2030      	movs	r0, #48	; 0x30
 8000906:	f7ff ff5e 	bl	80007c6 <enc28j60Write>
	enc28j60Write(EPMCSH, 0xf7);
 800090a:	21f7      	movs	r1, #247	; 0xf7
 800090c:	2031      	movs	r0, #49	; 0x31
 800090e:	f7ff ff5a 	bl	80007c6 <enc28j60Write>
        //
        //
	// do bank 2 stuff
	// enable MAC receive
	enc28j60Write(MACON1, MACON1_MARXEN|MACON1_TXPAUS|MACON1_RXPAUS);
 8000912:	210d      	movs	r1, #13
 8000914:	20c0      	movs	r0, #192	; 0xc0
 8000916:	f7ff ff56 	bl	80007c6 <enc28j60Write>
	// bring MAC out of reset
	enc28j60Write(MACON2, 0x00);
 800091a:	2100      	movs	r1, #0
 800091c:	20c1      	movs	r0, #193	; 0xc1
 800091e:	f7ff ff52 	bl	80007c6 <enc28j60Write>
	// enable automatic padding to 60bytes and CRC operations
	enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, MACON3, MACON3_PADCFG0|MACON3_TXCRCEN|MACON3_FRMLNEN);
 8000922:	2232      	movs	r2, #50	; 0x32
 8000924:	21c2      	movs	r1, #194	; 0xc2
 8000926:	2080      	movs	r0, #128	; 0x80
 8000928:	f7ff fe92 	bl	8000650 <enc28j60WriteOp>
	// set inter-frame gap (non-back-to-back)
	enc28j60Write(MAIPGL, 0x12);
 800092c:	2112      	movs	r1, #18
 800092e:	20c6      	movs	r0, #198	; 0xc6
 8000930:	f7ff ff49 	bl	80007c6 <enc28j60Write>
	enc28j60Write(MAIPGH, 0x0C);
 8000934:	210c      	movs	r1, #12
 8000936:	20c7      	movs	r0, #199	; 0xc7
 8000938:	f7ff ff45 	bl	80007c6 <enc28j60Write>
	// set inter-frame gap (back-to-back)
	enc28j60Write(MABBIPG, 0x12);
 800093c:	2112      	movs	r1, #18
 800093e:	20c4      	movs	r0, #196	; 0xc4
 8000940:	f7ff ff41 	bl	80007c6 <enc28j60Write>
	// Set the maximum packet size which the controller will accept
        // Do not send packets longer than MAX_FRAMELEN:
	enc28j60Write(MAMXFLL, MAX_FRAMELEN&0xFF);
 8000944:	21dc      	movs	r1, #220	; 0xdc
 8000946:	20ca      	movs	r0, #202	; 0xca
 8000948:	f7ff ff3d 	bl	80007c6 <enc28j60Write>
	enc28j60Write(MAMXFLH, MAX_FRAMELEN>>8);
 800094c:	2105      	movs	r1, #5
 800094e:	20cb      	movs	r0, #203	; 0xcb
 8000950:	f7ff ff39 	bl	80007c6 <enc28j60Write>
	// do bank 3 stuff
        // write MAC address
        // NOTE: MAC address in ENC28J60 is byte-backward
        enc28j60Write(MAADR5, macaddr[0]);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	4619      	mov	r1, r3
 800095a:	20e4      	movs	r0, #228	; 0xe4
 800095c:	f7ff ff33 	bl	80007c6 <enc28j60Write>
        enc28j60Write(MAADR4, macaddr[1]);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3301      	adds	r3, #1
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	4619      	mov	r1, r3
 8000968:	20e5      	movs	r0, #229	; 0xe5
 800096a:	f7ff ff2c 	bl	80007c6 <enc28j60Write>
        enc28j60Write(MAADR3, macaddr[2]);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	3302      	adds	r3, #2
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	4619      	mov	r1, r3
 8000976:	20e2      	movs	r0, #226	; 0xe2
 8000978:	f7ff ff25 	bl	80007c6 <enc28j60Write>
        enc28j60Write(MAADR2, macaddr[3]);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	3303      	adds	r3, #3
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	4619      	mov	r1, r3
 8000984:	20e3      	movs	r0, #227	; 0xe3
 8000986:	f7ff ff1e 	bl	80007c6 <enc28j60Write>
        enc28j60Write(MAADR1, macaddr[4]);
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	3304      	adds	r3, #4
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	4619      	mov	r1, r3
 8000992:	20e0      	movs	r0, #224	; 0xe0
 8000994:	f7ff ff17 	bl	80007c6 <enc28j60Write>
        enc28j60Write(MAADR0, macaddr[5]);
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3305      	adds	r3, #5
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	4619      	mov	r1, r3
 80009a0:	20e1      	movs	r0, #225	; 0xe1
 80009a2:	f7ff ff10 	bl	80007c6 <enc28j60Write>
	// no loopback of transmitted frames
	enc28j60PhyWrite(PHCON2, PHCON2_HDLDIS);
 80009a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009aa:	2010      	movs	r0, #16
 80009ac:	f7ff ff21 	bl	80007f2 <enc28j60PhyWrite>
	// switch to bank 0
	enc28j60SetBank(ECON1);
 80009b0:	201f      	movs	r0, #31
 80009b2:	f7ff fecd 	bl	8000750 <enc28j60SetBank>
	// enable interrutps
	enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, EIE, EIE_INTIE|EIE_PKTIE);
 80009b6:	22c0      	movs	r2, #192	; 0xc0
 80009b8:	211b      	movs	r1, #27
 80009ba:	2080      	movs	r0, #128	; 0x80
 80009bc:	f7ff fe48 	bl	8000650 <enc28j60WriteOp>
	// enable packet reception
	enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, ECON1, ECON1_RXEN);
 80009c0:	2204      	movs	r2, #4
 80009c2:	211f      	movs	r1, #31
 80009c4:	2080      	movs	r0, #128	; 0x80
 80009c6:	f7ff fe43 	bl	8000650 <enc28j60WriteOp>
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40020c00 	.word	0x40020c00
 80009d8:	200000aa 	.word	0x200000aa

080009dc <enc28j60PacketSend>:
{
	return(enc28j60Read(EREVID));
}

void enc28j60PacketSend(uint16_t len, uint8_t* packet)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	6039      	str	r1, [r7, #0]
 80009e6:	80fb      	strh	r3, [r7, #6]
	// Set the write pointer to start of transmit buffer area
	enc28j60Write(EWRPTL, TXSTART_INIT&0xFF);
 80009e8:	21ff      	movs	r1, #255	; 0xff
 80009ea:	2002      	movs	r0, #2
 80009ec:	f7ff feeb 	bl	80007c6 <enc28j60Write>
	enc28j60Write(EWRPTH, TXSTART_INIT>>8);
 80009f0:	2119      	movs	r1, #25
 80009f2:	2003      	movs	r0, #3
 80009f4:	f7ff fee7 	bl	80007c6 <enc28j60Write>
	// Set the TXND pointer to correspond to the packet size given
	enc28j60Write(ETXNDL, (TXSTART_INIT+len)&0xFF);
 80009f8:	88fb      	ldrh	r3, [r7, #6]
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	3b01      	subs	r3, #1
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	4619      	mov	r1, r3
 8000a02:	2006      	movs	r0, #6
 8000a04:	f7ff fedf 	bl	80007c6 <enc28j60Write>
	enc28j60Write(ETXNDH, (TXSTART_INIT+len)>>8);
 8000a08:	88fb      	ldrh	r3, [r7, #6]
 8000a0a:	f503 53cf 	add.w	r3, r3, #6624	; 0x19e0
 8000a0e:	331f      	adds	r3, #31
 8000a10:	121b      	asrs	r3, r3, #8
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	4619      	mov	r1, r3
 8000a16:	2007      	movs	r0, #7
 8000a18:	f7ff fed5 	bl	80007c6 <enc28j60Write>
	// write per-packet control byte (0x00 means use macon3 settings)
	enc28j60WriteOp(ENC28J60_WRITE_BUF_MEM, 0, 0x00);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2100      	movs	r1, #0
 8000a20:	207a      	movs	r0, #122	; 0x7a
 8000a22:	f7ff fe15 	bl	8000650 <enc28j60WriteOp>
	// copy the packet into the transmit buffer
	enc28j60WriteBuffer(len, packet);
 8000a26:	88fb      	ldrh	r3, [r7, #6]
 8000a28:	6839      	ldr	r1, [r7, #0]
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff fe68 	bl	8000700 <enc28j60WriteBuffer>
	// send the contents of the transmit buffer onto the network
	enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, ECON1, ECON1_TXRTS);
 8000a30:	2208      	movs	r2, #8
 8000a32:	211f      	movs	r1, #31
 8000a34:	2080      	movs	r0, #128	; 0x80
 8000a36:	f7ff fe0b 	bl	8000650 <enc28j60WriteOp>
        // Reset the transmit logic problem. See Rev. B4 Silicon Errata point 12.
	if( (enc28j60Read(EIR) & EIR_TXERIF) ){
 8000a3a:	201c      	movs	r0, #28
 8000a3c:	f7ff feb0 	bl	80007a0 <enc28j60Read>
 8000a40:	4603      	mov	r3, r0
 8000a42:	f003 0302 	and.w	r3, r3, #2
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d004      	beq.n	8000a54 <enc28j60PacketSend+0x78>
                enc28j60WriteOp(ENC28J60_BIT_FIELD_CLR, ECON1, ECON1_TXRTS);
 8000a4a:	2208      	movs	r2, #8
 8000a4c:	211f      	movs	r1, #31
 8000a4e:	20a0      	movs	r0, #160	; 0xa0
 8000a50:	f7ff fdfe 	bl	8000650 <enc28j60WriteOp>
        }
}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <enc28j60PacketReceive>:
// The packet will by headed by an ethernet header.
//      maxlen  The maximum acceptable length of a retrieved packet.
//      packet  Pointer where packet data should be stored.
// Returns: Packet length in bytes if a packet was retrieved, zero otherwise.
uint16_t enc28j60PacketReceive(uint16_t maxlen, uint8_t* packet)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	6039      	str	r1, [r7, #0]
 8000a66:	80fb      	strh	r3, [r7, #6]
	uint16_t rxstat;
	uint16_t len;
	// check if a packet has been received and buffered
	//if( !(enc28j60Read(EIR) & EIR_PKTIF) ){
        // The above does not work. See Rev. B4 Silicon Errata point 6.
	if( enc28j60Read(EPKTCNT) ==0 ){
 8000a68:	2039      	movs	r0, #57	; 0x39
 8000a6a:	f7ff fe99 	bl	80007a0 <enc28j60Read>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d101      	bne.n	8000a78 <enc28j60PacketReceive+0x1c>
		return(0);
 8000a74:	2300      	movs	r3, #0
 8000a76:	e077      	b.n	8000b68 <enc28j60PacketReceive+0x10c>
        }

	// Set the read pointer to the start of the received packet
	enc28j60Write(ERDPTL, (NextPacketPtr));
 8000a78:	4b3d      	ldr	r3, [pc, #244]	; (8000b70 <enc28j60PacketReceive+0x114>)
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	4619      	mov	r1, r3
 8000a80:	2000      	movs	r0, #0
 8000a82:	f7ff fea0 	bl	80007c6 <enc28j60Write>
	enc28j60Write(ERDPTH, (NextPacketPtr)>>8);
 8000a86:	4b3a      	ldr	r3, [pc, #232]	; (8000b70 <enc28j60PacketReceive+0x114>)
 8000a88:	881b      	ldrh	r3, [r3, #0]
 8000a8a:	0a1b      	lsrs	r3, r3, #8
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	4619      	mov	r1, r3
 8000a92:	2001      	movs	r0, #1
 8000a94:	f7ff fe97 	bl	80007c6 <enc28j60Write>
	// read the next packet pointer
	NextPacketPtr  = enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0);
 8000a98:	2100      	movs	r1, #0
 8000a9a:	203a      	movs	r0, #58	; 0x3a
 8000a9c:	f7ff fd96 	bl	80005cc <enc28j60ReadOp>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	4b32      	ldr	r3, [pc, #200]	; (8000b70 <enc28j60PacketReceive+0x114>)
 8000aa6:	801a      	strh	r2, [r3, #0]
	NextPacketPtr |= enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0)<<8;
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	203a      	movs	r0, #58	; 0x3a
 8000aac:	f7ff fd8e 	bl	80005cc <enc28j60ReadOp>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	021b      	lsls	r3, r3, #8
 8000ab4:	b21a      	sxth	r2, r3
 8000ab6:	4b2e      	ldr	r3, [pc, #184]	; (8000b70 <enc28j60PacketReceive+0x114>)
 8000ab8:	881b      	ldrh	r3, [r3, #0]
 8000aba:	b21b      	sxth	r3, r3
 8000abc:	4313      	orrs	r3, r2
 8000abe:	b21b      	sxth	r3, r3
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	4b2b      	ldr	r3, [pc, #172]	; (8000b70 <enc28j60PacketReceive+0x114>)
 8000ac4:	801a      	strh	r2, [r3, #0]
	// read the packet length (see datasheet page 43)
	len  = enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0);
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	203a      	movs	r0, #58	; 0x3a
 8000aca:	f7ff fd7f 	bl	80005cc <enc28j60ReadOp>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	81fb      	strh	r3, [r7, #14]
	len |= enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0)<<8;
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	203a      	movs	r0, #58	; 0x3a
 8000ad6:	f7ff fd79 	bl	80005cc <enc28j60ReadOp>
 8000ada:	4603      	mov	r3, r0
 8000adc:	021b      	lsls	r3, r3, #8
 8000ade:	b21a      	sxth	r2, r3
 8000ae0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	b21b      	sxth	r3, r3
 8000ae8:	81fb      	strh	r3, [r7, #14]
        len-=4; //remove the CRC count
 8000aea:	89fb      	ldrh	r3, [r7, #14]
 8000aec:	3b04      	subs	r3, #4
 8000aee:	81fb      	strh	r3, [r7, #14]
	// read the receive status (see datasheet page 43)
	rxstat  = enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0);
 8000af0:	2100      	movs	r1, #0
 8000af2:	203a      	movs	r0, #58	; 0x3a
 8000af4:	f7ff fd6a 	bl	80005cc <enc28j60ReadOp>
 8000af8:	4603      	mov	r3, r0
 8000afa:	81bb      	strh	r3, [r7, #12]
	rxstat |= enc28j60ReadOp(ENC28J60_READ_BUF_MEM, 0)<<8;
 8000afc:	2100      	movs	r1, #0
 8000afe:	203a      	movs	r0, #58	; 0x3a
 8000b00:	f7ff fd64 	bl	80005cc <enc28j60ReadOp>
 8000b04:	4603      	mov	r3, r0
 8000b06:	021b      	lsls	r3, r3, #8
 8000b08:	b21a      	sxth	r2, r3
 8000b0a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	b21b      	sxth	r3, r3
 8000b12:	81bb      	strh	r3, [r7, #12]
	// limit retrieve length
        if (len>maxlen-1){
 8000b14:	88fa      	ldrh	r2, [r7, #6]
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	d802      	bhi.n	8000b22 <enc28j60PacketReceive+0xc6>
                len=maxlen-1;
 8000b1c:	88fb      	ldrh	r3, [r7, #6]
 8000b1e:	3b01      	subs	r3, #1
 8000b20:	81fb      	strh	r3, [r7, #14]
        }
        // check CRC and symbol errors (see datasheet page 44, table 7-3):
        // The ERXFCON.CRCEN is set by default. Normally we should not
        // need to check this.
        if ((rxstat & 0x80)==0){
 8000b22:	89bb      	ldrh	r3, [r7, #12]
 8000b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d102      	bne.n	8000b32 <enc28j60PacketReceive+0xd6>
                // invalid
                len=0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	81fb      	strh	r3, [r7, #14]
 8000b30:	e004      	b.n	8000b3c <enc28j60PacketReceive+0xe0>
        }else{
                // copy the packet from the receive buffer
                enc28j60ReadBuffer(len, packet);
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	6839      	ldr	r1, [r7, #0]
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff fdba 	bl	80006b0 <enc28j60ReadBuffer>
        }
	// Move the RX read pointer to the start of the next received packet
	// This frees the memory we just read out
	enc28j60Write(ERXRDPTL, (NextPacketPtr));
 8000b3c:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <enc28j60PacketReceive+0x114>)
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	4619      	mov	r1, r3
 8000b44:	200c      	movs	r0, #12
 8000b46:	f7ff fe3e 	bl	80007c6 <enc28j60Write>
	enc28j60Write(ERXRDPTH, (NextPacketPtr)>>8);
 8000b4a:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <enc28j60PacketReceive+0x114>)
 8000b4c:	881b      	ldrh	r3, [r3, #0]
 8000b4e:	0a1b      	lsrs	r3, r3, #8
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	4619      	mov	r1, r3
 8000b56:	200d      	movs	r0, #13
 8000b58:	f7ff fe35 	bl	80007c6 <enc28j60Write>
	// decrement the packet counter indicate we are done with this packet
	enc28j60WriteOp(ENC28J60_BIT_FIELD_SET, ECON2, ECON2_PKTDEC);
 8000b5c:	2240      	movs	r2, #64	; 0x40
 8000b5e:	211e      	movs	r1, #30
 8000b60:	2080      	movs	r0, #128	; 0x80
 8000b62:	f7ff fd75 	bl	8000650 <enc28j60WriteOp>
	return(len);
 8000b66:	89fb      	ldrh	r3, [r7, #14]
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3710      	adds	r7, #16
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	200000aa 	.word	0x200000aa

08000b74 <checksum>:
//
// For more information on how this algorithm works see:
// http://www.netfor2.com/checksum.html
// http://www.msc.uky.edu/ken/cs471/notes/chap3.htm
// The RFC has also a C code example: http://www.faqs.org/rfcs/rfc1071.html
uint16_t checksum(uint8_t *buf, uint16_t len,uint8_t type){
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	807b      	strh	r3, [r7, #2]
 8000b80:	4613      	mov	r3, r2
 8000b82:	707b      	strb	r3, [r7, #1]
        // type 0=ip
        //      1=udp
        //      2=tcp
        uint32_t sum = 0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60fb      	str	r3, [r7, #12]

        //if(type==0){
        //        // do not add anything
        //}
        if(type==1){
 8000b88:	787b      	ldrb	r3, [r7, #1]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d107      	bne.n	8000b9e <checksum+0x2a>
                sum+=IP_PROTO_UDP_V; // protocol udp
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	3311      	adds	r3, #17
 8000b92:	60fb      	str	r3, [r7, #12]
                // the length here is the length of udp (data+header len)
                // =length given to this function - (IP.scr+IP.dst length)
                sum+=len-8; // = real tcp len
 8000b94:	887a      	ldrh	r2, [r7, #2]
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	4413      	add	r3, r2
 8000b9a:	3b08      	subs	r3, #8
 8000b9c:	60fb      	str	r3, [r7, #12]
        }
        if(type==2){
 8000b9e:	787b      	ldrb	r3, [r7, #1]
 8000ba0:	2b02      	cmp	r3, #2
 8000ba2:	d119      	bne.n	8000bd8 <checksum+0x64>
                sum+=IP_PROTO_TCP_V;
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	3306      	adds	r3, #6
 8000ba8:	60fb      	str	r3, [r7, #12]
                // the length here is the length of tcp (data+header len)
                // =length given to this function - (IP.scr+IP.dst length)
                sum+=len-8; // = real tcp len
 8000baa:	887a      	ldrh	r2, [r7, #2]
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	4413      	add	r3, r2
 8000bb0:	3b08      	subs	r3, #8
 8000bb2:	60fb      	str	r3, [r7, #12]
        }
        // build the sum of 16bit words
        while(len >1){
 8000bb4:	e010      	b.n	8000bd8 <checksum+0x64>
                sum += 0xFFFF & (*buf<<8|*(buf+1));
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	021b      	lsls	r3, r3, #8
 8000bbc:	687a      	ldr	r2, [r7, #4]
 8000bbe:	3201      	adds	r2, #1
 8000bc0:	7812      	ldrb	r2, [r2, #0]
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	4413      	add	r3, r2
 8000bca:	60fb      	str	r3, [r7, #12]
                buf+=2;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	3302      	adds	r3, #2
 8000bd0:	607b      	str	r3, [r7, #4]
                len-=2;
 8000bd2:	887b      	ldrh	r3, [r7, #2]
 8000bd4:	3b02      	subs	r3, #2
 8000bd6:	807b      	strh	r3, [r7, #2]
        while(len >1){
 8000bd8:	887b      	ldrh	r3, [r7, #2]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d8eb      	bhi.n	8000bb6 <checksum+0x42>
        }
        // if there is a byte left then add it (padded with zero)
        if (len){
 8000bde:	887b      	ldrh	r3, [r7, #2]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d00d      	beq.n	8000c00 <checksum+0x8c>
                sum += (0xFF & *buf)<<8;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	021b      	lsls	r3, r3, #8
 8000bea:	461a      	mov	r2, r3
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	4413      	add	r3, r2
 8000bf0:	60fb      	str	r3, [r7, #12]
        }
        // now calculate the sum over the bytes in the sum
        // until the result is only 16bit long
        while (sum>>16){
 8000bf2:	e005      	b.n	8000c00 <checksum+0x8c>
                sum = (sum & 0xFFFF)+(sum >> 16);
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	0c1b      	lsrs	r3, r3, #16
 8000bfc:	4413      	add	r3, r2
 8000bfe:	60fb      	str	r3, [r7, #12]
        while (sum>>16){
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	0c1b      	lsrs	r3, r3, #16
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d1f5      	bne.n	8000bf4 <checksum+0x80>
        }
        // build 1's complement:
        return( (uint16_t) sum ^ 0xFFFF);
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	43db      	mvns	r3, r3
 8000c0e:	b29b      	uxth	r3, r3
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3714      	adds	r7, #20
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <init_ip_arp_udp_tcp>:

// you must call this function once before you use any of the other functions:
void init_ip_arp_udp_tcp(uint8_t *mymac,uint8_t *myip,uint8_t wwwp){
 8000c1c:	b480      	push	{r7}
 8000c1e:	b087      	sub	sp, #28
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	4613      	mov	r3, r2
 8000c28:	71fb      	strb	r3, [r7, #7]
        uint8_t i=0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	75fb      	strb	r3, [r7, #23]
        wwwport=wwwp;
 8000c2e:	4a14      	ldr	r2, [pc, #80]	; (8000c80 <init_ip_arp_udp_tcp+0x64>)
 8000c30:	79fb      	ldrb	r3, [r7, #7]
 8000c32:	7013      	strb	r3, [r2, #0]
        while(i<4){
 8000c34:	e009      	b.n	8000c4a <init_ip_arp_udp_tcp+0x2e>
                ipaddr[i]=myip[i];
 8000c36:	7dfb      	ldrb	r3, [r7, #23]
 8000c38:	68ba      	ldr	r2, [r7, #8]
 8000c3a:	441a      	add	r2, r3
 8000c3c:	7dfb      	ldrb	r3, [r7, #23]
 8000c3e:	7811      	ldrb	r1, [r2, #0]
 8000c40:	4a10      	ldr	r2, [pc, #64]	; (8000c84 <init_ip_arp_udp_tcp+0x68>)
 8000c42:	54d1      	strb	r1, [r2, r3]
                i++;
 8000c44:	7dfb      	ldrb	r3, [r7, #23]
 8000c46:	3301      	adds	r3, #1
 8000c48:	75fb      	strb	r3, [r7, #23]
        while(i<4){
 8000c4a:	7dfb      	ldrb	r3, [r7, #23]
 8000c4c:	2b03      	cmp	r3, #3
 8000c4e:	d9f2      	bls.n	8000c36 <init_ip_arp_udp_tcp+0x1a>
        }
        i=0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	75fb      	strb	r3, [r7, #23]
        while(i<6){
 8000c54:	e009      	b.n	8000c6a <init_ip_arp_udp_tcp+0x4e>
                macaddr[i]=mymac[i];
 8000c56:	7dfb      	ldrb	r3, [r7, #23]
 8000c58:	68fa      	ldr	r2, [r7, #12]
 8000c5a:	441a      	add	r2, r3
 8000c5c:	7dfb      	ldrb	r3, [r7, #23]
 8000c5e:	7811      	ldrb	r1, [r2, #0]
 8000c60:	4a09      	ldr	r2, [pc, #36]	; (8000c88 <init_ip_arp_udp_tcp+0x6c>)
 8000c62:	54d1      	strb	r1, [r2, r3]
                i++;
 8000c64:	7dfb      	ldrb	r3, [r7, #23]
 8000c66:	3301      	adds	r3, #1
 8000c68:	75fb      	strb	r3, [r7, #23]
        while(i<6){
 8000c6a:	7dfb      	ldrb	r3, [r7, #23]
 8000c6c:	2b05      	cmp	r3, #5
 8000c6e:	d9f2      	bls.n	8000c56 <init_ip_arp_udp_tcp+0x3a>
        }
}
 8000c70:	bf00      	nop
 8000c72:	bf00      	nop
 8000c74:	371c      	adds	r7, #28
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	20000000 	.word	0x20000000
 8000c84:	200000b4 	.word	0x200000b4
 8000c88:	200000ac 	.word	0x200000ac

08000c8c <eth_type_is_arp_and_my_ip>:

uint8_t eth_type_is_arp_and_my_ip(uint8_t *buf,uint16_t len){
 8000c8c:	b480      	push	{r7}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	460b      	mov	r3, r1
 8000c96:	807b      	strh	r3, [r7, #2]
        uint8_t i=0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	73fb      	strb	r3, [r7, #15]
        //
        if (len<41){
 8000c9c:	887b      	ldrh	r3, [r7, #2]
 8000c9e:	2b28      	cmp	r3, #40	; 0x28
 8000ca0:	d801      	bhi.n	8000ca6 <eth_type_is_arp_and_my_ip+0x1a>
                return(0);
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e01f      	b.n	8000ce6 <eth_type_is_arp_and_my_ip+0x5a>
        }
        if(buf[ETH_TYPE_H_P] != ETHTYPE_ARP_H_V ||
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	330c      	adds	r3, #12
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b08      	cmp	r3, #8
 8000cae:	d104      	bne.n	8000cba <eth_type_is_arp_and_my_ip+0x2e>
           buf[ETH_TYPE_L_P] != ETHTYPE_ARP_L_V){
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	330d      	adds	r3, #13
 8000cb4:	781b      	ldrb	r3, [r3, #0]
        if(buf[ETH_TYPE_H_P] != ETHTYPE_ARP_H_V ||
 8000cb6:	2b06      	cmp	r3, #6
 8000cb8:	d011      	beq.n	8000cde <eth_type_is_arp_and_my_ip+0x52>
                return(0);
 8000cba:	2300      	movs	r3, #0
 8000cbc:	e013      	b.n	8000ce6 <eth_type_is_arp_and_my_ip+0x5a>
        }
        while(i<4){
                if(buf[ETH_ARP_DST_IP_P+i] != ipaddr[i]){
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	3326      	adds	r3, #38	; 0x26
 8000cc2:	461a      	mov	r2, r3
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	781a      	ldrb	r2, [r3, #0]
 8000cca:	7bfb      	ldrb	r3, [r7, #15]
 8000ccc:	4909      	ldr	r1, [pc, #36]	; (8000cf4 <eth_type_is_arp_and_my_ip+0x68>)
 8000cce:	5ccb      	ldrb	r3, [r1, r3]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d001      	beq.n	8000cd8 <eth_type_is_arp_and_my_ip+0x4c>
                        return(0);
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	e006      	b.n	8000ce6 <eth_type_is_arp_and_my_ip+0x5a>
                }
                i++;
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8000cde:	7bfb      	ldrb	r3, [r7, #15]
 8000ce0:	2b03      	cmp	r3, #3
 8000ce2:	d9ec      	bls.n	8000cbe <eth_type_is_arp_and_my_ip+0x32>
        }
        return(1);
 8000ce4:	2301      	movs	r3, #1
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3714      	adds	r7, #20
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	200000b4 	.word	0x200000b4

08000cf8 <eth_type_is_ip_and_my_ip>:

uint8_t eth_type_is_ip_and_my_ip(uint8_t *buf,uint16_t len){
 8000cf8:	b480      	push	{r7}
 8000cfa:	b085      	sub	sp, #20
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	460b      	mov	r3, r1
 8000d02:	807b      	strh	r3, [r7, #2]
        uint8_t i=0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	73fb      	strb	r3, [r7, #15]
        //eth+ip+udp header is 42
        if (len<42){
 8000d08:	887b      	ldrh	r3, [r7, #2]
 8000d0a:	2b29      	cmp	r3, #41	; 0x29
 8000d0c:	d801      	bhi.n	8000d12 <eth_type_is_ip_and_my_ip+0x1a>
                return(0);
 8000d0e:	2300      	movs	r3, #0
 8000d10:	e026      	b.n	8000d60 <eth_type_is_ip_and_my_ip+0x68>
        }
        if(buf[ETH_TYPE_H_P]!=ETHTYPE_IP_H_V ||
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	330c      	adds	r3, #12
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b08      	cmp	r3, #8
 8000d1a:	d104      	bne.n	8000d26 <eth_type_is_ip_and_my_ip+0x2e>
           buf[ETH_TYPE_L_P]!=ETHTYPE_IP_L_V){
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	330d      	adds	r3, #13
 8000d20:	781b      	ldrb	r3, [r3, #0]
        if(buf[ETH_TYPE_H_P]!=ETHTYPE_IP_H_V ||
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <eth_type_is_ip_and_my_ip+0x32>
                return(0);
 8000d26:	2300      	movs	r3, #0
 8000d28:	e01a      	b.n	8000d60 <eth_type_is_ip_and_my_ip+0x68>
        }
        if (buf[IP_HEADER_LEN_VER_P]!=0x45){
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	330e      	adds	r3, #14
 8000d2e:	781b      	ldrb	r3, [r3, #0]
 8000d30:	2b45      	cmp	r3, #69	; 0x45
 8000d32:	d011      	beq.n	8000d58 <eth_type_is_ip_and_my_ip+0x60>
                // must be IP V4 and 20 byte header
                return(0);
 8000d34:	2300      	movs	r3, #0
 8000d36:	e013      	b.n	8000d60 <eth_type_is_ip_and_my_ip+0x68>
        }
        while(i<4){
                if(buf[IP_DST_P+i]!=ipaddr[i]){
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	331e      	adds	r3, #30
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4413      	add	r3, r2
 8000d42:	781a      	ldrb	r2, [r3, #0]
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
 8000d46:	4909      	ldr	r1, [pc, #36]	; (8000d6c <eth_type_is_ip_and_my_ip+0x74>)
 8000d48:	5ccb      	ldrb	r3, [r1, r3]
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d001      	beq.n	8000d52 <eth_type_is_ip_and_my_ip+0x5a>
                        return(0);
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e006      	b.n	8000d60 <eth_type_is_ip_and_my_ip+0x68>
                }
                i++;
 8000d52:	7bfb      	ldrb	r3, [r7, #15]
 8000d54:	3301      	adds	r3, #1
 8000d56:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8000d58:	7bfb      	ldrb	r3, [r7, #15]
 8000d5a:	2b03      	cmp	r3, #3
 8000d5c:	d9ec      	bls.n	8000d38 <eth_type_is_ip_and_my_ip+0x40>
        }
        return(1);
 8000d5e:	2301      	movs	r3, #1
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3714      	adds	r7, #20
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	200000b4 	.word	0x200000b4

08000d70 <make_eth>:
// make a return eth header from a received eth packet
void make_eth(uint8_t *buf)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
        uint8_t i=0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	73fb      	strb	r3, [r7, #15]
        //
        //copy the destination mac from the source and fill my mac into src
        while(i<6){
 8000d7c:	e015      	b.n	8000daa <make_eth+0x3a>
                buf[ETH_DST_MAC +i]=buf[ETH_SRC_MAC +i];
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
 8000d80:	3306      	adds	r3, #6
 8000d82:	461a      	mov	r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	441a      	add	r2, r3
 8000d88:	7bfb      	ldrb	r3, [r7, #15]
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	440b      	add	r3, r1
 8000d8e:	7812      	ldrb	r2, [r2, #0]
 8000d90:	701a      	strb	r2, [r3, #0]
                buf[ETH_SRC_MAC +i]=macaddr[i];
 8000d92:	7bfa      	ldrb	r2, [r7, #15]
 8000d94:	7bfb      	ldrb	r3, [r7, #15]
 8000d96:	3306      	adds	r3, #6
 8000d98:	4619      	mov	r1, r3
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	440b      	add	r3, r1
 8000d9e:	4908      	ldr	r1, [pc, #32]	; (8000dc0 <make_eth+0x50>)
 8000da0:	5c8a      	ldrb	r2, [r1, r2]
 8000da2:	701a      	strb	r2, [r3, #0]
                i++;
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	3301      	adds	r3, #1
 8000da8:	73fb      	strb	r3, [r7, #15]
        while(i<6){
 8000daa:	7bfb      	ldrb	r3, [r7, #15]
 8000dac:	2b05      	cmp	r3, #5
 8000dae:	d9e6      	bls.n	8000d7e <make_eth+0xe>
        }
}
 8000db0:	bf00      	nop
 8000db2:	bf00      	nop
 8000db4:	3714      	adds	r7, #20
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	200000ac 	.word	0x200000ac

08000dc4 <fill_ip_hdr_checksum>:
		buf[ ETH_TYPE_L_P ] = ETHTYPE_IP_L_V;
}


void fill_ip_hdr_checksum(uint8_t *buf)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
        uint16_t ck;
        // clear the 2 byte checksum
        buf[IP_CHECKSUM_P]=0;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3318      	adds	r3, #24
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	701a      	strb	r2, [r3, #0]
        buf[IP_CHECKSUM_P+1]=0;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3319      	adds	r3, #25
 8000dd8:	2200      	movs	r2, #0
 8000dda:	701a      	strb	r2, [r3, #0]
        buf[IP_FLAGS_P]=0x40; // don't fragment
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3314      	adds	r3, #20
 8000de0:	2240      	movs	r2, #64	; 0x40
 8000de2:	701a      	strb	r2, [r3, #0]
        buf[IP_FLAGS_P+1]=0;  // fragement offset
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	3315      	adds	r3, #21
 8000de8:	2200      	movs	r2, #0
 8000dea:	701a      	strb	r2, [r3, #0]
        buf[IP_TTL_P]=64; // ttl
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	3316      	adds	r3, #22
 8000df0:	2240      	movs	r2, #64	; 0x40
 8000df2:	701a      	strb	r2, [r3, #0]
        // calculate the checksum:
        ck=checksum(&buf[IP_P], IP_HEADER_LEN,0);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	330e      	adds	r3, #14
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2114      	movs	r1, #20
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f7ff feb9 	bl	8000b74 <checksum>
 8000e02:	4603      	mov	r3, r0
 8000e04:	81fb      	strh	r3, [r7, #14]
        buf[IP_CHECKSUM_P]=ck>>8;
 8000e06:	89fb      	ldrh	r3, [r7, #14]
 8000e08:	0a1b      	lsrs	r3, r3, #8
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	3318      	adds	r3, #24
 8000e10:	b2d2      	uxtb	r2, r2
 8000e12:	701a      	strb	r2, [r3, #0]
        buf[IP_CHECKSUM_P+1]=ck& 0xff;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	3319      	adds	r3, #25
 8000e18:	89fa      	ldrh	r2, [r7, #14]
 8000e1a:	b2d2      	uxtb	r2, r2
 8000e1c:	701a      	strb	r2, [r3, #0]
}
 8000e1e:	bf00      	nop
 8000e20:	3710      	adds	r7, #16
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <make_ip>:
}


// make a return ip header from a received ip packet
void make_ip(uint8_t *buf)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
        uint8_t i=0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8000e34:	e017      	b.n	8000e66 <make_ip+0x3e>
                buf[IP_DST_P+i]=buf[IP_SRC_P+i];
 8000e36:	7bfb      	ldrb	r3, [r7, #15]
 8000e38:	331a      	adds	r3, #26
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	441a      	add	r2, r3
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
 8000e42:	331e      	adds	r3, #30
 8000e44:	4619      	mov	r1, r3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	440b      	add	r3, r1
 8000e4a:	7812      	ldrb	r2, [r2, #0]
 8000e4c:	701a      	strb	r2, [r3, #0]
                buf[IP_SRC_P+i]=ipaddr[i];
 8000e4e:	7bfa      	ldrb	r2, [r7, #15]
 8000e50:	7bfb      	ldrb	r3, [r7, #15]
 8000e52:	331a      	adds	r3, #26
 8000e54:	4619      	mov	r1, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	440b      	add	r3, r1
 8000e5a:	4908      	ldr	r1, [pc, #32]	; (8000e7c <make_ip+0x54>)
 8000e5c:	5c8a      	ldrb	r2, [r1, r2]
 8000e5e:	701a      	strb	r2, [r3, #0]
                i++;
 8000e60:	7bfb      	ldrb	r3, [r7, #15]
 8000e62:	3301      	adds	r3, #1
 8000e64:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8000e66:	7bfb      	ldrb	r3, [r7, #15]
 8000e68:	2b03      	cmp	r3, #3
 8000e6a:	d9e4      	bls.n	8000e36 <make_ip+0xe>
        }
        fill_ip_hdr_checksum(buf);
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff ffa9 	bl	8000dc4 <fill_ip_hdr_checksum>
}
 8000e72:	bf00      	nop
 8000e74:	3710      	adds	r7, #16
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	200000b4 	.word	0x200000b4

08000e80 <make_tcphead>:
//
// After calling this function you can fill in the first data byte at TCP_OPTIONS_P+4
// If cp_seq=0 then an initial sequence number is used (should be use in synack)
// otherwise it is copied from the packet we received
void make_tcphead(uint8_t *buf,uint16_t rel_ack_num,uint8_t mss,uint8_t cp_seq)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	4608      	mov	r0, r1
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	4603      	mov	r3, r0
 8000e90:	807b      	strh	r3, [r7, #2]
 8000e92:	460b      	mov	r3, r1
 8000e94:	707b      	strb	r3, [r7, #1]
 8000e96:	4613      	mov	r3, r2
 8000e98:	703b      	strb	r3, [r7, #0]
        uint8_t i=0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	73fb      	strb	r3, [r7, #15]
        uint8_t tseq;
        while(i<2){
 8000e9e:	e015      	b.n	8000ecc <make_tcphead+0x4c>
                buf[TCP_DST_PORT_H_P+i]=buf[TCP_SRC_PORT_H_P+i];
 8000ea0:	7bfb      	ldrb	r3, [r7, #15]
 8000ea2:	3322      	adds	r3, #34	; 0x22
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	441a      	add	r2, r3
 8000eaa:	7bfb      	ldrb	r3, [r7, #15]
 8000eac:	3324      	adds	r3, #36	; 0x24
 8000eae:	4619      	mov	r1, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	440b      	add	r3, r1
 8000eb4:	7812      	ldrb	r2, [r2, #0]
 8000eb6:	701a      	strb	r2, [r3, #0]
                buf[TCP_SRC_PORT_H_P+i]=0; // clear source port
 8000eb8:	7bfb      	ldrb	r3, [r7, #15]
 8000eba:	3322      	adds	r3, #34	; 0x22
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4413      	add	r3, r2
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	701a      	strb	r2, [r3, #0]
                i++;
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	3301      	adds	r3, #1
 8000eca:	73fb      	strb	r3, [r7, #15]
        while(i<2){
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d9e6      	bls.n	8000ea0 <make_tcphead+0x20>
        }
        // set source port  (http):
        buf[TCP_SRC_PORT_L_P]=wwwport;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	3323      	adds	r3, #35	; 0x23
 8000ed6:	4a3c      	ldr	r2, [pc, #240]	; (8000fc8 <make_tcphead+0x148>)
 8000ed8:	7812      	ldrb	r2, [r2, #0]
 8000eda:	701a      	strb	r2, [r3, #0]
        i=4;
 8000edc:	2304      	movs	r3, #4
 8000ede:	73fb      	strb	r3, [r7, #15]
        // sequence numbers:
        // add the rel ack num to SEQACK
        while(i>0){
 8000ee0:	e02b      	b.n	8000f3a <make_tcphead+0xba>
                rel_ack_num=buf[TCP_SEQ_H_P+i-1]+rel_ack_num;
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
 8000ee4:	3325      	adds	r3, #37	; 0x25
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	b29a      	uxth	r2, r3
 8000eee:	887b      	ldrh	r3, [r7, #2]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	807b      	strh	r3, [r7, #2]
                tseq=buf[TCP_SEQACK_H_P+i-1];
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	3329      	adds	r3, #41	; 0x29
 8000ef8:	687a      	ldr	r2, [r7, #4]
 8000efa:	4413      	add	r3, r2
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	73bb      	strb	r3, [r7, #14]
                buf[TCP_SEQACK_H_P+i-1]=0xff&rel_ack_num;
 8000f00:	7bfb      	ldrb	r3, [r7, #15]
 8000f02:	3329      	adds	r3, #41	; 0x29
 8000f04:	687a      	ldr	r2, [r7, #4]
 8000f06:	4413      	add	r3, r2
 8000f08:	887a      	ldrh	r2, [r7, #2]
 8000f0a:	b2d2      	uxtb	r2, r2
 8000f0c:	701a      	strb	r2, [r3, #0]
                if (cp_seq){
 8000f0e:	783b      	ldrb	r3, [r7, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d006      	beq.n	8000f22 <make_tcphead+0xa2>
                        // copy the acknum sent to us into the sequence number
                        buf[TCP_SEQ_H_P+i-1]=tseq;
 8000f14:	7bfb      	ldrb	r3, [r7, #15]
 8000f16:	3325      	adds	r3, #37	; 0x25
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	7bba      	ldrb	r2, [r7, #14]
 8000f1e:	701a      	strb	r2, [r3, #0]
 8000f20:	e005      	b.n	8000f2e <make_tcphead+0xae>
                }else{
                        buf[TCP_SEQ_H_P+i-1]= 0; // some preset vallue
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
 8000f24:	3325      	adds	r3, #37	; 0x25
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	4413      	add	r3, r2
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	701a      	strb	r2, [r3, #0]
                }
                rel_ack_num=rel_ack_num>>8;
 8000f2e:	887b      	ldrh	r3, [r7, #2]
 8000f30:	0a1b      	lsrs	r3, r3, #8
 8000f32:	807b      	strh	r3, [r7, #2]
                i--;
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	73fb      	strb	r3, [r7, #15]
        while(i>0){
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d1d0      	bne.n	8000ee2 <make_tcphead+0x62>
        }
        if (cp_seq==0){
 8000f40:	783b      	ldrb	r3, [r7, #0]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d116      	bne.n	8000f74 <make_tcphead+0xf4>
                // put inital seq number
                buf[TCP_SEQ_H_P+0]= 0;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	3326      	adds	r3, #38	; 0x26
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	701a      	strb	r2, [r3, #0]
                buf[TCP_SEQ_H_P+1]= 0;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	3327      	adds	r3, #39	; 0x27
 8000f52:	2200      	movs	r2, #0
 8000f54:	701a      	strb	r2, [r3, #0]
                // we step only the second byte, this allows us to send packts
                // with 255 bytes or 512 (if we step the initial seqnum by 2)
                buf[TCP_SEQ_H_P+2]= seqnum;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	3328      	adds	r3, #40	; 0x28
 8000f5a:	4a1c      	ldr	r2, [pc, #112]	; (8000fcc <make_tcphead+0x14c>)
 8000f5c:	7812      	ldrb	r2, [r2, #0]
 8000f5e:	701a      	strb	r2, [r3, #0]
                buf[TCP_SEQ_H_P+3]= 0;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3329      	adds	r3, #41	; 0x29
 8000f64:	2200      	movs	r2, #0
 8000f66:	701a      	strb	r2, [r3, #0]
                // step the inititial seq num by something we will not use
                // during this tcp session:
                seqnum+=2;
 8000f68:	4b18      	ldr	r3, [pc, #96]	; (8000fcc <make_tcphead+0x14c>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	3302      	adds	r3, #2
 8000f6e:	b2da      	uxtb	r2, r3
 8000f70:	4b16      	ldr	r3, [pc, #88]	; (8000fcc <make_tcphead+0x14c>)
 8000f72:	701a      	strb	r2, [r3, #0]
        }
        // zero the checksum
        buf[TCP_CHECKSUM_H_P]=0;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	3332      	adds	r3, #50	; 0x32
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
        buf[TCP_CHECKSUM_L_P]=0;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3333      	adds	r3, #51	; 0x33
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]

        // The tcp header length is only a 4 bit field (the upper 4 bits).
        // It is calculated in units of 4 bytes.
        // E.g 24 bytes: 24/4=6 => 0x60=header len field
        //buf[TCP_HEADER_LEN_P]=(((TCP_HEADER_LEN_PLAIN+4)/4)) <<4; // 0x60
        if (mss){
 8000f84:	787b      	ldrb	r3, [r7, #1]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d014      	beq.n	8000fb4 <make_tcphead+0x134>
                // the only option we set is MSS to 1408:
                // 1408 in hex is 0x580
                buf[TCP_OPTIONS_P]=2;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	3336      	adds	r3, #54	; 0x36
 8000f8e:	2202      	movs	r2, #2
 8000f90:	701a      	strb	r2, [r3, #0]
                buf[TCP_OPTIONS_P+1]=4;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3337      	adds	r3, #55	; 0x37
 8000f96:	2204      	movs	r2, #4
 8000f98:	701a      	strb	r2, [r3, #0]
                buf[TCP_OPTIONS_P+2]=0x05;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	3338      	adds	r3, #56	; 0x38
 8000f9e:	2205      	movs	r2, #5
 8000fa0:	701a      	strb	r2, [r3, #0]
                buf[TCP_OPTIONS_P+3]=0x80;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3339      	adds	r3, #57	; 0x39
 8000fa6:	2280      	movs	r2, #128	; 0x80
 8000fa8:	701a      	strb	r2, [r3, #0]
                // 24 bytes:
                buf[TCP_HEADER_LEN_P]=0x60;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	332e      	adds	r3, #46	; 0x2e
 8000fae:	2260      	movs	r2, #96	; 0x60
 8000fb0:	701a      	strb	r2, [r3, #0]
        }else{
                // no options:
                // 20 bytes:
                buf[TCP_HEADER_LEN_P]=0x50;
        }
}
 8000fb2:	e003      	b.n	8000fbc <make_tcphead+0x13c>
                buf[TCP_HEADER_LEN_P]=0x50;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	332e      	adds	r3, #46	; 0x2e
 8000fb8:	2250      	movs	r2, #80	; 0x50
 8000fba:	701a      	strb	r2, [r3, #0]
}
 8000fbc:	bf00      	nop
 8000fbe:	3714      	adds	r7, #20
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	20000000 	.word	0x20000000
 8000fcc:	20000001 	.word	0x20000001

08000fd0 <make_arp_answer_from_request>:




void make_arp_answer_from_request(uint8_t *buf)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
        uint8_t i=0;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	73fb      	strb	r3, [r7, #15]
        //
        make_eth(buf);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff fec7 	bl	8000d70 <make_eth>
        buf[ETH_ARP_OPCODE_H_P]=ETH_ARP_OPCODE_REPLY_H_V;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	3314      	adds	r3, #20
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	701a      	strb	r2, [r3, #0]
        buf[ETH_ARP_OPCODE_L_P]=ETH_ARP_OPCODE_REPLY_L_V;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	3315      	adds	r3, #21
 8000fee:	2202      	movs	r2, #2
 8000ff0:	701a      	strb	r2, [r3, #0]
        // fill the mac addresses:
        while(i<6){
 8000ff2:	e017      	b.n	8001024 <make_arp_answer_from_request+0x54>
                buf[ETH_ARP_DST_MAC_P+i]=buf[ETH_ARP_SRC_MAC_P+i];
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
 8000ff6:	3316      	adds	r3, #22
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	441a      	add	r2, r3
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	3320      	adds	r3, #32
 8001002:	4619      	mov	r1, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	440b      	add	r3, r1
 8001008:	7812      	ldrb	r2, [r2, #0]
 800100a:	701a      	strb	r2, [r3, #0]
                buf[ETH_ARP_SRC_MAC_P+i]=macaddr[i];
 800100c:	7bfa      	ldrb	r2, [r7, #15]
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	3316      	adds	r3, #22
 8001012:	4619      	mov	r1, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	440b      	add	r3, r1
 8001018:	4917      	ldr	r1, [pc, #92]	; (8001078 <make_arp_answer_from_request+0xa8>)
 800101a:	5c8a      	ldrb	r2, [r1, r2]
 800101c:	701a      	strb	r2, [r3, #0]
                i++;
 800101e:	7bfb      	ldrb	r3, [r7, #15]
 8001020:	3301      	adds	r3, #1
 8001022:	73fb      	strb	r3, [r7, #15]
        while(i<6){
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	2b05      	cmp	r3, #5
 8001028:	d9e4      	bls.n	8000ff4 <make_arp_answer_from_request+0x24>
        }
        i=0;
 800102a:	2300      	movs	r3, #0
 800102c:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 800102e:	e017      	b.n	8001060 <make_arp_answer_from_request+0x90>
                buf[ETH_ARP_DST_IP_P+i]=buf[ETH_ARP_SRC_IP_P+i];
 8001030:	7bfb      	ldrb	r3, [r7, #15]
 8001032:	331c      	adds	r3, #28
 8001034:	461a      	mov	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	441a      	add	r2, r3
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	3326      	adds	r3, #38	; 0x26
 800103e:	4619      	mov	r1, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	440b      	add	r3, r1
 8001044:	7812      	ldrb	r2, [r2, #0]
 8001046:	701a      	strb	r2, [r3, #0]
                buf[ETH_ARP_SRC_IP_P+i]=ipaddr[i];
 8001048:	7bfa      	ldrb	r2, [r7, #15]
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	331c      	adds	r3, #28
 800104e:	4619      	mov	r1, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	440b      	add	r3, r1
 8001054:	4909      	ldr	r1, [pc, #36]	; (800107c <make_arp_answer_from_request+0xac>)
 8001056:	5c8a      	ldrb	r2, [r1, r2]
 8001058:	701a      	strb	r2, [r3, #0]
                i++;
 800105a:	7bfb      	ldrb	r3, [r7, #15]
 800105c:	3301      	adds	r3, #1
 800105e:	73fb      	strb	r3, [r7, #15]
        while(i<4){
 8001060:	7bfb      	ldrb	r3, [r7, #15]
 8001062:	2b03      	cmp	r3, #3
 8001064:	d9e4      	bls.n	8001030 <make_arp_answer_from_request+0x60>
        }
        // eth+arp is 42 bytes:
        enc28j60PacketSend(42,buf);
 8001066:	6879      	ldr	r1, [r7, #4]
 8001068:	202a      	movs	r0, #42	; 0x2a
 800106a:	f7ff fcb7 	bl	80009dc <enc28j60PacketSend>
}
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	200000ac 	.word	0x200000ac
 800107c:	200000b4 	.word	0x200000b4

08001080 <make_echo_reply_from_request>:

void make_echo_reply_from_request(uint8_t *buf,uint16_t len)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	460b      	mov	r3, r1
 800108a:	807b      	strh	r3, [r7, #2]
        make_eth(buf);
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff fe6f 	bl	8000d70 <make_eth>
        make_ip(buf);
 8001092:	6878      	ldr	r0, [r7, #4]
 8001094:	f7ff fec8 	bl	8000e28 <make_ip>
        buf[ICMP_TYPE_P]=ICMP_TYPE_ECHOREPLY_V;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	3322      	adds	r3, #34	; 0x22
 800109c:	2200      	movs	r2, #0
 800109e:	701a      	strb	r2, [r3, #0]
        // we changed only the icmp.type field from request(=8) to reply(=0).
        // we can therefore easily correct the checksum:
        if (buf[ICMP_CHECKSUM_P] > (0xff-0x08)){
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3324      	adds	r3, #36	; 0x24
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2bf7      	cmp	r3, #247	; 0xf7
 80010a8:	d905      	bls.n	80010b6 <make_echo_reply_from_request+0x36>
                buf[ICMP_CHECKSUM_P+1]++;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3325      	adds	r3, #37	; 0x25
 80010ae:	781a      	ldrb	r2, [r3, #0]
 80010b0:	3201      	adds	r2, #1
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	701a      	strb	r2, [r3, #0]
        }
        buf[ICMP_CHECKSUM_P]+=0x08;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	3324      	adds	r3, #36	; 0x24
 80010ba:	781a      	ldrb	r2, [r3, #0]
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	3324      	adds	r3, #36	; 0x24
 80010c0:	3208      	adds	r2, #8
 80010c2:	b2d2      	uxtb	r2, r2
 80010c4:	701a      	strb	r2, [r3, #0]
        //
        enc28j60PacketSend(len,buf);
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	6879      	ldr	r1, [r7, #4]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fc86 	bl	80009dc <enc28j60PacketSend>
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <make_tcp_synack_from_syn>:
        buf[UDP_CHECKSUM_L_P]=ck& 0xff;
        enc28j60PacketSend(UDP_HEADER_LEN+IP_HEADER_LEN+ETH_HEADER_LEN+datalen,buf);
}

void make_tcp_synack_from_syn(uint8_t *buf)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
        uint16_t ck;
        make_eth(buf);
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff fe45 	bl	8000d70 <make_eth>
        // total length field in the IP header must be set:
        // 20 bytes IP + 24 bytes (20tcp+4tcp options)
        buf[IP_TOTLEN_H_P]=0;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	3310      	adds	r3, #16
 80010ea:	2200      	movs	r2, #0
 80010ec:	701a      	strb	r2, [r3, #0]
        buf[IP_TOTLEN_L_P]=IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN+4;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	3311      	adds	r3, #17
 80010f2:	222c      	movs	r2, #44	; 0x2c
 80010f4:	701a      	strb	r2, [r3, #0]
        make_ip(buf);
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff fe96 	bl	8000e28 <make_ip>
        buf[TCP_FLAG_P]=TCP_FLAGS_SYNACK_V;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	332f      	adds	r3, #47	; 0x2f
 8001100:	2212      	movs	r2, #18
 8001102:	701a      	strb	r2, [r3, #0]
        make_tcphead(buf,1,1,0);
 8001104:	2300      	movs	r3, #0
 8001106:	2201      	movs	r2, #1
 8001108:	2101      	movs	r1, #1
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff feb8 	bl	8000e80 <make_tcphead>
        // calculate the checksum, len=8 (start from ip.src) + TCP_HEADER_LEN_PLAIN + 4 (one option: mss)
        ck=checksum(&buf[IP_SRC_P], 8+TCP_HEADER_LEN_PLAIN+4,2);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	331a      	adds	r3, #26
 8001114:	2202      	movs	r2, #2
 8001116:	2120      	movs	r1, #32
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff fd2b 	bl	8000b74 <checksum>
 800111e:	4603      	mov	r3, r0
 8001120:	81fb      	strh	r3, [r7, #14]
        buf[TCP_CHECKSUM_H_P]=ck>>8;
 8001122:	89fb      	ldrh	r3, [r7, #14]
 8001124:	0a1b      	lsrs	r3, r3, #8
 8001126:	b29a      	uxth	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3332      	adds	r3, #50	; 0x32
 800112c:	b2d2      	uxtb	r2, r2
 800112e:	701a      	strb	r2, [r3, #0]
        buf[TCP_CHECKSUM_L_P]=ck& 0xff;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3333      	adds	r3, #51	; 0x33
 8001134:	89fa      	ldrh	r2, [r7, #14]
 8001136:	b2d2      	uxtb	r2, r2
 8001138:	701a      	strb	r2, [r3, #0]
        // add 4 for option mss:
        enc28j60PacketSend(IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN+4+ETH_HEADER_LEN,buf);
 800113a:	6879      	ldr	r1, [r7, #4]
 800113c:	203a      	movs	r0, #58	; 0x3a
 800113e:	f7ff fc4d 	bl	80009dc <enc28j60PacketSend>
}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <get_tcp_data_pointer>:

// get a pointer to the start of tcp data in buf
// Returns 0 if there is no data
// You must call init_len_info once before calling this function
uint16_t get_tcp_data_pointer(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
        if (info_data_len){
 8001150:	4b08      	ldr	r3, [pc, #32]	; (8001174 <get_tcp_data_pointer+0x28>)
 8001152:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d006      	beq.n	8001168 <get_tcp_data_pointer+0x1c>
                return((uint16_t)TCP_SRC_PORT_H_P+info_hdr_len);
 800115a:	4b07      	ldr	r3, [pc, #28]	; (8001178 <get_tcp_data_pointer+0x2c>)
 800115c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001160:	b29b      	uxth	r3, r3
 8001162:	3322      	adds	r3, #34	; 0x22
 8001164:	b29b      	uxth	r3, r3
 8001166:	e000      	b.n	800116a <get_tcp_data_pointer+0x1e>
        }else{
                return(0);
 8001168:	2300      	movs	r3, #0
        }
}
 800116a:	4618      	mov	r0, r3
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	200000ba 	.word	0x200000ba
 8001178:	200000b8 	.word	0x200000b8

0800117c <init_len_info>:

// do some basic length calculations and store the result in static varibales
void init_len_info(uint8_t *buf)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
        info_data_len=(buf[IP_TOTLEN_H_P]<<8)|(buf[IP_TOTLEN_L_P]&0xff);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3310      	adds	r3, #16
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	021b      	lsls	r3, r3, #8
 800118c:	b21a      	sxth	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	3311      	adds	r3, #17
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	b21b      	sxth	r3, r3
 8001196:	4313      	orrs	r3, r2
 8001198:	b21a      	sxth	r2, r3
 800119a:	4b18      	ldr	r3, [pc, #96]	; (80011fc <init_len_info+0x80>)
 800119c:	801a      	strh	r2, [r3, #0]
        info_data_len-=IP_HEADER_LEN;
 800119e:	4b17      	ldr	r3, [pc, #92]	; (80011fc <init_len_info+0x80>)
 80011a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	3b14      	subs	r3, #20
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	4b13      	ldr	r3, [pc, #76]	; (80011fc <init_len_info+0x80>)
 80011ae:	801a      	strh	r2, [r3, #0]
        info_hdr_len=(buf[TCP_HEADER_LEN_P]>>4)*4; // generate len in bytes;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	332e      	adds	r3, #46	; 0x2e
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	091b      	lsrs	r3, r3, #4
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	b29b      	uxth	r3, r3
 80011c0:	b21a      	sxth	r2, r3
 80011c2:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <init_len_info+0x84>)
 80011c4:	801a      	strh	r2, [r3, #0]
        info_data_len-=info_hdr_len;
 80011c6:	4b0d      	ldr	r3, [pc, #52]	; (80011fc <init_len_info+0x80>)
 80011c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <init_len_info+0x84>)
 80011d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	b29b      	uxth	r3, r3
 80011da:	b21a      	sxth	r2, r3
 80011dc:	4b07      	ldr	r3, [pc, #28]	; (80011fc <init_len_info+0x80>)
 80011de:	801a      	strh	r2, [r3, #0]
        if (info_data_len<=0){
 80011e0:	4b06      	ldr	r3, [pc, #24]	; (80011fc <init_len_info+0x80>)
 80011e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	dc02      	bgt.n	80011f0 <init_len_info+0x74>
                info_data_len=0;
 80011ea:	4b04      	ldr	r3, [pc, #16]	; (80011fc <init_len_info+0x80>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	801a      	strh	r2, [r3, #0]
        }
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	200000ba 	.word	0x200000ba
 8001200:	200000b8 	.word	0x200000b8

08001204 <fill_tcp_data>:

// fill in tcp data at position pos. pos=0 means start of
// tcp data. Returns the position at which the string after
// this string could be filled.
uint16_t fill_tcp_data(uint8_t *buf,uint16_t pos, const char *s)
{
 8001204:	b480      	push	{r7}
 8001206:	b085      	sub	sp, #20
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	460b      	mov	r3, r1
 800120e:	607a      	str	r2, [r7, #4]
 8001210:	817b      	strh	r3, [r7, #10]
        // fill in tcp data at position pos
        //
        // with no options the data starts after the checksum + 2 more bytes (urgent ptr)
        while (*s) {
 8001212:	e00d      	b.n	8001230 <fill_tcp_data+0x2c>
                buf[TCP_CHECKSUM_L_P+3+pos]=*s;
 8001214:	897b      	ldrh	r3, [r7, #10]
 8001216:	3336      	adds	r3, #54	; 0x36
 8001218:	461a      	mov	r2, r3
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	4413      	add	r3, r2
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	7812      	ldrb	r2, [r2, #0]
 8001222:	701a      	strb	r2, [r3, #0]
                pos++;
 8001224:	897b      	ldrh	r3, [r7, #10]
 8001226:	3301      	adds	r3, #1
 8001228:	817b      	strh	r3, [r7, #10]
                s++;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	3301      	adds	r3, #1
 800122e:	607b      	str	r3, [r7, #4]
        while (*s) {
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d1ed      	bne.n	8001214 <fill_tcp_data+0x10>
        }
        return(pos);
 8001238:	897b      	ldrh	r3, [r7, #10]
}
 800123a:	4618      	mov	r0, r3
 800123c:	3714      	adds	r7, #20
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
	...

08001248 <make_tcp_ack_from_any>:
}

// Make just an ack packet with no tcp data inside
// This will modify the eth/ip/tcp header 
void make_tcp_ack_from_any(uint8_t *buf)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
        uint16_t j;
        make_eth(buf);
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff fd8d 	bl	8000d70 <make_eth>
        // fill the header:
        buf[TCP_FLAG_P]=TCP_FLAG_ACK_V;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	332f      	adds	r3, #47	; 0x2f
 800125a:	2210      	movs	r2, #16
 800125c:	701a      	strb	r2, [r3, #0]
        if (info_data_len==0){
 800125e:	4b21      	ldr	r3, [pc, #132]	; (80012e4 <make_tcp_ack_from_any+0x9c>)
 8001260:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d106      	bne.n	8001276 <make_tcp_ack_from_any+0x2e>
                // if there is no data then we must still acknoledge one packet
                make_tcphead(buf,1,0,1); // no options
 8001268:	2301      	movs	r3, #1
 800126a:	2200      	movs	r2, #0
 800126c:	2101      	movs	r1, #1
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff fe06 	bl	8000e80 <make_tcphead>
 8001274:	e008      	b.n	8001288 <make_tcp_ack_from_any+0x40>
        }else{
                make_tcphead(buf,info_data_len,0,1); // no options
 8001276:	4b1b      	ldr	r3, [pc, #108]	; (80012e4 <make_tcp_ack_from_any+0x9c>)
 8001278:	f9b3 3000 	ldrsh.w	r3, [r3]
 800127c:	b299      	uxth	r1, r3
 800127e:	2301      	movs	r3, #1
 8001280:	2200      	movs	r2, #0
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff fdfc 	bl	8000e80 <make_tcphead>
        }

        // total length field in the IP header must be set:
        // 20 bytes IP + 20 bytes tcp (when no options)
        j=IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN;
 8001288:	2328      	movs	r3, #40	; 0x28
 800128a:	81fb      	strh	r3, [r7, #14]
        buf[IP_TOTLEN_H_P]=j>>8;
 800128c:	89fb      	ldrh	r3, [r7, #14]
 800128e:	0a1b      	lsrs	r3, r3, #8
 8001290:	b29a      	uxth	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	3310      	adds	r3, #16
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	701a      	strb	r2, [r3, #0]
        buf[IP_TOTLEN_L_P]=j& 0xff;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3311      	adds	r3, #17
 800129e:	89fa      	ldrh	r2, [r7, #14]
 80012a0:	b2d2      	uxtb	r2, r2
 80012a2:	701a      	strb	r2, [r3, #0]
        make_ip(buf);
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f7ff fdbf 	bl	8000e28 <make_ip>
        // calculate the checksum, len=8 (start from ip.src) + TCP_HEADER_LEN_PLAIN + data len
        j=checksum(&buf[IP_SRC_P], 8+TCP_HEADER_LEN_PLAIN,2);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	331a      	adds	r3, #26
 80012ae:	2202      	movs	r2, #2
 80012b0:	211c      	movs	r1, #28
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff fc5e 	bl	8000b74 <checksum>
 80012b8:	4603      	mov	r3, r0
 80012ba:	81fb      	strh	r3, [r7, #14]
        buf[TCP_CHECKSUM_H_P]=j>>8;
 80012bc:	89fb      	ldrh	r3, [r7, #14]
 80012be:	0a1b      	lsrs	r3, r3, #8
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	3332      	adds	r3, #50	; 0x32
 80012c6:	b2d2      	uxtb	r2, r2
 80012c8:	701a      	strb	r2, [r3, #0]
        buf[TCP_CHECKSUM_L_P]=j& 0xff;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	3333      	adds	r3, #51	; 0x33
 80012ce:	89fa      	ldrh	r2, [r7, #14]
 80012d0:	b2d2      	uxtb	r2, r2
 80012d2:	701a      	strb	r2, [r3, #0]
        enc28j60PacketSend(IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN+ETH_HEADER_LEN,buf);
 80012d4:	6879      	ldr	r1, [r7, #4]
 80012d6:	2036      	movs	r0, #54	; 0x36
 80012d8:	f7ff fb80 	bl	80009dc <enc28j60PacketSend>
}
 80012dc:	bf00      	nop
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	200000ba 	.word	0x200000ba

080012e8 <make_tcp_ack_with_data_single>:
// dlen is the amount of tcp data (http data) we send in this packet
// You can use this function only immediately after make_tcp_ack_from_any
// This is because this function will NOT modify the eth/ip/tcp header except for
// length and checksum
void make_tcp_ack_with_data_single(uint8_t *buf,uint16_t dlen)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	460b      	mov	r3, r1
 80012f2:	807b      	strh	r3, [r7, #2]
        uint16_t j;
        // fill the header:
        // This code requires that we send only one data packet
        // because we keep no state information. We must therefore set
        // the fin here:
        buf[TCP_FLAG_P]=TCP_FLAG_ACK_V|TCP_FLAG_PUSH_V|TCP_FLAG_FIN_V;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	332f      	adds	r3, #47	; 0x2f
 80012f8:	2219      	movs	r2, #25
 80012fa:	701a      	strb	r2, [r3, #0]

        // total length field in the IP header must be set:
        // 20 bytes IP + 20 bytes tcp (when no options) + len of data
        j=IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN+dlen;
 80012fc:	887b      	ldrh	r3, [r7, #2]
 80012fe:	3328      	adds	r3, #40	; 0x28
 8001300:	81fb      	strh	r3, [r7, #14]
        buf[IP_TOTLEN_H_P]=j>>8;
 8001302:	89fb      	ldrh	r3, [r7, #14]
 8001304:	0a1b      	lsrs	r3, r3, #8
 8001306:	b29a      	uxth	r2, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3310      	adds	r3, #16
 800130c:	b2d2      	uxtb	r2, r2
 800130e:	701a      	strb	r2, [r3, #0]
        buf[IP_TOTLEN_L_P]=j& 0xff;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3311      	adds	r3, #17
 8001314:	89fa      	ldrh	r2, [r7, #14]
 8001316:	b2d2      	uxtb	r2, r2
 8001318:	701a      	strb	r2, [r3, #0]
        fill_ip_hdr_checksum(buf);
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff fd52 	bl	8000dc4 <fill_ip_hdr_checksum>
        // zero the checksum
        buf[TCP_CHECKSUM_H_P]=0;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3332      	adds	r3, #50	; 0x32
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
        buf[TCP_CHECKSUM_L_P]=0;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	3333      	adds	r3, #51	; 0x33
 800132c:	2200      	movs	r2, #0
 800132e:	701a      	strb	r2, [r3, #0]
        // calculate the checksum, len=8 (start from ip.src) + TCP_HEADER_LEN_PLAIN + data len
        j=checksum(&buf[IP_SRC_P], 8+TCP_HEADER_LEN_PLAIN+dlen,2);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	f103 001a 	add.w	r0, r3, #26
 8001336:	887b      	ldrh	r3, [r7, #2]
 8001338:	331c      	adds	r3, #28
 800133a:	b29b      	uxth	r3, r3
 800133c:	2202      	movs	r2, #2
 800133e:	4619      	mov	r1, r3
 8001340:	f7ff fc18 	bl	8000b74 <checksum>
 8001344:	4603      	mov	r3, r0
 8001346:	81fb      	strh	r3, [r7, #14]
        buf[TCP_CHECKSUM_H_P]=j>>8;
 8001348:	89fb      	ldrh	r3, [r7, #14]
 800134a:	0a1b      	lsrs	r3, r3, #8
 800134c:	b29a      	uxth	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	3332      	adds	r3, #50	; 0x32
 8001352:	b2d2      	uxtb	r2, r2
 8001354:	701a      	strb	r2, [r3, #0]
        buf[TCP_CHECKSUM_L_P]=j& 0xff;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	3333      	adds	r3, #51	; 0x33
 800135a:	89fa      	ldrh	r2, [r7, #14]
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	701a      	strb	r2, [r3, #0]
        enc28j60PacketSend(IP_HEADER_LEN+TCP_HEADER_LEN_PLAIN+dlen+ETH_HEADER_LEN,buf);
 8001360:	887b      	ldrh	r3, [r7, #2]
 8001362:	3336      	adds	r3, #54	; 0x36
 8001364:	b29b      	uxth	r3, r3
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fb37 	bl	80009dc <enc28j60PacketSend>
}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
	...

08001378 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800137e:	f001 f8c7 	bl	8002510 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001382:	f000 f85d 	bl	8001440 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001386:	f000 fa39 	bl	80017fc <MX_GPIO_Init>
  MX_TIM2_Init();
 800138a:	f000 f949 	bl	8001620 <MX_TIM2_Init>
  MX_ADC1_Init();
 800138e:	f000 f8bf 	bl	8001510 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8001392:	f000 fa09 	bl	80017a8 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8001396:	f000 f90d 	bl	80015b4 <MX_SPI1_Init>
  MX_TIM3_Init();
 800139a:	f000 f9b7 	bl	800170c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 800139e:	481c      	ldr	r0, [pc, #112]	; (8001410 <main+0x98>)
 80013a0:	f003 fafe 	bl	80049a0 <HAL_TIM_Base_Start>
  setup_server(mac, ip, port);
 80013a4:	4b1b      	ldr	r3, [pc, #108]	; (8001414 <main+0x9c>)
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	461a      	mov	r2, r3
 80013aa:	491b      	ldr	r1, [pc, #108]	; (8001418 <main+0xa0>)
 80013ac:	481b      	ldr	r0, [pc, #108]	; (800141c <main+0xa4>)
 80013ae:	f000 ff1b 	bl	80021e8 <setup_server>
  homePage();
 80013b2:	f000 fb6f 	bl	8001a94 <homePage>
  memset(&writeValue,0,sizeof(writeValue));
 80013b6:	223c      	movs	r2, #60	; 0x3c
 80013b8:	2100      	movs	r1, #0
 80013ba:	4819      	ldr	r0, [pc, #100]	; (8001420 <main+0xa8>)
 80013bc:	f007 f9ac 	bl	8008718 <memset>
//  ENC28_Init();
  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 80013c0:	2100      	movs	r1, #0
 80013c2:	4818      	ldr	r0, [pc, #96]	; (8001424 <main+0xac>)
 80013c4:	f003 fc1e 	bl	8004c04 <HAL_TIM_PWM_Start>
  xTaskCreate(servo_Motor,"servoMotor",1000,NULL,1,NULL);
 80013c8:	2300      	movs	r3, #0
 80013ca:	9301      	str	r3, [sp, #4]
 80013cc:	2301      	movs	r3, #1
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	2300      	movs	r3, #0
 80013d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013d6:	4914      	ldr	r1, [pc, #80]	; (8001428 <main+0xb0>)
 80013d8:	4814      	ldr	r0, [pc, #80]	; (800142c <main+0xb4>)
 80013da:	f005 fbb3 	bl	8006b44 <xTaskCreate>
  xTaskCreate(water_height,"waterHeight",1000,NULL,2,NULL);
 80013de:	2300      	movs	r3, #0
 80013e0:	9301      	str	r3, [sp, #4]
 80013e2:	2302      	movs	r3, #2
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	2300      	movs	r3, #0
 80013e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013ec:	4910      	ldr	r1, [pc, #64]	; (8001430 <main+0xb8>)
 80013ee:	4811      	ldr	r0, [pc, #68]	; (8001434 <main+0xbc>)
 80013f0:	f005 fba8 	bl	8006b44 <xTaskCreate>
  xTaskCreate(server,"WebServer",3000,NULL,3,NULL);
 80013f4:	2300      	movs	r3, #0
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	2303      	movs	r3, #3
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	2300      	movs	r3, #0
 80013fe:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001402:	490d      	ldr	r1, [pc, #52]	; (8001438 <main+0xc0>)
 8001404:	480d      	ldr	r0, [pc, #52]	; (800143c <main+0xc4>)
 8001406:	f005 fb9d 	bl	8006b44 <xTaskCreate>
  vTaskStartScheduler();
 800140a:	f005 fce1 	bl	8006dd0 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800140e:	e7fe      	b.n	800140e <main+0x96>
 8001410:	2001351c 	.word	0x2001351c
 8001414:	20000010 	.word	0x20000010
 8001418:	2000000c 	.word	0x2000000c
 800141c:	20000004 	.word	0x20000004
 8001420:	200134dc 	.word	0x200134dc
 8001424:	200139f8 	.word	0x200139f8
 8001428:	08008fa4 	.word	0x08008fa4
 800142c:	08001901 	.word	0x08001901
 8001430:	08008fb0 	.word	0x08008fb0
 8001434:	0800192d 	.word	0x0800192d
 8001438:	08008fbc 	.word	0x08008fbc
 800143c:	08001a05 	.word	0x08001a05

08001440 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b094      	sub	sp, #80	; 0x50
 8001444:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001446:	f107 0320 	add.w	r3, r7, #32
 800144a:	2230      	movs	r2, #48	; 0x30
 800144c:	2100      	movs	r1, #0
 800144e:	4618      	mov	r0, r3
 8001450:	f007 f962 	bl	8008718 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001454:	f107 030c 	add.w	r3, r7, #12
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001464:	2300      	movs	r3, #0
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	4b27      	ldr	r3, [pc, #156]	; (8001508 <SystemClock_Config+0xc8>)
 800146a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146c:	4a26      	ldr	r2, [pc, #152]	; (8001508 <SystemClock_Config+0xc8>)
 800146e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001472:	6413      	str	r3, [r2, #64]	; 0x40
 8001474:	4b24      	ldr	r3, [pc, #144]	; (8001508 <SystemClock_Config+0xc8>)
 8001476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001478:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800147c:	60bb      	str	r3, [r7, #8]
 800147e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001480:	2300      	movs	r3, #0
 8001482:	607b      	str	r3, [r7, #4]
 8001484:	4b21      	ldr	r3, [pc, #132]	; (800150c <SystemClock_Config+0xcc>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a20      	ldr	r2, [pc, #128]	; (800150c <SystemClock_Config+0xcc>)
 800148a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800148e:	6013      	str	r3, [r2, #0]
 8001490:	4b1e      	ldr	r3, [pc, #120]	; (800150c <SystemClock_Config+0xcc>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001498:	607b      	str	r3, [r7, #4]
 800149a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800149c:	2301      	movs	r3, #1
 800149e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014a4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a6:	2302      	movs	r3, #2
 80014a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014b0:	2308      	movs	r3, #8
 80014b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80014b4:	2390      	movs	r3, #144	; 0x90
 80014b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014b8:	2302      	movs	r3, #2
 80014ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80014bc:	2304      	movs	r3, #4
 80014be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c0:	f107 0320 	add.w	r3, r7, #32
 80014c4:	4618      	mov	r0, r3
 80014c6:	f001 ffcd 	bl	8003464 <HAL_RCC_OscConfig>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014d0:	f000 fc36 	bl	8001d40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d4:	230f      	movs	r3, #15
 80014d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014d8:	2302      	movs	r3, #2
 80014da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e6:	2300      	movs	r3, #0
 80014e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014ea:	f107 030c 	add.w	r3, r7, #12
 80014ee:	2102      	movs	r1, #2
 80014f0:	4618      	mov	r0, r3
 80014f2:	f002 fa2f 	bl	8003954 <HAL_RCC_ClockConfig>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80014fc:	f000 fc20 	bl	8001d40 <Error_Handler>
  }
}
 8001500:	bf00      	nop
 8001502:	3750      	adds	r7, #80	; 0x50
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40023800 	.word	0x40023800
 800150c:	40007000 	.word	0x40007000

08001510 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001516:	463b      	mov	r3, r7
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001522:	4b21      	ldr	r3, [pc, #132]	; (80015a8 <MX_ADC1_Init+0x98>)
 8001524:	4a21      	ldr	r2, [pc, #132]	; (80015ac <MX_ADC1_Init+0x9c>)
 8001526:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001528:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <MX_ADC1_Init+0x98>)
 800152a:	2200      	movs	r2, #0
 800152c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800152e:	4b1e      	ldr	r3, [pc, #120]	; (80015a8 <MX_ADC1_Init+0x98>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001534:	4b1c      	ldr	r3, [pc, #112]	; (80015a8 <MX_ADC1_Init+0x98>)
 8001536:	2200      	movs	r2, #0
 8001538:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800153a:	4b1b      	ldr	r3, [pc, #108]	; (80015a8 <MX_ADC1_Init+0x98>)
 800153c:	2200      	movs	r2, #0
 800153e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001540:	4b19      	ldr	r3, [pc, #100]	; (80015a8 <MX_ADC1_Init+0x98>)
 8001542:	2200      	movs	r2, #0
 8001544:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001548:	4b17      	ldr	r3, [pc, #92]	; (80015a8 <MX_ADC1_Init+0x98>)
 800154a:	2200      	movs	r2, #0
 800154c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800154e:	4b16      	ldr	r3, [pc, #88]	; (80015a8 <MX_ADC1_Init+0x98>)
 8001550:	4a17      	ldr	r2, [pc, #92]	; (80015b0 <MX_ADC1_Init+0xa0>)
 8001552:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001554:	4b14      	ldr	r3, [pc, #80]	; (80015a8 <MX_ADC1_Init+0x98>)
 8001556:	2200      	movs	r2, #0
 8001558:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800155a:	4b13      	ldr	r3, [pc, #76]	; (80015a8 <MX_ADC1_Init+0x98>)
 800155c:	2201      	movs	r2, #1
 800155e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001560:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <MX_ADC1_Init+0x98>)
 8001562:	2200      	movs	r2, #0
 8001564:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001568:	4b0f      	ldr	r3, [pc, #60]	; (80015a8 <MX_ADC1_Init+0x98>)
 800156a:	2201      	movs	r2, #1
 800156c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800156e:	480e      	ldr	r0, [pc, #56]	; (80015a8 <MX_ADC1_Init+0x98>)
 8001570:	f001 f834 	bl	80025dc <HAL_ADC_Init>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800157a:	f000 fbe1 	bl	8001d40 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800157e:	2301      	movs	r3, #1
 8001580:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001582:	2301      	movs	r3, #1
 8001584:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001586:	2300      	movs	r3, #0
 8001588:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800158a:	463b      	mov	r3, r7
 800158c:	4619      	mov	r1, r3
 800158e:	4806      	ldr	r0, [pc, #24]	; (80015a8 <MX_ADC1_Init+0x98>)
 8001590:	f001 faa8 	bl	8002ae4 <HAL_ADC_ConfigChannel>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800159a:	f000 fbd1 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800159e:	bf00      	nop
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20013568 	.word	0x20013568
 80015ac:	40012000 	.word	0x40012000
 80015b0:	0f000001 	.word	0x0f000001

080015b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <MX_SPI1_Init+0x64>)
 80015ba:	4a18      	ldr	r2, [pc, #96]	; (800161c <MX_SPI1_Init+0x68>)
 80015bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015be:	4b16      	ldr	r3, [pc, #88]	; (8001618 <MX_SPI1_Init+0x64>)
 80015c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015c6:	4b14      	ldr	r3, [pc, #80]	; (8001618 <MX_SPI1_Init+0x64>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015cc:	4b12      	ldr	r3, [pc, #72]	; (8001618 <MX_SPI1_Init+0x64>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015d2:	4b11      	ldr	r3, [pc, #68]	; (8001618 <MX_SPI1_Init+0x64>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <MX_SPI1_Init+0x64>)
 80015da:	2200      	movs	r2, #0
 80015dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015de:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <MX_SPI1_Init+0x64>)
 80015e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80015e6:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <MX_SPI1_Init+0x64>)
 80015e8:	2208      	movs	r2, #8
 80015ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015ec:	4b0a      	ldr	r3, [pc, #40]	; (8001618 <MX_SPI1_Init+0x64>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015f2:	4b09      	ldr	r3, [pc, #36]	; (8001618 <MX_SPI1_Init+0x64>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015f8:	4b07      	ldr	r3, [pc, #28]	; (8001618 <MX_SPI1_Init+0x64>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <MX_SPI1_Init+0x64>)
 8001600:	220a      	movs	r2, #10
 8001602:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001604:	4804      	ldr	r0, [pc, #16]	; (8001618 <MX_SPI1_Init+0x64>)
 8001606:	f002 fbd3 	bl	8003db0 <HAL_SPI_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001610:	f000 fb96 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}
 8001618:	200139a0 	.word	0x200139a0
 800161c:	40013000 	.word	0x40013000

08001620 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08e      	sub	sp, #56	; 0x38
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001626:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	605a      	str	r2, [r3, #4]
 8001630:	609a      	str	r2, [r3, #8]
 8001632:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001634:	f107 0320 	add.w	r3, r7, #32
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	609a      	str	r2, [r3, #8]
 8001648:	60da      	str	r2, [r3, #12]
 800164a:	611a      	str	r2, [r3, #16]
 800164c:	615a      	str	r2, [r3, #20]
 800164e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001650:	4b2d      	ldr	r3, [pc, #180]	; (8001708 <MX_TIM2_Init+0xe8>)
 8001652:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001656:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1440;
 8001658:	4b2b      	ldr	r3, [pc, #172]	; (8001708 <MX_TIM2_Init+0xe8>)
 800165a:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 800165e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001660:	4b29      	ldr	r3, [pc, #164]	; (8001708 <MX_TIM2_Init+0xe8>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001666:	4b28      	ldr	r3, [pc, #160]	; (8001708 <MX_TIM2_Init+0xe8>)
 8001668:	f240 32e7 	movw	r2, #999	; 0x3e7
 800166c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800166e:	4b26      	ldr	r3, [pc, #152]	; (8001708 <MX_TIM2_Init+0xe8>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001674:	4b24      	ldr	r3, [pc, #144]	; (8001708 <MX_TIM2_Init+0xe8>)
 8001676:	2200      	movs	r2, #0
 8001678:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800167a:	4823      	ldr	r0, [pc, #140]	; (8001708 <MX_TIM2_Init+0xe8>)
 800167c:	f003 f940 	bl	8004900 <HAL_TIM_Base_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001686:	f000 fb5b 	bl	8001d40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800168a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800168e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001690:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001694:	4619      	mov	r1, r3
 8001696:	481c      	ldr	r0, [pc, #112]	; (8001708 <MX_TIM2_Init+0xe8>)
 8001698:	f003 fd42 	bl	8005120 <HAL_TIM_ConfigClockSource>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80016a2:	f000 fb4d 	bl	8001d40 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80016a6:	4818      	ldr	r0, [pc, #96]	; (8001708 <MX_TIM2_Init+0xe8>)
 80016a8:	f003 fa52 	bl	8004b50 <HAL_TIM_PWM_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80016b2:	f000 fb45 	bl	8001d40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016b6:	2300      	movs	r3, #0
 80016b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016ba:	2300      	movs	r3, #0
 80016bc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016be:	f107 0320 	add.w	r3, r7, #32
 80016c2:	4619      	mov	r1, r3
 80016c4:	4810      	ldr	r0, [pc, #64]	; (8001708 <MX_TIM2_Init+0xe8>)
 80016c6:	f004 f927 	bl	8005918 <HAL_TIMEx_MasterConfigSynchronization>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80016d0:	f000 fb36 	bl	8001d40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016d4:	2360      	movs	r3, #96	; 0x60
 80016d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016dc:	2300      	movs	r3, #0
 80016de:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	2200      	movs	r2, #0
 80016e8:	4619      	mov	r1, r3
 80016ea:	4807      	ldr	r0, [pc, #28]	; (8001708 <MX_TIM2_Init+0xe8>)
 80016ec:	f003 fc5a 	bl	8004fa4 <HAL_TIM_PWM_ConfigChannel>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80016f6:	f000 fb23 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80016fa:	4803      	ldr	r0, [pc, #12]	; (8001708 <MX_TIM2_Init+0xe8>)
 80016fc:	f000 fc1e 	bl	8001f3c <HAL_TIM_MspPostInit>

}
 8001700:	bf00      	nop
 8001702:	3738      	adds	r7, #56	; 0x38
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	200139f8 	.word	0x200139f8

0800170c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001712:	f107 0308 	add.w	r3, r7, #8
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	605a      	str	r2, [r3, #4]
 800171c:	609a      	str	r2, [r3, #8]
 800171e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001720:	463b      	mov	r3, r7
 8001722:	2200      	movs	r2, #0
 8001724:	601a      	str	r2, [r3, #0]
 8001726:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001728:	4b1d      	ldr	r3, [pc, #116]	; (80017a0 <MX_TIM3_Init+0x94>)
 800172a:	4a1e      	ldr	r2, [pc, #120]	; (80017a4 <MX_TIM3_Init+0x98>)
 800172c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 800172e:	4b1c      	ldr	r3, [pc, #112]	; (80017a0 <MX_TIM3_Init+0x94>)
 8001730:	2247      	movs	r2, #71	; 0x47
 8001732:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001734:	4b1a      	ldr	r3, [pc, #104]	; (80017a0 <MX_TIM3_Init+0x94>)
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800173a:	4b19      	ldr	r3, [pc, #100]	; (80017a0 <MX_TIM3_Init+0x94>)
 800173c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001740:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001742:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <MX_TIM3_Init+0x94>)
 8001744:	2200      	movs	r2, #0
 8001746:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001748:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <MX_TIM3_Init+0x94>)
 800174a:	2200      	movs	r2, #0
 800174c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800174e:	4814      	ldr	r0, [pc, #80]	; (80017a0 <MX_TIM3_Init+0x94>)
 8001750:	f003 f8d6 	bl	8004900 <HAL_TIM_Base_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800175a:	f000 faf1 	bl	8001d40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800175e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001762:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001764:	f107 0308 	add.w	r3, r7, #8
 8001768:	4619      	mov	r1, r3
 800176a:	480d      	ldr	r0, [pc, #52]	; (80017a0 <MX_TIM3_Init+0x94>)
 800176c:	f003 fcd8 	bl	8005120 <HAL_TIM_ConfigClockSource>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001776:	f000 fae3 	bl	8001d40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800177a:	2300      	movs	r3, #0
 800177c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001782:	463b      	mov	r3, r7
 8001784:	4619      	mov	r1, r3
 8001786:	4806      	ldr	r0, [pc, #24]	; (80017a0 <MX_TIM3_Init+0x94>)
 8001788:	f004 f8c6 	bl	8005918 <HAL_TIMEx_MasterConfigSynchronization>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001792:	f000 fad5 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001796:	bf00      	nop
 8001798:	3718      	adds	r7, #24
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	2001351c 	.word	0x2001351c
 80017a4:	40000400 	.word	0x40000400

080017a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80017ac:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <MX_USART3_UART_Init+0x4c>)
 80017ae:	4a12      	ldr	r2, [pc, #72]	; (80017f8 <MX_USART3_UART_Init+0x50>)
 80017b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80017b2:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <MX_USART3_UART_Init+0x4c>)
 80017b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <MX_USART3_UART_Init+0x4c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80017c0:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <MX_USART3_UART_Init+0x4c>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80017c6:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <MX_USART3_UART_Init+0x4c>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017cc:	4b09      	ldr	r3, [pc, #36]	; (80017f4 <MX_USART3_UART_Init+0x4c>)
 80017ce:	220c      	movs	r2, #12
 80017d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <MX_USART3_UART_Init+0x4c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017d8:	4b06      	ldr	r3, [pc, #24]	; (80017f4 <MX_USART3_UART_Init+0x4c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017de:	4805      	ldr	r0, [pc, #20]	; (80017f4 <MX_USART3_UART_Init+0x4c>)
 80017e0:	f004 f92a 	bl	8005a38 <HAL_UART_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80017ea:	f000 faa9 	bl	8001d40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80017ee:	bf00      	nop
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20013498 	.word	0x20013498
 80017f8:	40004800 	.word	0x40004800

080017fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08a      	sub	sp, #40	; 0x28
 8001800:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]
 8001810:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	613b      	str	r3, [r7, #16]
 8001816:	4b37      	ldr	r3, [pc, #220]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a36      	ldr	r2, [pc, #216]	; (80018f4 <MX_GPIO_Init+0xf8>)
 800181c:	f043 0304 	orr.w	r3, r3, #4
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b34      	ldr	r3, [pc, #208]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0304 	and.w	r3, r3, #4
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	60fb      	str	r3, [r7, #12]
 8001832:	4b30      	ldr	r3, [pc, #192]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	4a2f      	ldr	r2, [pc, #188]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001838:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800183c:	6313      	str	r3, [r2, #48]	; 0x30
 800183e:	4b2d      	ldr	r3, [pc, #180]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	60bb      	str	r3, [r7, #8]
 800184e:	4b29      	ldr	r3, [pc, #164]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	4a28      	ldr	r2, [pc, #160]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	6313      	str	r3, [r2, #48]	; 0x30
 800185a:	4b26      	ldr	r3, [pc, #152]	; (80018f4 <MX_GPIO_Init+0xf8>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	60bb      	str	r3, [r7, #8]
 8001864:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]
 800186a:	4b22      	ldr	r3, [pc, #136]	; (80018f4 <MX_GPIO_Init+0xf8>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	4a21      	ldr	r2, [pc, #132]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001870:	f043 0302 	orr.w	r3, r3, #2
 8001874:	6313      	str	r3, [r2, #48]	; 0x30
 8001876:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	f003 0302 	and.w	r3, r3, #2
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	603b      	str	r3, [r7, #0]
 8001886:	4b1b      	ldr	r3, [pc, #108]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	4a1a      	ldr	r2, [pc, #104]	; (80018f4 <MX_GPIO_Init+0xf8>)
 800188c:	f043 0308 	orr.w	r3, r3, #8
 8001890:	6313      	str	r3, [r2, #48]	; 0x30
 8001892:	4b18      	ldr	r3, [pc, #96]	; (80018f4 <MX_GPIO_Init+0xf8>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	f003 0308 	and.w	r3, r3, #8
 800189a:	603b      	str	r3, [r7, #0]
 800189c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800189e:	2200      	movs	r2, #0
 80018a0:	2110      	movs	r1, #16
 80018a2:	4815      	ldr	r0, [pc, #84]	; (80018f8 <MX_GPIO_Init+0xfc>)
 80018a4:	f001 fdc4 	bl	8003430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_7, GPIO_PIN_RESET);
 80018a8:	2200      	movs	r2, #0
 80018aa:	2181      	movs	r1, #129	; 0x81
 80018ac:	4813      	ldr	r0, [pc, #76]	; (80018fc <MX_GPIO_Init+0x100>)
 80018ae:	f001 fdbf 	bl	8003430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018b2:	2310      	movs	r3, #16
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b6:	2301      	movs	r3, #1
 80018b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018be:	2300      	movs	r3, #0
 80018c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c2:	f107 0314 	add.w	r3, r7, #20
 80018c6:	4619      	mov	r1, r3
 80018c8:	480b      	ldr	r0, [pc, #44]	; (80018f8 <MX_GPIO_Init+0xfc>)
 80018ca:	f001 fc15 	bl	80030f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_7;
 80018ce:	2381      	movs	r3, #129	; 0x81
 80018d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d2:	2301      	movs	r3, #1
 80018d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018da:	2300      	movs	r3, #0
 80018dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	4805      	ldr	r0, [pc, #20]	; (80018fc <MX_GPIO_Init+0x100>)
 80018e6:	f001 fc07 	bl	80030f8 <HAL_GPIO_Init>

}
 80018ea:	bf00      	nop
 80018ec:	3728      	adds	r7, #40	; 0x28
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40020000 	.word	0x40020000
 80018fc:	40020c00 	.word	0x40020c00

08001900 <servo_Motor>:

/* USER CODE BEGIN 4 */
void servo_Motor(void *parameters){
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
	for(;;){
	  TIM2->CCR1 = 35;
 8001908:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800190c:	2223      	movs	r2, #35	; 0x23
 800190e:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_Delay(2000);
 8001910:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001914:	f000 fe3e 	bl	8002594 <HAL_Delay>
	  TIM2->CCR1 = 60;
 8001918:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800191c:	223c      	movs	r2, #60	; 0x3c
 800191e:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_Delay(2000);
 8001920:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001924:	f000 fe36 	bl	8002594 <HAL_Delay>
	  TIM2->CCR1 = 35;
 8001928:	e7ee      	b.n	8001908 <servo_Motor+0x8>
	...

0800192c <water_height>:
	}
}

void water_height(void *parameters){
 800192c:	b580      	push	{r7, lr}
 800192e:	b096      	sub	sp, #88	; 0x58
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	for(;;){
	  char data[80];
	  sprintf(data, "Water is detected! The level : %d \n\r", adc_value);
 8001934:	4b18      	ldr	r3, [pc, #96]	; (8001998 <water_height+0x6c>)
 8001936:	881b      	ldrh	r3, [r3, #0]
 8001938:	461a      	mov	r2, r3
 800193a:	f107 0308 	add.w	r3, r7, #8
 800193e:	4917      	ldr	r1, [pc, #92]	; (800199c <water_height+0x70>)
 8001940:	4618      	mov	r0, r3
 8001942:	f006 fef1 	bl	8008728 <siprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t *)data, strlen(data) ,0xffff);
 8001946:	f107 0308 	add.w	r3, r7, #8
 800194a:	4618      	mov	r0, r3
 800194c:	f7fe fc4a 	bl	80001e4 <strlen>
 8001950:	4603      	mov	r3, r0
 8001952:	b29a      	uxth	r2, r3
 8001954:	f107 0108 	add.w	r1, r7, #8
 8001958:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800195c:	4810      	ldr	r0, [pc, #64]	; (80019a0 <water_height+0x74>)
 800195e:	f004 f8b8 	bl	8005ad2 <HAL_UART_Transmit>
	  if(flag == 1){
 8001962:	4b10      	ldr	r3, [pc, #64]	; (80019a4 <water_height+0x78>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d105      	bne.n	8001976 <water_height+0x4a>
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_0,GPIO_PIN_SET);
 800196a:	2201      	movs	r2, #1
 800196c:	2101      	movs	r1, #1
 800196e:	480e      	ldr	r0, [pc, #56]	; (80019a8 <water_height+0x7c>)
 8001970:	f001 fd5e 	bl	8003430 <HAL_GPIO_WritePin>
 8001974:	e008      	b.n	8001988 <water_height+0x5c>

	  }
	  else if(flag == 2){
 8001976:	4b0b      	ldr	r3, [pc, #44]	; (80019a4 <water_height+0x78>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b02      	cmp	r3, #2
 800197c:	d104      	bne.n	8001988 <water_height+0x5c>
		  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_0,GPIO_PIN_RESET);
 800197e:	2200      	movs	r2, #0
 8001980:	2101      	movs	r1, #1
 8001982:	4809      	ldr	r0, [pc, #36]	; (80019a8 <water_height+0x7c>)
 8001984:	f001 fd54 	bl	8003430 <HAL_GPIO_WritePin>
	  }
	  HAL_Delay(1000);
 8001988:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800198c:	f000 fe02 	bl	8002594 <HAL_Delay>
	  HAL_ADC_Start_IT(&hadc1);
 8001990:	4806      	ldr	r0, [pc, #24]	; (80019ac <water_height+0x80>)
 8001992:	f000 fe67 	bl	8002664 <HAL_ADC_Start_IT>
	for(;;){
 8001996:	e7cd      	b.n	8001934 <water_height+0x8>
 8001998:	20013564 	.word	0x20013564
 800199c:	08008fc8 	.word	0x08008fc8
 80019a0:	20013498 	.word	0x20013498
 80019a4:	200000bc 	.word	0x200000bc
 80019a8:	40020c00 	.word	0x40020c00
 80019ac:	20013568 	.word	0x20013568

080019b0 <HAL_ADC_ConvCpltCallback>:
	}
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(hadc);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f001 f872 	bl	8002aa2 <HAL_ADC_GetValue>
 80019be:	4603      	mov	r3, r0
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	4b0e      	ldr	r3, [pc, #56]	; (80019fc <HAL_ADC_ConvCpltCallback+0x4c>)
 80019c4:	801a      	strh	r2, [r3, #0]
	if( adc_value < 2800 && adc_value >10){
 80019c6:	4b0d      	ldr	r3, [pc, #52]	; (80019fc <HAL_ADC_ConvCpltCallback+0x4c>)
 80019c8:	881b      	ldrh	r3, [r3, #0]
 80019ca:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 80019ce:	d207      	bcs.n	80019e0 <HAL_ADC_ConvCpltCallback+0x30>
 80019d0:	4b0a      	ldr	r3, [pc, #40]	; (80019fc <HAL_ADC_ConvCpltCallback+0x4c>)
 80019d2:	881b      	ldrh	r3, [r3, #0]
 80019d4:	2b0a      	cmp	r3, #10
 80019d6:	d903      	bls.n	80019e0 <HAL_ADC_ConvCpltCallback+0x30>
		flag = 1;
 80019d8:	4b09      	ldr	r3, [pc, #36]	; (8001a00 <HAL_ADC_ConvCpltCallback+0x50>)
 80019da:	2201      	movs	r2, #1
 80019dc:	701a      	strb	r2, [r3, #0]
	}
	else if(adc_value > 3100){
		flag = 2;
	}
}
 80019de:	e008      	b.n	80019f2 <HAL_ADC_ConvCpltCallback+0x42>
	else if(adc_value > 3100){
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <HAL_ADC_ConvCpltCallback+0x4c>)
 80019e2:	881b      	ldrh	r3, [r3, #0]
 80019e4:	f640 421c 	movw	r2, #3100	; 0xc1c
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d902      	bls.n	80019f2 <HAL_ADC_ConvCpltCallback+0x42>
		flag = 2;
 80019ec:	4b04      	ldr	r3, [pc, #16]	; (8001a00 <HAL_ADC_ConvCpltCallback+0x50>)
 80019ee:	2202      	movs	r2, #2
 80019f0:	701a      	strb	r2, [r3, #0]
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20013564 	.word	0x20013564
 8001a00:	200000bc 	.word	0x200000bc

08001a04 <server>:

void server(void *parameters){
 8001a04:	b590      	push	{r4, r7, lr}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
	for(;;){
		request = serviceRequest();
 8001a0c:	f000 fc3a 	bl	8002284 <serviceRequest>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4a1b      	ldr	r2, [pc, #108]	; (8001a80 <server+0x7c>)
 8001a14:	6013      	str	r3, [r2, #0]
		if(request != NULL){
 8001a16:	4b1a      	ldr	r3, [pc, #104]	; (8001a80 <server+0x7c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d021      	beq.n	8001a62 <server+0x5e>
			if(strcmp(request,"?control=add")){
 8001a1e:	4b18      	ldr	r3, [pc, #96]	; (8001a80 <server+0x7c>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4918      	ldr	r1, [pc, #96]	; (8001a84 <server+0x80>)
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7fe fbd3 	bl	80001d0 <strcmp>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d008      	beq.n	8001a42 <server+0x3e>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001a30:	2201      	movs	r2, #1
 8001a32:	2110      	movs	r1, #16
 8001a34:	4814      	ldr	r0, [pc, #80]	; (8001a88 <server+0x84>)
 8001a36:	f001 fcfb 	bl	8003430 <HAL_GPIO_WritePin>
				HAL_Delay(500);
 8001a3a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a3e:	f000 fda9 	bl	8002594 <HAL_Delay>
			}
		    HAL_UART_Transmit(&huart3, (uint8_t *)request, strlen(request) ,0xffff);
 8001a42:	4b0f      	ldr	r3, [pc, #60]	; (8001a80 <server+0x7c>)
 8001a44:	681c      	ldr	r4, [r3, #0]
 8001a46:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <server+0x7c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7fe fbca 	bl	80001e4 <strlen>
 8001a50:	4603      	mov	r3, r0
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a58:	4621      	mov	r1, r4
 8001a5a:	480c      	ldr	r0, [pc, #48]	; (8001a8c <server+0x88>)
 8001a5c:	f004 f839 	bl	8005ad2 <HAL_UART_Transmit>
 8001a60:	e009      	b.n	8001a76 <server+0x72>
		}
		else{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2110      	movs	r1, #16
 8001a66:	4808      	ldr	r0, [pc, #32]	; (8001a88 <server+0x84>)
 8001a68:	f001 fce2 	bl	8003430 <HAL_GPIO_WritePin>
			print_text(template);
 8001a6c:	4808      	ldr	r0, [pc, #32]	; (8001a90 <server+0x8c>)
 8001a6e:	f000 fce7 	bl	8002440 <print_text>
			respond_single();
 8001a72:	f000 fd0f 	bl	8002494 <respond_single>
		}
		HAL_Delay(100);
 8001a76:	2064      	movs	r0, #100	; 0x64
 8001a78:	f000 fd8c 	bl	8002594 <HAL_Delay>
		request = serviceRequest();
 8001a7c:	e7c6      	b.n	8001a0c <server+0x8>
 8001a7e:	bf00      	nop
 8001a80:	200135b4 	.word	0x200135b4
 8001a84:	08008ff0 	.word	0x08008ff0
 8001a88:	40020000 	.word	0x40020000
 8001a8c:	20013498 	.word	0x20013498
 8001a90:	200135b8 	.word	0x200135b8

08001a94 <homePage>:
	}
}



void homePage(void){
 8001a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a96:	af00      	add	r7, sp, #0
	strcat(template,"<!DOCTYPE html>");
 8001a98:	488f      	ldr	r0, [pc, #572]	; (8001cd8 <homePage+0x244>)
 8001a9a:	f7fe fba3 	bl	80001e4 <strlen>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	4b8d      	ldr	r3, [pc, #564]	; (8001cd8 <homePage+0x244>)
 8001aa4:	4413      	add	r3, r2
 8001aa6:	4a8d      	ldr	r2, [pc, #564]	; (8001cdc <homePage+0x248>)
 8001aa8:	461c      	mov	r4, r3
 8001aaa:	4615      	mov	r5, r2
 8001aac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aae:	6020      	str	r0, [r4, #0]
 8001ab0:	6061      	str	r1, [r4, #4]
 8001ab2:	60a2      	str	r2, [r4, #8]
 8001ab4:	60e3      	str	r3, [r4, #12]
	strcat(template,"<html lang=\"en\">");
 8001ab6:	4888      	ldr	r0, [pc, #544]	; (8001cd8 <homePage+0x244>)
 8001ab8:	f7fe fb94 	bl	80001e4 <strlen>
 8001abc:	4603      	mov	r3, r0
 8001abe:	461a      	mov	r2, r3
 8001ac0:	4b85      	ldr	r3, [pc, #532]	; (8001cd8 <homePage+0x244>)
 8001ac2:	4413      	add	r3, r2
 8001ac4:	4a86      	ldr	r2, [pc, #536]	; (8001ce0 <homePage+0x24c>)
 8001ac6:	461d      	mov	r5, r3
 8001ac8:	4614      	mov	r4, r2
 8001aca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001acc:	6028      	str	r0, [r5, #0]
 8001ace:	6069      	str	r1, [r5, #4]
 8001ad0:	60aa      	str	r2, [r5, #8]
 8001ad2:	60eb      	str	r3, [r5, #12]
 8001ad4:	7823      	ldrb	r3, [r4, #0]
 8001ad6:	742b      	strb	r3, [r5, #16]
	strcat(template,"<head>");
 8001ad8:	487f      	ldr	r0, [pc, #508]	; (8001cd8 <homePage+0x244>)
 8001ada:	f7fe fb83 	bl	80001e4 <strlen>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4b7d      	ldr	r3, [pc, #500]	; (8001cd8 <homePage+0x244>)
 8001ae4:	4413      	add	r3, r2
 8001ae6:	4a7f      	ldr	r2, [pc, #508]	; (8001ce4 <homePage+0x250>)
 8001ae8:	6810      	ldr	r0, [r2, #0]
 8001aea:	6018      	str	r0, [r3, #0]
 8001aec:	8891      	ldrh	r1, [r2, #4]
 8001aee:	7992      	ldrb	r2, [r2, #6]
 8001af0:	8099      	strh	r1, [r3, #4]
 8001af2:	719a      	strb	r2, [r3, #6]
	strcat(template,"<meta charset=\"UTF-8\">");
 8001af4:	4878      	ldr	r0, [pc, #480]	; (8001cd8 <homePage+0x244>)
 8001af6:	f7fe fb75 	bl	80001e4 <strlen>
 8001afa:	4603      	mov	r3, r0
 8001afc:	461a      	mov	r2, r3
 8001afe:	4b76      	ldr	r3, [pc, #472]	; (8001cd8 <homePage+0x244>)
 8001b00:	4413      	add	r3, r2
 8001b02:	4a79      	ldr	r2, [pc, #484]	; (8001ce8 <homePage+0x254>)
 8001b04:	461c      	mov	r4, r3
 8001b06:	4615      	mov	r5, r2
 8001b08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b0a:	6020      	str	r0, [r4, #0]
 8001b0c:	6061      	str	r1, [r4, #4]
 8001b0e:	60a2      	str	r2, [r4, #8]
 8001b10:	60e3      	str	r3, [r4, #12]
 8001b12:	6828      	ldr	r0, [r5, #0]
 8001b14:	6120      	str	r0, [r4, #16]
 8001b16:	88ab      	ldrh	r3, [r5, #4]
 8001b18:	79aa      	ldrb	r2, [r5, #6]
 8001b1a:	82a3      	strh	r3, [r4, #20]
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	75a3      	strb	r3, [r4, #22]
	strcat(template,"<meta http-equiv=\"refresh\" content=\"100\">");
 8001b20:	486d      	ldr	r0, [pc, #436]	; (8001cd8 <homePage+0x244>)
 8001b22:	f7fe fb5f 	bl	80001e4 <strlen>
 8001b26:	4603      	mov	r3, r0
 8001b28:	461a      	mov	r2, r3
 8001b2a:	4b6b      	ldr	r3, [pc, #428]	; (8001cd8 <homePage+0x244>)
 8001b2c:	4413      	add	r3, r2
 8001b2e:	4a6f      	ldr	r2, [pc, #444]	; (8001cec <homePage+0x258>)
 8001b30:	4614      	mov	r4, r2
 8001b32:	469c      	mov	ip, r3
 8001b34:	f104 0e20 	add.w	lr, r4, #32
 8001b38:	4665      	mov	r5, ip
 8001b3a:	4626      	mov	r6, r4
 8001b3c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001b3e:	6028      	str	r0, [r5, #0]
 8001b40:	6069      	str	r1, [r5, #4]
 8001b42:	60aa      	str	r2, [r5, #8]
 8001b44:	60eb      	str	r3, [r5, #12]
 8001b46:	3410      	adds	r4, #16
 8001b48:	f10c 0c10 	add.w	ip, ip, #16
 8001b4c:	4574      	cmp	r4, lr
 8001b4e:	d1f3      	bne.n	8001b38 <homePage+0xa4>
 8001b50:	4662      	mov	r2, ip
 8001b52:	4623      	mov	r3, r4
 8001b54:	cb03      	ldmia	r3!, {r0, r1}
 8001b56:	6010      	str	r0, [r2, #0]
 8001b58:	6051      	str	r1, [r2, #4]
 8001b5a:	881b      	ldrh	r3, [r3, #0]
 8001b5c:	8113      	strh	r3, [r2, #8]
	strcat(template,"<meta name=\"viewport\" content=\"width=device-width, initial-scale=1.0\">");
 8001b5e:	485e      	ldr	r0, [pc, #376]	; (8001cd8 <homePage+0x244>)
 8001b60:	f7fe fb40 	bl	80001e4 <strlen>
 8001b64:	4603      	mov	r3, r0
 8001b66:	461a      	mov	r2, r3
 8001b68:	4b5b      	ldr	r3, [pc, #364]	; (8001cd8 <homePage+0x244>)
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a60      	ldr	r2, [pc, #384]	; (8001cf0 <homePage+0x25c>)
 8001b6e:	4618      	mov	r0, r3
 8001b70:	4611      	mov	r1, r2
 8001b72:	2347      	movs	r3, #71	; 0x47
 8001b74:	461a      	mov	r2, r3
 8001b76:	f006 fdc1 	bl	80086fc <memcpy>
	strcat(template,"<title>Auto Irrigation System</title>");
 8001b7a:	4857      	ldr	r0, [pc, #348]	; (8001cd8 <homePage+0x244>)
 8001b7c:	f7fe fb32 	bl	80001e4 <strlen>
 8001b80:	4603      	mov	r3, r0
 8001b82:	461a      	mov	r2, r3
 8001b84:	4b54      	ldr	r3, [pc, #336]	; (8001cd8 <homePage+0x244>)
 8001b86:	4413      	add	r3, r2
 8001b88:	4a5a      	ldr	r2, [pc, #360]	; (8001cf4 <homePage+0x260>)
 8001b8a:	4614      	mov	r4, r2
 8001b8c:	469c      	mov	ip, r3
 8001b8e:	f104 0e20 	add.w	lr, r4, #32
 8001b92:	4665      	mov	r5, ip
 8001b94:	4626      	mov	r6, r4
 8001b96:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001b98:	6028      	str	r0, [r5, #0]
 8001b9a:	6069      	str	r1, [r5, #4]
 8001b9c:	60aa      	str	r2, [r5, #8]
 8001b9e:	60eb      	str	r3, [r5, #12]
 8001ba0:	3410      	adds	r4, #16
 8001ba2:	f10c 0c10 	add.w	ip, ip, #16
 8001ba6:	4574      	cmp	r4, lr
 8001ba8:	d1f3      	bne.n	8001b92 <homePage+0xfe>
 8001baa:	4663      	mov	r3, ip
 8001bac:	4622      	mov	r2, r4
 8001bae:	6810      	ldr	r0, [r2, #0]
 8001bb0:	6018      	str	r0, [r3, #0]
 8001bb2:	8892      	ldrh	r2, [r2, #4]
 8001bb4:	809a      	strh	r2, [r3, #4]
	strcat(template,"</head>");
 8001bb6:	4848      	ldr	r0, [pc, #288]	; (8001cd8 <homePage+0x244>)
 8001bb8:	f7fe fb14 	bl	80001e4 <strlen>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	4b45      	ldr	r3, [pc, #276]	; (8001cd8 <homePage+0x244>)
 8001bc2:	4413      	add	r3, r2
 8001bc4:	494c      	ldr	r1, [pc, #304]	; (8001cf8 <homePage+0x264>)
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	460b      	mov	r3, r1
 8001bca:	cb03      	ldmia	r3!, {r0, r1}
 8001bcc:	6010      	str	r0, [r2, #0]
 8001bce:	6051      	str	r1, [r2, #4]
	strcat(template,"<body>");
 8001bd0:	4841      	ldr	r0, [pc, #260]	; (8001cd8 <homePage+0x244>)
 8001bd2:	f7fe fb07 	bl	80001e4 <strlen>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	461a      	mov	r2, r3
 8001bda:	4b3f      	ldr	r3, [pc, #252]	; (8001cd8 <homePage+0x244>)
 8001bdc:	4413      	add	r3, r2
 8001bde:	4a47      	ldr	r2, [pc, #284]	; (8001cfc <homePage+0x268>)
 8001be0:	6810      	ldr	r0, [r2, #0]
 8001be2:	6018      	str	r0, [r3, #0]
 8001be4:	8891      	ldrh	r1, [r2, #4]
 8001be6:	7992      	ldrb	r2, [r2, #6]
 8001be8:	8099      	strh	r1, [r3, #4]
 8001bea:	719a      	strb	r2, [r3, #6]
	strcat(template,"<h1>Auto Irrigation System</h1>");
 8001bec:	483a      	ldr	r0, [pc, #232]	; (8001cd8 <homePage+0x244>)
 8001bee:	f7fe faf9 	bl	80001e4 <strlen>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4b38      	ldr	r3, [pc, #224]	; (8001cd8 <homePage+0x244>)
 8001bf8:	4413      	add	r3, r2
 8001bfa:	4a41      	ldr	r2, [pc, #260]	; (8001d00 <homePage+0x26c>)
 8001bfc:	461c      	mov	r4, r3
 8001bfe:	4615      	mov	r5, r2
 8001c00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c02:	6020      	str	r0, [r4, #0]
 8001c04:	6061      	str	r1, [r4, #4]
 8001c06:	60a2      	str	r2, [r4, #8]
 8001c08:	60e3      	str	r3, [r4, #12]
 8001c0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c0c:	6120      	str	r0, [r4, #16]
 8001c0e:	6161      	str	r1, [r4, #20]
 8001c10:	61a2      	str	r2, [r4, #24]
 8001c12:	61e3      	str	r3, [r4, #28]
	strcat(template,"<form action=\"http://192.168.0.116\" method=\"GET\">");
 8001c14:	4830      	ldr	r0, [pc, #192]	; (8001cd8 <homePage+0x244>)
 8001c16:	f7fe fae5 	bl	80001e4 <strlen>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4b2e      	ldr	r3, [pc, #184]	; (8001cd8 <homePage+0x244>)
 8001c20:	4413      	add	r3, r2
 8001c22:	4a38      	ldr	r2, [pc, #224]	; (8001d04 <homePage+0x270>)
 8001c24:	4614      	mov	r4, r2
 8001c26:	469c      	mov	ip, r3
 8001c28:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001c2c:	4665      	mov	r5, ip
 8001c2e:	4626      	mov	r6, r4
 8001c30:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001c32:	6028      	str	r0, [r5, #0]
 8001c34:	6069      	str	r1, [r5, #4]
 8001c36:	60aa      	str	r2, [r5, #8]
 8001c38:	60eb      	str	r3, [r5, #12]
 8001c3a:	3410      	adds	r4, #16
 8001c3c:	f10c 0c10 	add.w	ip, ip, #16
 8001c40:	4574      	cmp	r4, lr
 8001c42:	d1f3      	bne.n	8001c2c <homePage+0x198>
 8001c44:	4662      	mov	r2, ip
 8001c46:	4623      	mov	r3, r4
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	8013      	strh	r3, [r2, #0]
	strcat(template,"<button name = \"control\" type = \"submit\" value = \"add\">add water</button>");
 8001c4c:	4822      	ldr	r0, [pc, #136]	; (8001cd8 <homePage+0x244>)
 8001c4e:	f7fe fac9 	bl	80001e4 <strlen>
 8001c52:	4603      	mov	r3, r0
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b20      	ldr	r3, [pc, #128]	; (8001cd8 <homePage+0x244>)
 8001c58:	4413      	add	r3, r2
 8001c5a:	4a2b      	ldr	r2, [pc, #172]	; (8001d08 <homePage+0x274>)
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	4611      	mov	r1, r2
 8001c60:	234a      	movs	r3, #74	; 0x4a
 8001c62:	461a      	mov	r2, r3
 8001c64:	f006 fd4a 	bl	80086fc <memcpy>
	strcat(template,"<button name = \"control\" type = \"submit\" value = \"spray\">spray water</button>");
 8001c68:	481b      	ldr	r0, [pc, #108]	; (8001cd8 <homePage+0x244>)
 8001c6a:	f7fe fabb 	bl	80001e4 <strlen>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b19      	ldr	r3, [pc, #100]	; (8001cd8 <homePage+0x244>)
 8001c74:	4413      	add	r3, r2
 8001c76:	4a25      	ldr	r2, [pc, #148]	; (8001d0c <homePage+0x278>)
 8001c78:	4618      	mov	r0, r3
 8001c7a:	4611      	mov	r1, r2
 8001c7c:	234e      	movs	r3, #78	; 0x4e
 8001c7e:	461a      	mov	r2, r3
 8001c80:	f006 fd3c 	bl	80086fc <memcpy>
	strcat(template,"</form>");
 8001c84:	4814      	ldr	r0, [pc, #80]	; (8001cd8 <homePage+0x244>)
 8001c86:	f7fe faad 	bl	80001e4 <strlen>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <homePage+0x244>)
 8001c90:	4413      	add	r3, r2
 8001c92:	491f      	ldr	r1, [pc, #124]	; (8001d10 <homePage+0x27c>)
 8001c94:	461a      	mov	r2, r3
 8001c96:	460b      	mov	r3, r1
 8001c98:	cb03      	ldmia	r3!, {r0, r1}
 8001c9a:	6010      	str	r0, [r2, #0]
 8001c9c:	6051      	str	r1, [r2, #4]
	strcat(template,"</body>");
 8001c9e:	480e      	ldr	r0, [pc, #56]	; (8001cd8 <homePage+0x244>)
 8001ca0:	f7fe faa0 	bl	80001e4 <strlen>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	4b0b      	ldr	r3, [pc, #44]	; (8001cd8 <homePage+0x244>)
 8001caa:	4413      	add	r3, r2
 8001cac:	4919      	ldr	r1, [pc, #100]	; (8001d14 <homePage+0x280>)
 8001cae:	461a      	mov	r2, r3
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	cb03      	ldmia	r3!, {r0, r1}
 8001cb4:	6010      	str	r0, [r2, #0]
 8001cb6:	6051      	str	r1, [r2, #4]
	strcat(template,"</html>");
 8001cb8:	4807      	ldr	r0, [pc, #28]	; (8001cd8 <homePage+0x244>)
 8001cba:	f7fe fa93 	bl	80001e4 <strlen>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	4b05      	ldr	r3, [pc, #20]	; (8001cd8 <homePage+0x244>)
 8001cc4:	4413      	add	r3, r2
 8001cc6:	4914      	ldr	r1, [pc, #80]	; (8001d18 <homePage+0x284>)
 8001cc8:	461a      	mov	r2, r3
 8001cca:	460b      	mov	r3, r1
 8001ccc:	cb03      	ldmia	r3!, {r0, r1}
 8001cce:	6010      	str	r0, [r2, #0]
 8001cd0:	6051      	str	r1, [r2, #4]
//	print_text("</form>");
//	print_text("</body> ");
//	print_text("</html>");
//	print_text(template);
//	respond_single();
}
 8001cd2:	bf00      	nop
 8001cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200135b8 	.word	0x200135b8
 8001cdc:	08009000 	.word	0x08009000
 8001ce0:	08009010 	.word	0x08009010
 8001ce4:	08009024 	.word	0x08009024
 8001ce8:	0800902c 	.word	0x0800902c
 8001cec:	08009044 	.word	0x08009044
 8001cf0:	08009070 	.word	0x08009070
 8001cf4:	080090b8 	.word	0x080090b8
 8001cf8:	080090e0 	.word	0x080090e0
 8001cfc:	080090e8 	.word	0x080090e8
 8001d00:	080090f0 	.word	0x080090f0
 8001d04:	08009110 	.word	0x08009110
 8001d08:	08009144 	.word	0x08009144
 8001d0c:	08009190 	.word	0x08009190
 8001d10:	080091e0 	.word	0x080091e0
 8001d14:	080091e8 	.word	0x080091e8
 8001d18:	080091f0 	.word	0x080091f0

08001d1c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a04      	ldr	r2, [pc, #16]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d101      	bne.n	8001d32 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001d2e:	f000 fc11 	bl	8002554 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	40001000 	.word	0x40001000

08001d40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d44:	b672      	cpsid	i
}
 8001d46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <Error_Handler+0x8>
	...

08001d4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	607b      	str	r3, [r7, #4]
 8001d56:	4b10      	ldr	r3, [pc, #64]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5a:	4a0f      	ldr	r2, [pc, #60]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d60:	6453      	str	r3, [r2, #68]	; 0x44
 8001d62:	4b0d      	ldr	r3, [pc, #52]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d6e:	2300      	movs	r3, #0
 8001d70:	603b      	str	r3, [r7, #0]
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	4a08      	ldr	r2, [pc, #32]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d7e:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <HAL_MspInit+0x4c>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d86:	603b      	str	r3, [r7, #0]
 8001d88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	40023800 	.word	0x40023800

08001d9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b08a      	sub	sp, #40	; 0x28
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	f107 0314 	add.w	r3, r7, #20
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	605a      	str	r2, [r3, #4]
 8001dae:	609a      	str	r2, [r3, #8]
 8001db0:	60da      	str	r2, [r3, #12]
 8001db2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a1b      	ldr	r2, [pc, #108]	; (8001e28 <HAL_ADC_MspInit+0x8c>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d12f      	bne.n	8001e1e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	4b1a      	ldr	r3, [pc, #104]	; (8001e2c <HAL_ADC_MspInit+0x90>)
 8001dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc6:	4a19      	ldr	r2, [pc, #100]	; (8001e2c <HAL_ADC_MspInit+0x90>)
 8001dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dcc:	6453      	str	r3, [r2, #68]	; 0x44
 8001dce:	4b17      	ldr	r3, [pc, #92]	; (8001e2c <HAL_ADC_MspInit+0x90>)
 8001dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd6:	613b      	str	r3, [r7, #16]
 8001dd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	4b13      	ldr	r3, [pc, #76]	; (8001e2c <HAL_ADC_MspInit+0x90>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	4a12      	ldr	r2, [pc, #72]	; (8001e2c <HAL_ADC_MspInit+0x90>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dea:	4b10      	ldr	r3, [pc, #64]	; (8001e2c <HAL_ADC_MspInit+0x90>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001df6:	2302      	movs	r3, #2
 8001df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e02:	f107 0314 	add.w	r3, r7, #20
 8001e06:	4619      	mov	r1, r3
 8001e08:	4809      	ldr	r0, [pc, #36]	; (8001e30 <HAL_ADC_MspInit+0x94>)
 8001e0a:	f001 f975 	bl	80030f8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2100      	movs	r1, #0
 8001e12:	2012      	movs	r0, #18
 8001e14:	f001 f946 	bl	80030a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001e18:	2012      	movs	r0, #18
 8001e1a:	f001 f95f 	bl	80030dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e1e:	bf00      	nop
 8001e20:	3728      	adds	r7, #40	; 0x28
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	40012000 	.word	0x40012000
 8001e2c:	40023800 	.word	0x40023800
 8001e30:	40020000 	.word	0x40020000

08001e34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b08a      	sub	sp, #40	; 0x28
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	605a      	str	r2, [r3, #4]
 8001e46:	609a      	str	r2, [r3, #8]
 8001e48:	60da      	str	r2, [r3, #12]
 8001e4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a19      	ldr	r2, [pc, #100]	; (8001eb8 <HAL_SPI_MspInit+0x84>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d12b      	bne.n	8001eae <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	613b      	str	r3, [r7, #16]
 8001e5a:	4b18      	ldr	r3, [pc, #96]	; (8001ebc <HAL_SPI_MspInit+0x88>)
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5e:	4a17      	ldr	r2, [pc, #92]	; (8001ebc <HAL_SPI_MspInit+0x88>)
 8001e60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e64:	6453      	str	r3, [r2, #68]	; 0x44
 8001e66:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <HAL_SPI_MspInit+0x88>)
 8001e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e6e:	613b      	str	r3, [r7, #16]
 8001e70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <HAL_SPI_MspInit+0x88>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7a:	4a10      	ldr	r2, [pc, #64]	; (8001ebc <HAL_SPI_MspInit+0x88>)
 8001e7c:	f043 0301 	orr.w	r3, r3, #1
 8001e80:	6313      	str	r3, [r2, #48]	; 0x30
 8001e82:	4b0e      	ldr	r3, [pc, #56]	; (8001ebc <HAL_SPI_MspInit+0x88>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e8e:	23e0      	movs	r3, #224	; 0xe0
 8001e90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e92:	2302      	movs	r3, #2
 8001e94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e9e:	2305      	movs	r3, #5
 8001ea0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea2:	f107 0314 	add.w	r3, r7, #20
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4805      	ldr	r0, [pc, #20]	; (8001ec0 <HAL_SPI_MspInit+0x8c>)
 8001eaa:	f001 f925 	bl	80030f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001eae:	bf00      	nop
 8001eb0:	3728      	adds	r7, #40	; 0x28
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40013000 	.word	0x40013000
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40020000 	.word	0x40020000

08001ec4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed4:	d116      	bne.n	8001f04 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	4b16      	ldr	r3, [pc, #88]	; (8001f34 <HAL_TIM_Base_MspInit+0x70>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	4a15      	ldr	r2, [pc, #84]	; (8001f34 <HAL_TIM_Base_MspInit+0x70>)
 8001ee0:	f043 0301 	orr.w	r3, r3, #1
 8001ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee6:	4b13      	ldr	r3, [pc, #76]	; (8001f34 <HAL_TIM_Base_MspInit+0x70>)
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	201c      	movs	r0, #28
 8001ef8:	f001 f8d4 	bl	80030a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001efc:	201c      	movs	r0, #28
 8001efe:	f001 f8ed 	bl	80030dc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f02:	e012      	b.n	8001f2a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a0b      	ldr	r2, [pc, #44]	; (8001f38 <HAL_TIM_Base_MspInit+0x74>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d10d      	bne.n	8001f2a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60bb      	str	r3, [r7, #8]
 8001f12:	4b08      	ldr	r3, [pc, #32]	; (8001f34 <HAL_TIM_Base_MspInit+0x70>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f16:	4a07      	ldr	r2, [pc, #28]	; (8001f34 <HAL_TIM_Base_MspInit+0x70>)
 8001f18:	f043 0302 	orr.w	r3, r3, #2
 8001f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f1e:	4b05      	ldr	r3, [pc, #20]	; (8001f34 <HAL_TIM_Base_MspInit+0x70>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	68bb      	ldr	r3, [r7, #8]
}
 8001f2a:	bf00      	nop
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40000400 	.word	0x40000400

08001f3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b088      	sub	sp, #32
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 030c 	add.w	r3, r7, #12
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f5c:	d11d      	bne.n	8001f9a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	4b10      	ldr	r3, [pc, #64]	; (8001fa4 <HAL_TIM_MspPostInit+0x68>)
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	4a0f      	ldr	r2, [pc, #60]	; (8001fa4 <HAL_TIM_MspPostInit+0x68>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f6e:	4b0d      	ldr	r3, [pc, #52]	; (8001fa4 <HAL_TIM_MspPostInit+0x68>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	60bb      	str	r3, [r7, #8]
 8001f78:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7e:	2302      	movs	r3, #2
 8001f80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f86:	2300      	movs	r3, #0
 8001f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8e:	f107 030c 	add.w	r3, r7, #12
 8001f92:	4619      	mov	r1, r3
 8001f94:	4804      	ldr	r0, [pc, #16]	; (8001fa8 <HAL_TIM_MspPostInit+0x6c>)
 8001f96:	f001 f8af 	bl	80030f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f9a:	bf00      	nop
 8001f9c:	3720      	adds	r7, #32
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	40020000 	.word	0x40020000

08001fac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08a      	sub	sp, #40	; 0x28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb4:	f107 0314 	add.w	r3, r7, #20
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a19      	ldr	r2, [pc, #100]	; (8002030 <HAL_UART_MspInit+0x84>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d12c      	bne.n	8002028 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
 8001fd2:	4b18      	ldr	r3, [pc, #96]	; (8002034 <HAL_UART_MspInit+0x88>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd6:	4a17      	ldr	r2, [pc, #92]	; (8002034 <HAL_UART_MspInit+0x88>)
 8001fd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8001fde:	4b15      	ldr	r3, [pc, #84]	; (8002034 <HAL_UART_MspInit+0x88>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	4b11      	ldr	r3, [pc, #68]	; (8002034 <HAL_UART_MspInit+0x88>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	4a10      	ldr	r2, [pc, #64]	; (8002034 <HAL_UART_MspInit+0x88>)
 8001ff4:	f043 0302 	orr.w	r3, r3, #2
 8001ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffa:	4b0e      	ldr	r3, [pc, #56]	; (8002034 <HAL_UART_MspInit+0x88>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002006:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800200a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200c:	2302      	movs	r3, #2
 800200e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002014:	2303      	movs	r3, #3
 8002016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002018:	2307      	movs	r3, #7
 800201a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	4619      	mov	r1, r3
 8002022:	4805      	ldr	r0, [pc, #20]	; (8002038 <HAL_UART_MspInit+0x8c>)
 8002024:	f001 f868 	bl	80030f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002028:	bf00      	nop
 800202a:	3728      	adds	r7, #40	; 0x28
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40004800 	.word	0x40004800
 8002034:	40023800 	.word	0x40023800
 8002038:	40020400 	.word	0x40020400

0800203c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08c      	sub	sp, #48	; 0x30
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002044:	2300      	movs	r3, #0
 8002046:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002048:	2300      	movs	r3, #0
 800204a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800204c:	2200      	movs	r2, #0
 800204e:	6879      	ldr	r1, [r7, #4]
 8002050:	2036      	movs	r0, #54	; 0x36
 8002052:	f001 f827 	bl	80030a4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002056:	2036      	movs	r0, #54	; 0x36
 8002058:	f001 f840 	bl	80030dc <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800205c:	2300      	movs	r3, #0
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	4b1f      	ldr	r3, [pc, #124]	; (80020e0 <HAL_InitTick+0xa4>)
 8002062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002064:	4a1e      	ldr	r2, [pc, #120]	; (80020e0 <HAL_InitTick+0xa4>)
 8002066:	f043 0310 	orr.w	r3, r3, #16
 800206a:	6413      	str	r3, [r2, #64]	; 0x40
 800206c:	4b1c      	ldr	r3, [pc, #112]	; (80020e0 <HAL_InitTick+0xa4>)
 800206e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002070:	f003 0310 	and.w	r3, r3, #16
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002078:	f107 0210 	add.w	r2, r7, #16
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	4611      	mov	r1, r2
 8002082:	4618      	mov	r0, r3
 8002084:	f001 fe62 	bl	8003d4c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002088:	f001 fe38 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 800208c:	4603      	mov	r3, r0
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002094:	4a13      	ldr	r2, [pc, #76]	; (80020e4 <HAL_InitTick+0xa8>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	0c9b      	lsrs	r3, r3, #18
 800209c:	3b01      	subs	r3, #1
 800209e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80020a0:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <HAL_InitTick+0xac>)
 80020a2:	4a12      	ldr	r2, [pc, #72]	; (80020ec <HAL_InitTick+0xb0>)
 80020a4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80020a6:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <HAL_InitTick+0xac>)
 80020a8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020ac:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80020ae:	4a0e      	ldr	r2, [pc, #56]	; (80020e8 <HAL_InitTick+0xac>)
 80020b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020b2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80020b4:	4b0c      	ldr	r3, [pc, #48]	; (80020e8 <HAL_InitTick+0xac>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ba:	4b0b      	ldr	r3, [pc, #44]	; (80020e8 <HAL_InitTick+0xac>)
 80020bc:	2200      	movs	r2, #0
 80020be:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80020c0:	4809      	ldr	r0, [pc, #36]	; (80020e8 <HAL_InitTick+0xac>)
 80020c2:	f002 fc1d 	bl	8004900 <HAL_TIM_Base_Init>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d104      	bne.n	80020d6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80020cc:	4806      	ldr	r0, [pc, #24]	; (80020e8 <HAL_InitTick+0xac>)
 80020ce:	f002 fccf 	bl	8004a70 <HAL_TIM_Base_Start_IT>
 80020d2:	4603      	mov	r3, r0
 80020d4:	e000      	b.n	80020d8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3730      	adds	r7, #48	; 0x30
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40023800 	.word	0x40023800
 80020e4:	431bde83 	.word	0x431bde83
 80020e8:	20013a40 	.word	0x20013a40
 80020ec:	40001000 	.word	0x40001000

080020f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <NMI_Handler+0x4>

080020f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f6:	b480      	push	{r7}
 80020f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020fa:	e7fe      	b.n	80020fa <HardFault_Handler+0x4>

080020fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002100:	e7fe      	b.n	8002100 <MemManage_Handler+0x4>

08002102 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002102:	b480      	push	{r7}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002106:	e7fe      	b.n	8002106 <BusFault_Handler+0x4>

08002108 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800210c:	e7fe      	b.n	800210c <UsageFault_Handler+0x4>

0800210e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800210e:	b480      	push	{r7}
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002120:	4802      	ldr	r0, [pc, #8]	; (800212c <ADC_IRQHandler+0x10>)
 8002122:	f000 fb7d 	bl	8002820 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002126:	bf00      	nop
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	20013568 	.word	0x20013568

08002130 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002134:	4802      	ldr	r0, [pc, #8]	; (8002140 <TIM2_IRQHandler+0x10>)
 8002136:	f002 fe2d 	bl	8004d94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	200139f8 	.word	0x200139f8

08002144 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002148:	4802      	ldr	r0, [pc, #8]	; (8002154 <TIM6_DAC_IRQHandler+0x10>)
 800214a:	f002 fe23 	bl	8004d94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	20013a40 	.word	0x20013a40

08002158 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002160:	4a14      	ldr	r2, [pc, #80]	; (80021b4 <_sbrk+0x5c>)
 8002162:	4b15      	ldr	r3, [pc, #84]	; (80021b8 <_sbrk+0x60>)
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800216c:	4b13      	ldr	r3, [pc, #76]	; (80021bc <_sbrk+0x64>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d102      	bne.n	800217a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002174:	4b11      	ldr	r3, [pc, #68]	; (80021bc <_sbrk+0x64>)
 8002176:	4a12      	ldr	r2, [pc, #72]	; (80021c0 <_sbrk+0x68>)
 8002178:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800217a:	4b10      	ldr	r3, [pc, #64]	; (80021bc <_sbrk+0x64>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4413      	add	r3, r2
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	429a      	cmp	r2, r3
 8002186:	d207      	bcs.n	8002198 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002188:	f006 fa8e 	bl	80086a8 <__errno>
 800218c:	4603      	mov	r3, r0
 800218e:	220c      	movs	r2, #12
 8002190:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002192:	f04f 33ff 	mov.w	r3, #4294967295
 8002196:	e009      	b.n	80021ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002198:	4b08      	ldr	r3, [pc, #32]	; (80021bc <_sbrk+0x64>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800219e:	4b07      	ldr	r3, [pc, #28]	; (80021bc <_sbrk+0x64>)
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4413      	add	r3, r2
 80021a6:	4a05      	ldr	r2, [pc, #20]	; (80021bc <_sbrk+0x64>)
 80021a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021aa:	68fb      	ldr	r3, [r7, #12]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3718      	adds	r7, #24
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	20020000 	.word	0x20020000
 80021b8:	00000400 	.word	0x00000400
 80021bc:	200000c0 	.word	0x200000c0
 80021c0:	20013ae0 	.word	0x20013ae0

080021c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021c8:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <SystemInit+0x20>)
 80021ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021ce:	4a05      	ldr	r2, [pc, #20]	; (80021e4 <SystemInit+0x20>)
 80021d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	e000ed00 	.word	0xe000ed00

080021e8 <setup_server>:
/******************************************************************************
 * User API
 ******************************************************************************/

void setup_server(uint8_t macAddress[], uint8_t ipAddress[], uint16_t port)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	60f8      	str	r0, [r7, #12]
 80021f0:	60b9      	str	r1, [r7, #8]
 80021f2:	4613      	mov	r3, r2
 80021f4:	80fb      	strh	r3, [r7, #6]
	_port = port;
 80021f6:	4a22      	ldr	r2, [pc, #136]	; (8002280 <setup_server+0x98>)
 80021f8:	88fb      	ldrh	r3, [r7, #6]
 80021fa:	8013      	strh	r3, [r2, #0]
    enc28j60Init(macAddress);
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f7fe fb35 	bl	800086c <enc28j60Init>
    enc28j60clkout(2); // change clkout from 6.25MHz to 12.5MHz
 8002202:	2002      	movs	r0, #2
 8002204:	f7fe fb21 	bl	800084a <enc28j60clkout>
    HAL_Delay(10);
 8002208:	200a      	movs	r0, #10
 800220a:	f000 f9c3 	bl	8002594 <HAL_Delay>
	enc28j60PhyWrite(PHLCON,0x880);
 800220e:	f44f 6108 	mov.w	r1, #2176	; 0x880
 8002212:	2014      	movs	r0, #20
 8002214:	f7fe faed 	bl	80007f2 <enc28j60PhyWrite>
	HAL_Delay(500);
 8002218:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800221c:	f000 f9ba 	bl	8002594 <HAL_Delay>
	enc28j60PhyWrite(PHLCON,0x990);
 8002220:	f44f 6119 	mov.w	r1, #2448	; 0x990
 8002224:	2014      	movs	r0, #20
 8002226:	f7fe fae4 	bl	80007f2 <enc28j60PhyWrite>
	HAL_Delay(500);
 800222a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800222e:	f000 f9b1 	bl	8002594 <HAL_Delay>
	enc28j60PhyWrite(PHLCON,0x880);
 8002232:	f44f 6108 	mov.w	r1, #2176	; 0x880
 8002236:	2014      	movs	r0, #20
 8002238:	f7fe fadb 	bl	80007f2 <enc28j60PhyWrite>
	HAL_Delay(500);
 800223c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002240:	f000 f9a8 	bl	8002594 <HAL_Delay>
	enc28j60PhyWrite(PHLCON,0x990);
 8002244:	f44f 6119 	mov.w	r1, #2448	; 0x990
 8002248:	2014      	movs	r0, #20
 800224a:	f7fe fad2 	bl	80007f2 <enc28j60PhyWrite>
	HAL_Delay(500);
 800224e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002252:	f000 f99f 	bl	8002594 <HAL_Delay>
    enc28j60PhyWrite(PHLCON,0x476);
 8002256:	f240 4176 	movw	r1, #1142	; 0x476
 800225a:	2014      	movs	r0, #20
 800225c:	f7fe fac9 	bl	80007f2 <enc28j60PhyWrite>
    HAL_Delay(500);
 8002260:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002264:	f000 f996 	bl	8002594 <HAL_Delay>
    init_ip_arp_udp_tcp(macAddress, ipAddress, _port);
 8002268:	4b05      	ldr	r3, [pc, #20]	; (8002280 <setup_server+0x98>)
 800226a:	881b      	ldrh	r3, [r3, #0]
 800226c:	b2db      	uxtb	r3, r3
 800226e:	461a      	mov	r2, r3
 8002270:	68b9      	ldr	r1, [r7, #8]
 8002272:	68f8      	ldr	r0, [r7, #12]
 8002274:	f7fe fcd2 	bl	8000c1c <init_ip_arp_udp_tcp>
}
 8002278:	bf00      	nop
 800227a:	3710      	adds	r7, #16
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	2001351a 	.word	0x2001351a

08002284 <serviceRequest>:


char* serviceRequest()
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
	uint16_t dat_p;
	plen = enc28j60PacketReceive(BUFFER_SIZE, buf);
 800228a:	4965      	ldr	r1, [pc, #404]	; (8002420 <serviceRequest+0x19c>)
 800228c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002290:	f7fe fbe4 	bl	8000a5c <enc28j60PacketReceive>
 8002294:	4603      	mov	r3, r0
 8002296:	461a      	mov	r2, r3
 8002298:	4b62      	ldr	r3, [pc, #392]	; (8002424 <serviceRequest+0x1a0>)
 800229a:	801a      	strh	r2, [r3, #0]

	/*plen will ne unequal to zero if there is a valid packet (without crc error) */
	if(plen!=0)
 800229c:	4b61      	ldr	r3, [pc, #388]	; (8002424 <serviceRequest+0x1a0>)
 800229e:	881b      	ldrh	r3, [r3, #0]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	f000 80b9 	beq.w	8002418 <serviceRequest+0x194>
	{
		// arp is broadcast if unknown but a host may also verify the mac address by sending it to a unicast address.
	    if (eth_type_is_arp_and_my_ip(buf, plen))
 80022a6:	4b5f      	ldr	r3, [pc, #380]	; (8002424 <serviceRequest+0x1a0>)
 80022a8:	881b      	ldrh	r3, [r3, #0]
 80022aa:	4619      	mov	r1, r3
 80022ac:	485c      	ldr	r0, [pc, #368]	; (8002420 <serviceRequest+0x19c>)
 80022ae:	f7fe fced 	bl	8000c8c <eth_type_is_arp_and_my_ip>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d004      	beq.n	80022c2 <serviceRequest+0x3e>
		{
	      make_arp_answer_from_request(buf);
 80022b8:	4859      	ldr	r0, [pc, #356]	; (8002420 <serviceRequest+0x19c>)
 80022ba:	f7fe fe89 	bl	8000fd0 <make_arp_answer_from_request>
	      return 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	e0aa      	b.n	8002418 <serviceRequest+0x194>
	    }
	    // check if ip packets are for us:
	    if (eth_type_is_ip_and_my_ip(buf, plen) == 0)
 80022c2:	4b58      	ldr	r3, [pc, #352]	; (8002424 <serviceRequest+0x1a0>)
 80022c4:	881b      	ldrh	r3, [r3, #0]
 80022c6:	4619      	mov	r1, r3
 80022c8:	4855      	ldr	r0, [pc, #340]	; (8002420 <serviceRequest+0x19c>)
 80022ca:	f7fe fd15 	bl	8000cf8 <eth_type_is_ip_and_my_ip>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d101      	bne.n	80022d8 <serviceRequest+0x54>
	 	{
	      return 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	e09f      	b.n	8002418 <serviceRequest+0x194>
	    }
	    if (buf[IP_PROTO_P]==IP_PROTO_ICMP_V && buf[ICMP_TYPE_P]==ICMP_TYPE_ECHOREQUEST_V)
 80022d8:	4b51      	ldr	r3, [pc, #324]	; (8002420 <serviceRequest+0x19c>)
 80022da:	7ddb      	ldrb	r3, [r3, #23]
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d10c      	bne.n	80022fa <serviceRequest+0x76>
 80022e0:	4b4f      	ldr	r3, [pc, #316]	; (8002420 <serviceRequest+0x19c>)
 80022e2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80022e6:	2b08      	cmp	r3, #8
 80022e8:	d107      	bne.n	80022fa <serviceRequest+0x76>
		{
	      make_echo_reply_from_request(buf, plen);
 80022ea:	4b4e      	ldr	r3, [pc, #312]	; (8002424 <serviceRequest+0x1a0>)
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	4619      	mov	r1, r3
 80022f0:	484b      	ldr	r0, [pc, #300]	; (8002420 <serviceRequest+0x19c>)
 80022f2:	f7fe fec5 	bl	8001080 <make_echo_reply_from_request>
	      return 0;
 80022f6:	2300      	movs	r3, #0
 80022f8:	e08e      	b.n	8002418 <serviceRequest+0x194>
	    }
	    // tcp port www start, compare only the lower byte
	    if (buf[IP_PROTO_P]==IP_PROTO_TCP_V&&buf[TCP_DST_PORT_H_P]==0&&buf[TCP_DST_PORT_L_P] == _port)
 80022fa:	4b49      	ldr	r3, [pc, #292]	; (8002420 <serviceRequest+0x19c>)
 80022fc:	7ddb      	ldrb	r3, [r3, #23]
 80022fe:	2b06      	cmp	r3, #6
 8002300:	f040 808a 	bne.w	8002418 <serviceRequest+0x194>
 8002304:	4b46      	ldr	r3, [pc, #280]	; (8002420 <serviceRequest+0x19c>)
 8002306:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800230a:	2b00      	cmp	r3, #0
 800230c:	f040 8084 	bne.w	8002418 <serviceRequest+0x194>
 8002310:	4b43      	ldr	r3, [pc, #268]	; (8002420 <serviceRequest+0x19c>)
 8002312:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002316:	b29a      	uxth	r2, r3
 8002318:	4b43      	ldr	r3, [pc, #268]	; (8002428 <serviceRequest+0x1a4>)
 800231a:	881b      	ldrh	r3, [r3, #0]
 800231c:	429a      	cmp	r2, r3
 800231e:	d17b      	bne.n	8002418 <serviceRequest+0x194>
		{
	    	if (buf[TCP_FLAGS_P] & TCP_FLAGS_SYN_V)
 8002320:	4b3f      	ldr	r3, [pc, #252]	; (8002420 <serviceRequest+0x19c>)
 8002322:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	2b00      	cmp	r3, #0
 800232c:	d004      	beq.n	8002338 <serviceRequest+0xb4>
			{
	         	make_tcp_synack_from_syn(buf); // make_tcp_synack_from_syn does already send the syn,ack
 800232e:	483c      	ldr	r0, [pc, #240]	; (8002420 <serviceRequest+0x19c>)
 8002330:	f7fe fed2 	bl	80010d8 <make_tcp_synack_from_syn>
	         	return 0;
 8002334:	2300      	movs	r3, #0
 8002336:	e06f      	b.n	8002418 <serviceRequest+0x194>
	      	}
	      	if (buf[TCP_FLAGS_P] & TCP_FLAGS_ACK_V)
 8002338:	4b39      	ldr	r3, [pc, #228]	; (8002420 <serviceRequest+0x19c>)
 800233a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800233e:	f003 0310 	and.w	r3, r3, #16
 8002342:	2b00      	cmp	r3, #0
 8002344:	d068      	beq.n	8002418 <serviceRequest+0x194>
			{
	        	init_len_info(buf); // init some data structures
 8002346:	4836      	ldr	r0, [pc, #216]	; (8002420 <serviceRequest+0x19c>)
 8002348:	f7fe ff18 	bl	800117c <init_len_info>
	        	dat_p=get_tcp_data_pointer();
 800234c:	f7fe fefe 	bl	800114c <get_tcp_data_pointer>
 8002350:	4603      	mov	r3, r0
 8002352:	807b      	strh	r3, [r7, #2]
	        	if (dat_p==0)
 8002354:	887b      	ldrh	r3, [r7, #2]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10b      	bne.n	8002372 <serviceRequest+0xee>
				{ // we can possibly have no data, just ack:
	          		if (buf[TCP_FLAGS_P] & TCP_FLAGS_FIN_V)
 800235a:	4b31      	ldr	r3, [pc, #196]	; (8002420 <serviceRequest+0x19c>)
 800235c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b00      	cmp	r3, #0
 8002366:	d002      	beq.n	800236e <serviceRequest+0xea>
					{
	            		make_tcp_ack_from_any(buf);
 8002368:	482d      	ldr	r0, [pc, #180]	; (8002420 <serviceRequest+0x19c>)
 800236a:	f7fe ff6d 	bl	8001248 <make_tcp_ack_from_any>
	          		}
	          		return 0;
 800236e:	2300      	movs	r3, #0
 8002370:	e052      	b.n	8002418 <serviceRequest+0x194>
	        	}
	        	//Verfica se no recebeu GET
	        	if (strncmp("GET ",(char *)&(buf[dat_p]),4)!=0)
 8002372:	887b      	ldrh	r3, [r7, #2]
 8002374:	4a2a      	ldr	r2, [pc, #168]	; (8002420 <serviceRequest+0x19c>)
 8002376:	4413      	add	r3, r2
 8002378:	2204      	movs	r2, #4
 800237a:	4619      	mov	r1, r3
 800237c:	482b      	ldr	r0, [pc, #172]	; (800242c <serviceRequest+0x1a8>)
 800237e:	f006 f9f3 	bl	8008768 <strncmp>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d015      	beq.n	80023b4 <serviceRequest+0x130>
				{
	          		// head, post and other methods for possible status codes see:
	            	// http://www.w3.org/Protocols/rfc2616/rfc2616-sec10.html
	            	plen=fill_tcp_data(buf,0,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n<h1>200 OK</h1>");
 8002388:	4a29      	ldr	r2, [pc, #164]	; (8002430 <serviceRequest+0x1ac>)
 800238a:	2100      	movs	r1, #0
 800238c:	4824      	ldr	r0, [pc, #144]	; (8002420 <serviceRequest+0x19c>)
 800238e:	f7fe ff39 	bl	8001204 <fill_tcp_data>
 8002392:	4603      	mov	r3, r0
 8002394:	461a      	mov	r2, r3
 8002396:	4b23      	ldr	r3, [pc, #140]	; (8002424 <serviceRequest+0x1a0>)
 8002398:	801a      	strh	r2, [r3, #0]
					plen=fill_tcp_data(buf,plen,"<h1>A</h1>");
 800239a:	4b22      	ldr	r3, [pc, #136]	; (8002424 <serviceRequest+0x1a0>)
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	4a25      	ldr	r2, [pc, #148]	; (8002434 <serviceRequest+0x1b0>)
 80023a0:	4619      	mov	r1, r3
 80023a2:	481f      	ldr	r0, [pc, #124]	; (8002420 <serviceRequest+0x19c>)
 80023a4:	f7fe ff2e 	bl	8001204 <fill_tcp_data>
 80023a8:	4603      	mov	r3, r0
 80023aa:	461a      	mov	r2, r3
 80023ac:	4b1d      	ldr	r3, [pc, #116]	; (8002424 <serviceRequest+0x1a0>)
 80023ae:	801a      	strh	r2, [r3, #0]
					respond_single();
 80023b0:	f000 f870 	bl	8002494 <respond_single>
	        	}
	        	//Verifica se recebeu GET + request action
	 			if (strncmp("/",(char *)&(buf[dat_p+4]),1)==0) // was "/ " and 2
 80023b4:	887b      	ldrh	r3, [r7, #2]
 80023b6:	3304      	adds	r3, #4
 80023b8:	4a19      	ldr	r2, [pc, #100]	; (8002420 <serviceRequest+0x19c>)
 80023ba:	4413      	add	r3, r2
 80023bc:	2201      	movs	r2, #1
 80023be:	4619      	mov	r1, r3
 80023c0:	481d      	ldr	r0, [pc, #116]	; (8002438 <serviceRequest+0x1b4>)
 80023c2:	f006 f9d1 	bl	8008768 <strncmp>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d125      	bne.n	8002418 <serviceRequest+0x194>
				{
					// Copy the request action before we overwrite it with the response
					int i = 0;
 80023cc:	2300      	movs	r3, #0
 80023ce:	607b      	str	r3, [r7, #4]
					while (buf[dat_p+5+i] != ' ' && i < STR_BUFFER_SIZE)
 80023d0:	e00d      	b.n	80023ee <serviceRequest+0x16a>
					{
						strbuf[i] = buf[dat_p+5+i];
 80023d2:	887b      	ldrh	r3, [r7, #2]
 80023d4:	1d5a      	adds	r2, r3, #5
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	4a11      	ldr	r2, [pc, #68]	; (8002420 <serviceRequest+0x19c>)
 80023dc:	5cd1      	ldrb	r1, [r2, r3]
 80023de:	4a17      	ldr	r2, [pc, #92]	; (800243c <serviceRequest+0x1b8>)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4413      	add	r3, r2
 80023e4:	460a      	mov	r2, r1
 80023e6:	701a      	strb	r2, [r3, #0]
						i++;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	3301      	adds	r3, #1
 80023ec:	607b      	str	r3, [r7, #4]
					while (buf[dat_p+5+i] != ' ' && i < STR_BUFFER_SIZE)
 80023ee:	887b      	ldrh	r3, [r7, #2]
 80023f0:	1d5a      	adds	r2, r3, #5
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4413      	add	r3, r2
 80023f6:	4a0a      	ldr	r2, [pc, #40]	; (8002420 <serviceRequest+0x19c>)
 80023f8:	5cd3      	ldrb	r3, [r2, r3]
 80023fa:	2b20      	cmp	r3, #32
 80023fc:	d002      	beq.n	8002404 <serviceRequest+0x180>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2b7f      	cmp	r3, #127	; 0x7f
 8002402:	dde6      	ble.n	80023d2 <serviceRequest+0x14e>
					}
					strbuf[i] = '\0';
 8002404:	4a0d      	ldr	r2, [pc, #52]	; (800243c <serviceRequest+0x1b8>)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	2200      	movs	r2, #0
 800240c:	701a      	strb	r2, [r3, #0]
					//plen=fill_tcp_data(buf,0,"HTTP/1.0 200 OK\r\nContent-Type: text/html\r\n\r\n");
					//plen=fill_tcp_data(buf,0,"HTTP/1.0 200 OK\r\nContent-Type: application/octet-stream\r\n\r\n");
					plen = 0;
 800240e:	4b05      	ldr	r3, [pc, #20]	; (8002424 <serviceRequest+0x1a0>)
 8002410:	2200      	movs	r2, #0
 8002412:	801a      	strh	r2, [r3, #0]
					return (char*)strbuf;
 8002414:	4b09      	ldr	r3, [pc, #36]	; (800243c <serviceRequest+0x1b8>)
 8002416:	e7ff      	b.n	8002418 <serviceRequest+0x194>
	         	}
	      }
		}
	}
}
 8002418:	4618      	mov	r0, r3
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	200000c4 	.word	0x200000c4
 8002424:	20013a88 	.word	0x20013a88
 8002428:	2001351a 	.word	0x2001351a
 800242c:	080091f8 	.word	0x080091f8
 8002430:	08009200 	.word	0x08009200
 8002434:	0800923c 	.word	0x0800923c
 8002438:	08009248 	.word	0x08009248
 800243c:	200006a4 	.word	0x200006a4

08002440 <print_text>:


void print_text(char* text)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
	int j = 0;
 8002448:	2300      	movs	r3, #0
 800244a:	60fb      	str	r3, [r7, #12]
  	while (text[j])
 800244c:	e011      	b.n	8002472 <print_text+0x32>
	{
    	buf[TCP_CHECKSUM_L_P+3+plen]=text[j++];
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	1c5a      	adds	r2, r3, #1
 8002452:	60fa      	str	r2, [r7, #12]
 8002454:	461a      	mov	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	441a      	add	r2, r3
 800245a:	4b0c      	ldr	r3, [pc, #48]	; (800248c <print_text+0x4c>)
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	3336      	adds	r3, #54	; 0x36
 8002460:	7811      	ldrb	r1, [r2, #0]
 8002462:	4a0b      	ldr	r2, [pc, #44]	; (8002490 <print_text+0x50>)
 8002464:	54d1      	strb	r1, [r2, r3]
    	plen++;
 8002466:	4b09      	ldr	r3, [pc, #36]	; (800248c <print_text+0x4c>)
 8002468:	881b      	ldrh	r3, [r3, #0]
 800246a:	3301      	adds	r3, #1
 800246c:	b29a      	uxth	r2, r3
 800246e:	4b07      	ldr	r3, [pc, #28]	; (800248c <print_text+0x4c>)
 8002470:	801a      	strh	r2, [r3, #0]
  	while (text[j])
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	4413      	add	r3, r2
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1e7      	bne.n	800244e <print_text+0xe>
  	}
}
 800247e:	bf00      	nop
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	20013a88 	.word	0x20013a88
 8002490:	200000c4 	.word	0x200000c4

08002494 <respond_single>:
  sprintf(tempString, "%d",number);
  print_text(tempString);
}

void respond_single()
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
	make_tcp_ack_from_any(buf); // send ack for http get
 8002498:	4806      	ldr	r0, [pc, #24]	; (80024b4 <respond_single+0x20>)
 800249a:	f7fe fed5 	bl	8001248 <make_tcp_ack_from_any>
	make_tcp_ack_with_data_single(buf,plen); // send data
 800249e:	4b06      	ldr	r3, [pc, #24]	; (80024b8 <respond_single+0x24>)
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	4619      	mov	r1, r3
 80024a4:	4803      	ldr	r0, [pc, #12]	; (80024b4 <respond_single+0x20>)
 80024a6:	f7fe ff1f 	bl	80012e8 <make_tcp_ack_with_data_single>
	plen = 0;
 80024aa:	4b03      	ldr	r3, [pc, #12]	; (80024b8 <respond_single+0x24>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	801a      	strh	r2, [r3, #0]
}
 80024b0:	bf00      	nop
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	200000c4 	.word	0x200000c4
 80024b8:	20013a88 	.word	0x20013a88

080024bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024c0:	480d      	ldr	r0, [pc, #52]	; (80024f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024c2:	490e      	ldr	r1, [pc, #56]	; (80024fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024c4:	4a0e      	ldr	r2, [pc, #56]	; (8002500 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024c8:	e002      	b.n	80024d0 <LoopCopyDataInit>

080024ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ce:	3304      	adds	r3, #4

080024d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024d4:	d3f9      	bcc.n	80024ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024d6:	4a0b      	ldr	r2, [pc, #44]	; (8002504 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024d8:	4c0b      	ldr	r4, [pc, #44]	; (8002508 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024dc:	e001      	b.n	80024e2 <LoopFillZerobss>

080024de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024e0:	3204      	adds	r2, #4

080024e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024e4:	d3fb      	bcc.n	80024de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024e6:	f7ff fe6d 	bl	80021c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024ea:	f006 f8e3 	bl	80086b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ee:	f7fe ff43 	bl	8001378 <main>
  bx  lr    
 80024f2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80024f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024fc:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8002500:	080092c4 	.word	0x080092c4
  ldr r2, =_sbss
 8002504:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8002508:	20013ae0 	.word	0x20013ae0

0800250c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800250c:	e7fe      	b.n	800250c <CAN1_RX0_IRQHandler>
	...

08002510 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002514:	4b0e      	ldr	r3, [pc, #56]	; (8002550 <HAL_Init+0x40>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a0d      	ldr	r2, [pc, #52]	; (8002550 <HAL_Init+0x40>)
 800251a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800251e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002520:	4b0b      	ldr	r3, [pc, #44]	; (8002550 <HAL_Init+0x40>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a0a      	ldr	r2, [pc, #40]	; (8002550 <HAL_Init+0x40>)
 8002526:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800252a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800252c:	4b08      	ldr	r3, [pc, #32]	; (8002550 <HAL_Init+0x40>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a07      	ldr	r2, [pc, #28]	; (8002550 <HAL_Init+0x40>)
 8002532:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002536:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002538:	2003      	movs	r0, #3
 800253a:	f000 fda8 	bl	800308e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800253e:	2000      	movs	r0, #0
 8002540:	f7ff fd7c 	bl	800203c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002544:	f7ff fc02 	bl	8001d4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	40023c00 	.word	0x40023c00

08002554 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002558:	4b06      	ldr	r3, [pc, #24]	; (8002574 <HAL_IncTick+0x20>)
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	461a      	mov	r2, r3
 800255e:	4b06      	ldr	r3, [pc, #24]	; (8002578 <HAL_IncTick+0x24>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4413      	add	r3, r2
 8002564:	4a04      	ldr	r2, [pc, #16]	; (8002578 <HAL_IncTick+0x24>)
 8002566:	6013      	str	r3, [r2, #0]
}
 8002568:	bf00      	nop
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	2000001c 	.word	0x2000001c
 8002578:	20013a8c 	.word	0x20013a8c

0800257c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  return uwTick;
 8002580:	4b03      	ldr	r3, [pc, #12]	; (8002590 <HAL_GetTick+0x14>)
 8002582:	681b      	ldr	r3, [r3, #0]
}
 8002584:	4618      	mov	r0, r3
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	20013a8c 	.word	0x20013a8c

08002594 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800259c:	f7ff ffee 	bl	800257c <HAL_GetTick>
 80025a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ac:	d005      	beq.n	80025ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ae:	4b0a      	ldr	r3, [pc, #40]	; (80025d8 <HAL_Delay+0x44>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	461a      	mov	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4413      	add	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025ba:	bf00      	nop
 80025bc:	f7ff ffde 	bl	800257c <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d8f7      	bhi.n	80025bc <HAL_Delay+0x28>
  {
  }
}
 80025cc:	bf00      	nop
 80025ce:	bf00      	nop
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	2000001c 	.word	0x2000001c

080025dc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025e4:	2300      	movs	r3, #0
 80025e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e033      	b.n	800265a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d109      	bne.n	800260e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7ff fbce 	bl	8001d9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	f003 0310 	and.w	r3, r3, #16
 8002616:	2b00      	cmp	r3, #0
 8002618:	d118      	bne.n	800264c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002622:	f023 0302 	bic.w	r3, r3, #2
 8002626:	f043 0202 	orr.w	r2, r3, #2
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 fb7a 	bl	8002d28 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f023 0303 	bic.w	r3, r3, #3
 8002642:	f043 0201 	orr.w	r2, r3, #1
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	641a      	str	r2, [r3, #64]	; 0x40
 800264a:	e001      	b.n	8002650 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002658:	7bfb      	ldrb	r3, [r7, #15]
}
 800265a:	4618      	mov	r0, r3
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002664:	b480      	push	{r7}
 8002666:	b085      	sub	sp, #20
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800266c:	2300      	movs	r3, #0
 800266e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002676:	2b01      	cmp	r3, #1
 8002678:	d101      	bne.n	800267e <HAL_ADC_Start_IT+0x1a>
 800267a:	2302      	movs	r3, #2
 800267c:	e0bd      	b.n	80027fa <HAL_ADC_Start_IT+0x196>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f003 0301 	and.w	r3, r3, #1
 8002690:	2b01      	cmp	r3, #1
 8002692:	d018      	beq.n	80026c6 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	689a      	ldr	r2, [r3, #8]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f042 0201 	orr.w	r2, r2, #1
 80026a2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026a4:	4b58      	ldr	r3, [pc, #352]	; (8002808 <HAL_ADC_Start_IT+0x1a4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a58      	ldr	r2, [pc, #352]	; (800280c <HAL_ADC_Start_IT+0x1a8>)
 80026aa:	fba2 2303 	umull	r2, r3, r2, r3
 80026ae:	0c9a      	lsrs	r2, r3, #18
 80026b0:	4613      	mov	r3, r2
 80026b2:	005b      	lsls	r3, r3, #1
 80026b4:	4413      	add	r3, r2
 80026b6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026b8:	e002      	b.n	80026c0 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	3b01      	subs	r3, #1
 80026be:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f9      	bne.n	80026ba <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f003 0301 	and.w	r3, r3, #1
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	f040 8085 	bne.w	80027e0 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80026de:	f023 0301 	bic.w	r3, r3, #1
 80026e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d007      	beq.n	8002708 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002700:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002714:	d106      	bne.n	8002724 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271a:	f023 0206 	bic.w	r2, r3, #6
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	645a      	str	r2, [r3, #68]	; 0x44
 8002722:	e002      	b.n	800272a <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002732:	4b37      	ldr	r3, [pc, #220]	; (8002810 <HAL_ADC_Start_IT+0x1ac>)
 8002734:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800273e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	6812      	ldr	r2, [r2, #0]
 800274a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800274e:	f043 0320 	orr.w	r3, r3, #32
 8002752:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f003 031f 	and.w	r3, r3, #31
 800275c:	2b00      	cmp	r3, #0
 800275e:	d12a      	bne.n	80027b6 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a2b      	ldr	r2, [pc, #172]	; (8002814 <HAL_ADC_Start_IT+0x1b0>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d015      	beq.n	8002796 <HAL_ADC_Start_IT+0x132>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a2a      	ldr	r2, [pc, #168]	; (8002818 <HAL_ADC_Start_IT+0x1b4>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d105      	bne.n	8002780 <HAL_ADC_Start_IT+0x11c>
 8002774:	4b26      	ldr	r3, [pc, #152]	; (8002810 <HAL_ADC_Start_IT+0x1ac>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 031f 	and.w	r3, r3, #31
 800277c:	2b00      	cmp	r3, #0
 800277e:	d00a      	beq.n	8002796 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a25      	ldr	r2, [pc, #148]	; (800281c <HAL_ADC_Start_IT+0x1b8>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d136      	bne.n	80027f8 <HAL_ADC_Start_IT+0x194>
 800278a:	4b21      	ldr	r3, [pc, #132]	; (8002810 <HAL_ADC_Start_IT+0x1ac>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f003 0310 	and.w	r3, r3, #16
 8002792:	2b00      	cmp	r3, #0
 8002794:	d130      	bne.n	80027f8 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d129      	bne.n	80027f8 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027b2:	609a      	str	r2, [r3, #8]
 80027b4:	e020      	b.n	80027f8 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a16      	ldr	r2, [pc, #88]	; (8002814 <HAL_ADC_Start_IT+0x1b0>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d11b      	bne.n	80027f8 <HAL_ADC_Start_IT+0x194>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d114      	bne.n	80027f8 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80027dc:	609a      	str	r2, [r3, #8]
 80027de:	e00b      	b.n	80027f8 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e4:	f043 0210 	orr.w	r2, r3, #16
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f0:	f043 0201 	orr.w	r2, r3, #1
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3714      	adds	r7, #20
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	20000014 	.word	0x20000014
 800280c:	431bde83 	.word	0x431bde83
 8002810:	40012300 	.word	0x40012300
 8002814:	40012000 	.word	0x40012000
 8002818:	40012100 	.word	0x40012100
 800281c:	40012200 	.word	0x40012200

08002820 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	2300      	movs	r3, #0
 800282e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b02      	cmp	r3, #2
 800283c:	bf0c      	ite	eq
 800283e:	2301      	moveq	r3, #1
 8002840:	2300      	movne	r3, #0
 8002842:	b2db      	uxtb	r3, r3
 8002844:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0320 	and.w	r3, r3, #32
 8002850:	2b20      	cmp	r3, #32
 8002852:	bf0c      	ite	eq
 8002854:	2301      	moveq	r3, #1
 8002856:	2300      	movne	r3, #0
 8002858:	b2db      	uxtb	r3, r3
 800285a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d049      	beq.n	80028f6 <HAL_ADC_IRQHandler+0xd6>
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d046      	beq.n	80028f6 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286c:	f003 0310 	and.w	r3, r3, #16
 8002870:	2b00      	cmp	r3, #0
 8002872:	d105      	bne.n	8002880 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002878:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d12b      	bne.n	80028e6 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002892:	2b00      	cmp	r3, #0
 8002894:	d127      	bne.n	80028e6 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800289c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d006      	beq.n	80028b2 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d119      	bne.n	80028e6 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	685a      	ldr	r2, [r3, #4]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 0220 	bic.w	r2, r2, #32
 80028c0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d105      	bne.n	80028e6 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	f043 0201 	orr.w	r2, r3, #1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7ff f862 	bl	80019b0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f06f 0212 	mvn.w	r2, #18
 80028f4:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0304 	and.w	r3, r3, #4
 8002900:	2b04      	cmp	r3, #4
 8002902:	bf0c      	ite	eq
 8002904:	2301      	moveq	r3, #1
 8002906:	2300      	movne	r3, #0
 8002908:	b2db      	uxtb	r3, r3
 800290a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002916:	2b80      	cmp	r3, #128	; 0x80
 8002918:	bf0c      	ite	eq
 800291a:	2301      	moveq	r3, #1
 800291c:	2300      	movne	r3, #0
 800291e:	b2db      	uxtb	r3, r3
 8002920:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d057      	beq.n	80029d8 <HAL_ADC_IRQHandler+0x1b8>
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d054      	beq.n	80029d8 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	f003 0310 	and.w	r3, r3, #16
 8002936:	2b00      	cmp	r3, #0
 8002938:	d105      	bne.n	8002946 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d139      	bne.n	80029c8 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800295a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800295e:	2b00      	cmp	r3, #0
 8002960:	d006      	beq.n	8002970 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800296c:	2b00      	cmp	r3, #0
 800296e:	d12b      	bne.n	80029c8 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800297a:	2b00      	cmp	r3, #0
 800297c:	d124      	bne.n	80029c8 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002988:	2b00      	cmp	r3, #0
 800298a:	d11d      	bne.n	80029c8 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002990:	2b00      	cmp	r3, #0
 8002992:	d119      	bne.n	80029c8 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685a      	ldr	r2, [r3, #4]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029a2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d105      	bne.n	80029c8 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c0:	f043 0201 	orr.w	r2, r3, #1
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 faa9 	bl	8002f20 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f06f 020c 	mvn.w	r2, #12
 80029d6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	bf0c      	ite	eq
 80029e6:	2301      	moveq	r3, #1
 80029e8:	2300      	movne	r3, #0
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f8:	2b40      	cmp	r3, #64	; 0x40
 80029fa:	bf0c      	ite	eq
 80029fc:	2301      	moveq	r3, #1
 80029fe:	2300      	movne	r3, #0
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d017      	beq.n	8002a3a <HAL_ADC_IRQHandler+0x21a>
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d014      	beq.n	8002a3a <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d10d      	bne.n	8002a3a <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 f846 	bl	8002abc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f06f 0201 	mvn.w	r2, #1
 8002a38:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0320 	and.w	r3, r3, #32
 8002a44:	2b20      	cmp	r3, #32
 8002a46:	bf0c      	ite	eq
 8002a48:	2301      	moveq	r3, #1
 8002a4a:	2300      	movne	r3, #0
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a5a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a5e:	bf0c      	ite	eq
 8002a60:	2301      	moveq	r3, #1
 8002a62:	2300      	movne	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d015      	beq.n	8002a9a <HAL_ADC_IRQHandler+0x27a>
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d012      	beq.n	8002a9a <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a78:	f043 0202 	orr.w	r2, r3, #2
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f06f 0220 	mvn.w	r2, #32
 8002a88:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f820 	bl	8002ad0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f06f 0220 	mvn.w	r2, #32
 8002a98:	601a      	str	r2, [r3, #0]
  }
}
 8002a9a:	bf00      	nop
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002aa2:	b480      	push	{r7}
 8002aa4:	b083      	sub	sp, #12
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002ac4:	bf00      	nop
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d101      	bne.n	8002b00 <HAL_ADC_ConfigChannel+0x1c>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e105      	b.n	8002d0c <HAL_ADC_ConfigChannel+0x228>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b09      	cmp	r3, #9
 8002b0e:	d925      	bls.n	8002b5c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68d9      	ldr	r1, [r3, #12]
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	4613      	mov	r3, r2
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	4413      	add	r3, r2
 8002b24:	3b1e      	subs	r3, #30
 8002b26:	2207      	movs	r2, #7
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	43da      	mvns	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	400a      	ands	r2, r1
 8002b34:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68d9      	ldr	r1, [r3, #12]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	4618      	mov	r0, r3
 8002b48:	4603      	mov	r3, r0
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4403      	add	r3, r0
 8002b4e:	3b1e      	subs	r3, #30
 8002b50:	409a      	lsls	r2, r3
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	60da      	str	r2, [r3, #12]
 8002b5a:	e022      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6919      	ldr	r1, [r3, #16]
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	461a      	mov	r2, r3
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	4413      	add	r3, r2
 8002b70:	2207      	movs	r2, #7
 8002b72:	fa02 f303 	lsl.w	r3, r2, r3
 8002b76:	43da      	mvns	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	400a      	ands	r2, r1
 8002b7e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6919      	ldr	r1, [r3, #16]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	4618      	mov	r0, r3
 8002b92:	4603      	mov	r3, r0
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	4403      	add	r3, r0
 8002b98:	409a      	lsls	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b06      	cmp	r3, #6
 8002ba8:	d824      	bhi.n	8002bf4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	3b05      	subs	r3, #5
 8002bbc:	221f      	movs	r2, #31
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	43da      	mvns	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	400a      	ands	r2, r1
 8002bca:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	4618      	mov	r0, r3
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	3b05      	subs	r3, #5
 8002be6:	fa00 f203 	lsl.w	r2, r0, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	635a      	str	r2, [r3, #52]	; 0x34
 8002bf2:	e04c      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b0c      	cmp	r3, #12
 8002bfa:	d824      	bhi.n	8002c46 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	4413      	add	r3, r2
 8002c0c:	3b23      	subs	r3, #35	; 0x23
 8002c0e:	221f      	movs	r2, #31
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	43da      	mvns	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	400a      	ands	r2, r1
 8002c1c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685a      	ldr	r2, [r3, #4]
 8002c30:	4613      	mov	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	3b23      	subs	r3, #35	; 0x23
 8002c38:	fa00 f203 	lsl.w	r2, r0, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	430a      	orrs	r2, r1
 8002c42:	631a      	str	r2, [r3, #48]	; 0x30
 8002c44:	e023      	b.n	8002c8e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	4613      	mov	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4413      	add	r3, r2
 8002c56:	3b41      	subs	r3, #65	; 0x41
 8002c58:	221f      	movs	r2, #31
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	400a      	ands	r2, r1
 8002c66:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	4618      	mov	r0, r3
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685a      	ldr	r2, [r3, #4]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	4413      	add	r3, r2
 8002c80:	3b41      	subs	r3, #65	; 0x41
 8002c82:	fa00 f203 	lsl.w	r2, r0, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c8e:	4b22      	ldr	r3, [pc, #136]	; (8002d18 <HAL_ADC_ConfigChannel+0x234>)
 8002c90:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a21      	ldr	r2, [pc, #132]	; (8002d1c <HAL_ADC_ConfigChannel+0x238>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d109      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1cc>
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2b12      	cmp	r3, #18
 8002ca2:	d105      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a19      	ldr	r2, [pc, #100]	; (8002d1c <HAL_ADC_ConfigChannel+0x238>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d123      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2b10      	cmp	r3, #16
 8002cc0:	d003      	beq.n	8002cca <HAL_ADC_ConfigChannel+0x1e6>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2b11      	cmp	r3, #17
 8002cc8:	d11b      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b10      	cmp	r3, #16
 8002cdc:	d111      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002cde:	4b10      	ldr	r3, [pc, #64]	; (8002d20 <HAL_ADC_ConfigChannel+0x23c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a10      	ldr	r2, [pc, #64]	; (8002d24 <HAL_ADC_ConfigChannel+0x240>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	0c9a      	lsrs	r2, r3, #18
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002cf4:	e002      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	3b01      	subs	r3, #1
 8002cfa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1f9      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3714      	adds	r7, #20
 8002d10:	46bd      	mov	sp, r7
 8002d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d16:	4770      	bx	lr
 8002d18:	40012300 	.word	0x40012300
 8002d1c:	40012000 	.word	0x40012000
 8002d20:	20000014 	.word	0x20000014
 8002d24:	431bde83 	.word	0x431bde83

08002d28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b085      	sub	sp, #20
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d30:	4b79      	ldr	r3, [pc, #484]	; (8002f18 <ADC_Init+0x1f0>)
 8002d32:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	431a      	orrs	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d5c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	6859      	ldr	r1, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	021a      	lsls	r2, r3, #8
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002d80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689a      	ldr	r2, [r3, #8]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002da2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6899      	ldr	r1, [r3, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68da      	ldr	r2, [r3, #12]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dba:	4a58      	ldr	r2, [pc, #352]	; (8002f1c <ADC_Init+0x1f4>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d022      	beq.n	8002e06 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689a      	ldr	r2, [r3, #8]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002dce:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6899      	ldr	r1, [r3, #8]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002df0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6899      	ldr	r1, [r3, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	609a      	str	r2, [r3, #8]
 8002e04:	e00f      	b.n	8002e26 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e14:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e24:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0202 	bic.w	r2, r2, #2
 8002e34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	6899      	ldr	r1, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	7e1b      	ldrb	r3, [r3, #24]
 8002e40:	005a      	lsls	r2, r3, #1
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	430a      	orrs	r2, r1
 8002e48:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d01b      	beq.n	8002e8c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e62:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002e72:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6859      	ldr	r1, [r3, #4]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	035a      	lsls	r2, r3, #13
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	e007      	b.n	8002e9c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685a      	ldr	r2, [r3, #4]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e9a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002eaa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	051a      	lsls	r2, r3, #20
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ed0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	6899      	ldr	r1, [r3, #8]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ede:	025a      	lsls	r2, r3, #9
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ef6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6899      	ldr	r1, [r3, #8]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	029a      	lsls	r2, r3, #10
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	609a      	str	r2, [r3, #8]
}
 8002f0c:	bf00      	nop
 8002f0e:	3714      	adds	r7, #20
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	40012300 	.word	0x40012300
 8002f1c:	0f000001 	.word	0x0f000001

08002f20 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b085      	sub	sp, #20
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f44:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <__NVIC_SetPriorityGrouping+0x44>)
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f4a:	68ba      	ldr	r2, [r7, #8]
 8002f4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f50:	4013      	ands	r3, r2
 8002f52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f66:	4a04      	ldr	r2, [pc, #16]	; (8002f78 <__NVIC_SetPriorityGrouping+0x44>)
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	60d3      	str	r3, [r2, #12]
}
 8002f6c:	bf00      	nop
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	e000ed00 	.word	0xe000ed00

08002f7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f80:	4b04      	ldr	r3, [pc, #16]	; (8002f94 <__NVIC_GetPriorityGrouping+0x18>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	0a1b      	lsrs	r3, r3, #8
 8002f86:	f003 0307 	and.w	r3, r3, #7
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	e000ed00 	.word	0xe000ed00

08002f98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	db0b      	blt.n	8002fc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002faa:	79fb      	ldrb	r3, [r7, #7]
 8002fac:	f003 021f 	and.w	r2, r3, #31
 8002fb0:	4907      	ldr	r1, [pc, #28]	; (8002fd0 <__NVIC_EnableIRQ+0x38>)
 8002fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb6:	095b      	lsrs	r3, r3, #5
 8002fb8:	2001      	movs	r0, #1
 8002fba:	fa00 f202 	lsl.w	r2, r0, r2
 8002fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	e000e100 	.word	0xe000e100

08002fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	6039      	str	r1, [r7, #0]
 8002fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	db0a      	blt.n	8002ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	b2da      	uxtb	r2, r3
 8002fec:	490c      	ldr	r1, [pc, #48]	; (8003020 <__NVIC_SetPriority+0x4c>)
 8002fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff2:	0112      	lsls	r2, r2, #4
 8002ff4:	b2d2      	uxtb	r2, r2
 8002ff6:	440b      	add	r3, r1
 8002ff8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ffc:	e00a      	b.n	8003014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	b2da      	uxtb	r2, r3
 8003002:	4908      	ldr	r1, [pc, #32]	; (8003024 <__NVIC_SetPriority+0x50>)
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	f003 030f 	and.w	r3, r3, #15
 800300a:	3b04      	subs	r3, #4
 800300c:	0112      	lsls	r2, r2, #4
 800300e:	b2d2      	uxtb	r2, r2
 8003010:	440b      	add	r3, r1
 8003012:	761a      	strb	r2, [r3, #24]
}
 8003014:	bf00      	nop
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr
 8003020:	e000e100 	.word	0xe000e100
 8003024:	e000ed00 	.word	0xe000ed00

08003028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003028:	b480      	push	{r7}
 800302a:	b089      	sub	sp, #36	; 0x24
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f1c3 0307 	rsb	r3, r3, #7
 8003042:	2b04      	cmp	r3, #4
 8003044:	bf28      	it	cs
 8003046:	2304      	movcs	r3, #4
 8003048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	3304      	adds	r3, #4
 800304e:	2b06      	cmp	r3, #6
 8003050:	d902      	bls.n	8003058 <NVIC_EncodePriority+0x30>
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	3b03      	subs	r3, #3
 8003056:	e000      	b.n	800305a <NVIC_EncodePriority+0x32>
 8003058:	2300      	movs	r3, #0
 800305a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800305c:	f04f 32ff 	mov.w	r2, #4294967295
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	43da      	mvns	r2, r3
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	401a      	ands	r2, r3
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003070:	f04f 31ff 	mov.w	r1, #4294967295
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	fa01 f303 	lsl.w	r3, r1, r3
 800307a:	43d9      	mvns	r1, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003080:	4313      	orrs	r3, r2
         );
}
 8003082:	4618      	mov	r0, r3
 8003084:	3724      	adds	r7, #36	; 0x24
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr

0800308e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b082      	sub	sp, #8
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7ff ff4c 	bl	8002f34 <__NVIC_SetPriorityGrouping>
}
 800309c:	bf00      	nop
 800309e:	3708      	adds	r7, #8
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	4603      	mov	r3, r0
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
 80030b0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030b6:	f7ff ff61 	bl	8002f7c <__NVIC_GetPriorityGrouping>
 80030ba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030bc:	687a      	ldr	r2, [r7, #4]
 80030be:	68b9      	ldr	r1, [r7, #8]
 80030c0:	6978      	ldr	r0, [r7, #20]
 80030c2:	f7ff ffb1 	bl	8003028 <NVIC_EncodePriority>
 80030c6:	4602      	mov	r2, r0
 80030c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030cc:	4611      	mov	r1, r2
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff ff80 	bl	8002fd4 <__NVIC_SetPriority>
}
 80030d4:	bf00      	nop
 80030d6:	3718      	adds	r7, #24
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	4603      	mov	r3, r0
 80030e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff ff54 	bl	8002f98 <__NVIC_EnableIRQ>
}
 80030f0:	bf00      	nop
 80030f2:	3708      	adds	r7, #8
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b089      	sub	sp, #36	; 0x24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003102:	2300      	movs	r3, #0
 8003104:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003106:	2300      	movs	r3, #0
 8003108:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800310a:	2300      	movs	r3, #0
 800310c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800310e:	2300      	movs	r3, #0
 8003110:	61fb      	str	r3, [r7, #28]
 8003112:	e16b      	b.n	80033ec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003114:	2201      	movs	r2, #1
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	697a      	ldr	r2, [r7, #20]
 8003124:	4013      	ands	r3, r2
 8003126:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	429a      	cmp	r2, r3
 800312e:	f040 815a 	bne.w	80033e6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f003 0303 	and.w	r3, r3, #3
 800313a:	2b01      	cmp	r3, #1
 800313c:	d005      	beq.n	800314a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003146:	2b02      	cmp	r3, #2
 8003148:	d130      	bne.n	80031ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	005b      	lsls	r3, r3, #1
 8003154:	2203      	movs	r2, #3
 8003156:	fa02 f303 	lsl.w	r3, r2, r3
 800315a:	43db      	mvns	r3, r3
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	4013      	ands	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	68da      	ldr	r2, [r3, #12]
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	4313      	orrs	r3, r2
 8003172:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003180:	2201      	movs	r2, #1
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	43db      	mvns	r3, r3
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	4013      	ands	r3, r2
 800318e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	091b      	lsrs	r3, r3, #4
 8003196:	f003 0201 	and.w	r2, r3, #1
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	69ba      	ldr	r2, [r7, #24]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f003 0303 	and.w	r3, r3, #3
 80031b4:	2b03      	cmp	r3, #3
 80031b6:	d017      	beq.n	80031e8 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	2203      	movs	r2, #3
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	43db      	mvns	r3, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4013      	ands	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	689a      	ldr	r2, [r3, #8]
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	4313      	orrs	r3, r2
 80031e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f003 0303 	and.w	r3, r3, #3
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d123      	bne.n	800323c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	08da      	lsrs	r2, r3, #3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	3208      	adds	r2, #8
 80031fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003200:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	220f      	movs	r2, #15
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	43db      	mvns	r3, r3
 8003212:	69ba      	ldr	r2, [r7, #24]
 8003214:	4013      	ands	r3, r2
 8003216:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	691a      	ldr	r2, [r3, #16]
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	4313      	orrs	r3, r2
 800322c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	08da      	lsrs	r2, r3, #3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	3208      	adds	r2, #8
 8003236:	69b9      	ldr	r1, [r7, #24]
 8003238:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	2203      	movs	r2, #3
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	43db      	mvns	r3, r3
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	4013      	ands	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f003 0203 	and.w	r2, r3, #3
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	fa02 f303 	lsl.w	r3, r2, r3
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	4313      	orrs	r3, r2
 8003268:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	f000 80b4 	beq.w	80033e6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	4b60      	ldr	r3, [pc, #384]	; (8003404 <HAL_GPIO_Init+0x30c>)
 8003284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003286:	4a5f      	ldr	r2, [pc, #380]	; (8003404 <HAL_GPIO_Init+0x30c>)
 8003288:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800328c:	6453      	str	r3, [r2, #68]	; 0x44
 800328e:	4b5d      	ldr	r3, [pc, #372]	; (8003404 <HAL_GPIO_Init+0x30c>)
 8003290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003292:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800329a:	4a5b      	ldr	r2, [pc, #364]	; (8003408 <HAL_GPIO_Init+0x310>)
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	089b      	lsrs	r3, r3, #2
 80032a0:	3302      	adds	r3, #2
 80032a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	f003 0303 	and.w	r3, r3, #3
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	220f      	movs	r2, #15
 80032b2:	fa02 f303 	lsl.w	r3, r2, r3
 80032b6:	43db      	mvns	r3, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4013      	ands	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a52      	ldr	r2, [pc, #328]	; (800340c <HAL_GPIO_Init+0x314>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d02b      	beq.n	800331e <HAL_GPIO_Init+0x226>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a51      	ldr	r2, [pc, #324]	; (8003410 <HAL_GPIO_Init+0x318>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d025      	beq.n	800331a <HAL_GPIO_Init+0x222>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a50      	ldr	r2, [pc, #320]	; (8003414 <HAL_GPIO_Init+0x31c>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d01f      	beq.n	8003316 <HAL_GPIO_Init+0x21e>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a4f      	ldr	r2, [pc, #316]	; (8003418 <HAL_GPIO_Init+0x320>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d019      	beq.n	8003312 <HAL_GPIO_Init+0x21a>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a4e      	ldr	r2, [pc, #312]	; (800341c <HAL_GPIO_Init+0x324>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d013      	beq.n	800330e <HAL_GPIO_Init+0x216>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a4d      	ldr	r2, [pc, #308]	; (8003420 <HAL_GPIO_Init+0x328>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d00d      	beq.n	800330a <HAL_GPIO_Init+0x212>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a4c      	ldr	r2, [pc, #304]	; (8003424 <HAL_GPIO_Init+0x32c>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d007      	beq.n	8003306 <HAL_GPIO_Init+0x20e>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a4b      	ldr	r2, [pc, #300]	; (8003428 <HAL_GPIO_Init+0x330>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d101      	bne.n	8003302 <HAL_GPIO_Init+0x20a>
 80032fe:	2307      	movs	r3, #7
 8003300:	e00e      	b.n	8003320 <HAL_GPIO_Init+0x228>
 8003302:	2308      	movs	r3, #8
 8003304:	e00c      	b.n	8003320 <HAL_GPIO_Init+0x228>
 8003306:	2306      	movs	r3, #6
 8003308:	e00a      	b.n	8003320 <HAL_GPIO_Init+0x228>
 800330a:	2305      	movs	r3, #5
 800330c:	e008      	b.n	8003320 <HAL_GPIO_Init+0x228>
 800330e:	2304      	movs	r3, #4
 8003310:	e006      	b.n	8003320 <HAL_GPIO_Init+0x228>
 8003312:	2303      	movs	r3, #3
 8003314:	e004      	b.n	8003320 <HAL_GPIO_Init+0x228>
 8003316:	2302      	movs	r3, #2
 8003318:	e002      	b.n	8003320 <HAL_GPIO_Init+0x228>
 800331a:	2301      	movs	r3, #1
 800331c:	e000      	b.n	8003320 <HAL_GPIO_Init+0x228>
 800331e:	2300      	movs	r3, #0
 8003320:	69fa      	ldr	r2, [r7, #28]
 8003322:	f002 0203 	and.w	r2, r2, #3
 8003326:	0092      	lsls	r2, r2, #2
 8003328:	4093      	lsls	r3, r2
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	4313      	orrs	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003330:	4935      	ldr	r1, [pc, #212]	; (8003408 <HAL_GPIO_Init+0x310>)
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	089b      	lsrs	r3, r3, #2
 8003336:	3302      	adds	r3, #2
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800333e:	4b3b      	ldr	r3, [pc, #236]	; (800342c <HAL_GPIO_Init+0x334>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	43db      	mvns	r3, r3
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	4013      	ands	r3, r2
 800334c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d003      	beq.n	8003362 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003362:	4a32      	ldr	r2, [pc, #200]	; (800342c <HAL_GPIO_Init+0x334>)
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003368:	4b30      	ldr	r3, [pc, #192]	; (800342c <HAL_GPIO_Init+0x334>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	43db      	mvns	r3, r3
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	4013      	ands	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d003      	beq.n	800338c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	4313      	orrs	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800338c:	4a27      	ldr	r2, [pc, #156]	; (800342c <HAL_GPIO_Init+0x334>)
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003392:	4b26      	ldr	r3, [pc, #152]	; (800342c <HAL_GPIO_Init+0x334>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	43db      	mvns	r3, r3
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	4013      	ands	r3, r2
 80033a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d003      	beq.n	80033b6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033b6:	4a1d      	ldr	r2, [pc, #116]	; (800342c <HAL_GPIO_Init+0x334>)
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033bc:	4b1b      	ldr	r3, [pc, #108]	; (800342c <HAL_GPIO_Init+0x334>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	43db      	mvns	r3, r3
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	4013      	ands	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d003      	beq.n	80033e0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	4313      	orrs	r3, r2
 80033de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033e0:	4a12      	ldr	r2, [pc, #72]	; (800342c <HAL_GPIO_Init+0x334>)
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	3301      	adds	r3, #1
 80033ea:	61fb      	str	r3, [r7, #28]
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	2b0f      	cmp	r3, #15
 80033f0:	f67f ae90 	bls.w	8003114 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033f4:	bf00      	nop
 80033f6:	bf00      	nop
 80033f8:	3724      	adds	r7, #36	; 0x24
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	40023800 	.word	0x40023800
 8003408:	40013800 	.word	0x40013800
 800340c:	40020000 	.word	0x40020000
 8003410:	40020400 	.word	0x40020400
 8003414:	40020800 	.word	0x40020800
 8003418:	40020c00 	.word	0x40020c00
 800341c:	40021000 	.word	0x40021000
 8003420:	40021400 	.word	0x40021400
 8003424:	40021800 	.word	0x40021800
 8003428:	40021c00 	.word	0x40021c00
 800342c:	40013c00 	.word	0x40013c00

08003430 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	460b      	mov	r3, r1
 800343a:	807b      	strh	r3, [r7, #2]
 800343c:	4613      	mov	r3, r2
 800343e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003440:	787b      	ldrb	r3, [r7, #1]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003446:	887a      	ldrh	r2, [r7, #2]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800344c:	e003      	b.n	8003456 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800344e:	887b      	ldrh	r3, [r7, #2]
 8003450:	041a      	lsls	r2, r3, #16
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	619a      	str	r2, [r3, #24]
}
 8003456:	bf00      	nop
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
	...

08003464 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e264      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b00      	cmp	r3, #0
 8003480:	d075      	beq.n	800356e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003482:	4ba3      	ldr	r3, [pc, #652]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 030c 	and.w	r3, r3, #12
 800348a:	2b04      	cmp	r3, #4
 800348c:	d00c      	beq.n	80034a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800348e:	4ba0      	ldr	r3, [pc, #640]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003496:	2b08      	cmp	r3, #8
 8003498:	d112      	bne.n	80034c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800349a:	4b9d      	ldr	r3, [pc, #628]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034a6:	d10b      	bne.n	80034c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034a8:	4b99      	ldr	r3, [pc, #612]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d05b      	beq.n	800356c <HAL_RCC_OscConfig+0x108>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d157      	bne.n	800356c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e23f      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034c8:	d106      	bne.n	80034d8 <HAL_RCC_OscConfig+0x74>
 80034ca:	4b91      	ldr	r3, [pc, #580]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a90      	ldr	r2, [pc, #576]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80034d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034d4:	6013      	str	r3, [r2, #0]
 80034d6:	e01d      	b.n	8003514 <HAL_RCC_OscConfig+0xb0>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034e0:	d10c      	bne.n	80034fc <HAL_RCC_OscConfig+0x98>
 80034e2:	4b8b      	ldr	r3, [pc, #556]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a8a      	ldr	r2, [pc, #552]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80034e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	4b88      	ldr	r3, [pc, #544]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a87      	ldr	r2, [pc, #540]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80034f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034f8:	6013      	str	r3, [r2, #0]
 80034fa:	e00b      	b.n	8003514 <HAL_RCC_OscConfig+0xb0>
 80034fc:	4b84      	ldr	r3, [pc, #528]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a83      	ldr	r2, [pc, #524]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003502:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003506:	6013      	str	r3, [r2, #0]
 8003508:	4b81      	ldr	r3, [pc, #516]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a80      	ldr	r2, [pc, #512]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 800350e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003512:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d013      	beq.n	8003544 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351c:	f7ff f82e 	bl	800257c <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003524:	f7ff f82a 	bl	800257c <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b64      	cmp	r3, #100	; 0x64
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e204      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003536:	4b76      	ldr	r3, [pc, #472]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353e:	2b00      	cmp	r3, #0
 8003540:	d0f0      	beq.n	8003524 <HAL_RCC_OscConfig+0xc0>
 8003542:	e014      	b.n	800356e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003544:	f7ff f81a 	bl	800257c <HAL_GetTick>
 8003548:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800354a:	e008      	b.n	800355e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800354c:	f7ff f816 	bl	800257c <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b64      	cmp	r3, #100	; 0x64
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e1f0      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800355e:	4b6c      	ldr	r3, [pc, #432]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d1f0      	bne.n	800354c <HAL_RCC_OscConfig+0xe8>
 800356a:	e000      	b.n	800356e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800356c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d063      	beq.n	8003642 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800357a:	4b65      	ldr	r3, [pc, #404]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	f003 030c 	and.w	r3, r3, #12
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00b      	beq.n	800359e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003586:	4b62      	ldr	r3, [pc, #392]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800358e:	2b08      	cmp	r3, #8
 8003590:	d11c      	bne.n	80035cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003592:	4b5f      	ldr	r3, [pc, #380]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d116      	bne.n	80035cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800359e:	4b5c      	ldr	r3, [pc, #368]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d005      	beq.n	80035b6 <HAL_RCC_OscConfig+0x152>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d001      	beq.n	80035b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e1c4      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035b6:	4b56      	ldr	r3, [pc, #344]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	4952      	ldr	r1, [pc, #328]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ca:	e03a      	b.n	8003642 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d020      	beq.n	8003616 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035d4:	4b4f      	ldr	r3, [pc, #316]	; (8003714 <HAL_RCC_OscConfig+0x2b0>)
 80035d6:	2201      	movs	r2, #1
 80035d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035da:	f7fe ffcf 	bl	800257c <HAL_GetTick>
 80035de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e0:	e008      	b.n	80035f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035e2:	f7fe ffcb 	bl	800257c <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d901      	bls.n	80035f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e1a5      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035f4:	4b46      	ldr	r3, [pc, #280]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f003 0302 	and.w	r3, r3, #2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d0f0      	beq.n	80035e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003600:	4b43      	ldr	r3, [pc, #268]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	00db      	lsls	r3, r3, #3
 800360e:	4940      	ldr	r1, [pc, #256]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003610:	4313      	orrs	r3, r2
 8003612:	600b      	str	r3, [r1, #0]
 8003614:	e015      	b.n	8003642 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003616:	4b3f      	ldr	r3, [pc, #252]	; (8003714 <HAL_RCC_OscConfig+0x2b0>)
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800361c:	f7fe ffae 	bl	800257c <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003622:	e008      	b.n	8003636 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003624:	f7fe ffaa 	bl	800257c <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	2b02      	cmp	r3, #2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e184      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003636:	4b36      	ldr	r3, [pc, #216]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d1f0      	bne.n	8003624 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0308 	and.w	r3, r3, #8
 800364a:	2b00      	cmp	r3, #0
 800364c:	d030      	beq.n	80036b0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d016      	beq.n	8003684 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003656:	4b30      	ldr	r3, [pc, #192]	; (8003718 <HAL_RCC_OscConfig+0x2b4>)
 8003658:	2201      	movs	r2, #1
 800365a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800365c:	f7fe ff8e 	bl	800257c <HAL_GetTick>
 8003660:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003664:	f7fe ff8a 	bl	800257c <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e164      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003676:	4b26      	ldr	r3, [pc, #152]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 8003678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d0f0      	beq.n	8003664 <HAL_RCC_OscConfig+0x200>
 8003682:	e015      	b.n	80036b0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003684:	4b24      	ldr	r3, [pc, #144]	; (8003718 <HAL_RCC_OscConfig+0x2b4>)
 8003686:	2200      	movs	r2, #0
 8003688:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800368a:	f7fe ff77 	bl	800257c <HAL_GetTick>
 800368e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003690:	e008      	b.n	80036a4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003692:	f7fe ff73 	bl	800257c <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d901      	bls.n	80036a4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e14d      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a4:	4b1a      	ldr	r3, [pc, #104]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80036a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d1f0      	bne.n	8003692 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0304 	and.w	r3, r3, #4
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f000 80a0 	beq.w	80037fe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036be:	2300      	movs	r3, #0
 80036c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036c2:	4b13      	ldr	r3, [pc, #76]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80036c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10f      	bne.n	80036ee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ce:	2300      	movs	r3, #0
 80036d0:	60bb      	str	r3, [r7, #8]
 80036d2:	4b0f      	ldr	r3, [pc, #60]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80036d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d6:	4a0e      	ldr	r2, [pc, #56]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80036d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036dc:	6413      	str	r3, [r2, #64]	; 0x40
 80036de:	4b0c      	ldr	r3, [pc, #48]	; (8003710 <HAL_RCC_OscConfig+0x2ac>)
 80036e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e6:	60bb      	str	r3, [r7, #8]
 80036e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ea:	2301      	movs	r3, #1
 80036ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ee:	4b0b      	ldr	r3, [pc, #44]	; (800371c <HAL_RCC_OscConfig+0x2b8>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d121      	bne.n	800373e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036fa:	4b08      	ldr	r3, [pc, #32]	; (800371c <HAL_RCC_OscConfig+0x2b8>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a07      	ldr	r2, [pc, #28]	; (800371c <HAL_RCC_OscConfig+0x2b8>)
 8003700:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003704:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003706:	f7fe ff39 	bl	800257c <HAL_GetTick>
 800370a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800370c:	e011      	b.n	8003732 <HAL_RCC_OscConfig+0x2ce>
 800370e:	bf00      	nop
 8003710:	40023800 	.word	0x40023800
 8003714:	42470000 	.word	0x42470000
 8003718:	42470e80 	.word	0x42470e80
 800371c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003720:	f7fe ff2c 	bl	800257c <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b02      	cmp	r3, #2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e106      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003732:	4b85      	ldr	r3, [pc, #532]	; (8003948 <HAL_RCC_OscConfig+0x4e4>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800373a:	2b00      	cmp	r3, #0
 800373c:	d0f0      	beq.n	8003720 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	2b01      	cmp	r3, #1
 8003744:	d106      	bne.n	8003754 <HAL_RCC_OscConfig+0x2f0>
 8003746:	4b81      	ldr	r3, [pc, #516]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 8003748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800374a:	4a80      	ldr	r2, [pc, #512]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 800374c:	f043 0301 	orr.w	r3, r3, #1
 8003750:	6713      	str	r3, [r2, #112]	; 0x70
 8003752:	e01c      	b.n	800378e <HAL_RCC_OscConfig+0x32a>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	2b05      	cmp	r3, #5
 800375a:	d10c      	bne.n	8003776 <HAL_RCC_OscConfig+0x312>
 800375c:	4b7b      	ldr	r3, [pc, #492]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 800375e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003760:	4a7a      	ldr	r2, [pc, #488]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 8003762:	f043 0304 	orr.w	r3, r3, #4
 8003766:	6713      	str	r3, [r2, #112]	; 0x70
 8003768:	4b78      	ldr	r3, [pc, #480]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 800376a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800376c:	4a77      	ldr	r2, [pc, #476]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 800376e:	f043 0301 	orr.w	r3, r3, #1
 8003772:	6713      	str	r3, [r2, #112]	; 0x70
 8003774:	e00b      	b.n	800378e <HAL_RCC_OscConfig+0x32a>
 8003776:	4b75      	ldr	r3, [pc, #468]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 8003778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800377a:	4a74      	ldr	r2, [pc, #464]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 800377c:	f023 0301 	bic.w	r3, r3, #1
 8003780:	6713      	str	r3, [r2, #112]	; 0x70
 8003782:	4b72      	ldr	r3, [pc, #456]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 8003784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003786:	4a71      	ldr	r2, [pc, #452]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 8003788:	f023 0304 	bic.w	r3, r3, #4
 800378c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d015      	beq.n	80037c2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003796:	f7fe fef1 	bl	800257c <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800379c:	e00a      	b.n	80037b4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800379e:	f7fe feed 	bl	800257c <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e0c5      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b4:	4b65      	ldr	r3, [pc, #404]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 80037b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0ee      	beq.n	800379e <HAL_RCC_OscConfig+0x33a>
 80037c0:	e014      	b.n	80037ec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c2:	f7fe fedb 	bl	800257c <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037c8:	e00a      	b.n	80037e0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037ca:	f7fe fed7 	bl	800257c <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80037d8:	4293      	cmp	r3, r2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e0af      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037e0:	4b5a      	ldr	r3, [pc, #360]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 80037e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1ee      	bne.n	80037ca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037ec:	7dfb      	ldrb	r3, [r7, #23]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d105      	bne.n	80037fe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037f2:	4b56      	ldr	r3, [pc, #344]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 80037f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f6:	4a55      	ldr	r2, [pc, #340]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 80037f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037fc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 809b 	beq.w	800393e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003808:	4b50      	ldr	r3, [pc, #320]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	f003 030c 	and.w	r3, r3, #12
 8003810:	2b08      	cmp	r3, #8
 8003812:	d05c      	beq.n	80038ce <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	2b02      	cmp	r3, #2
 800381a:	d141      	bne.n	80038a0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800381c:	4b4c      	ldr	r3, [pc, #304]	; (8003950 <HAL_RCC_OscConfig+0x4ec>)
 800381e:	2200      	movs	r2, #0
 8003820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003822:	f7fe feab 	bl	800257c <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800382a:	f7fe fea7 	bl	800257c <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b02      	cmp	r3, #2
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e081      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800383c:	4b43      	ldr	r3, [pc, #268]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1f0      	bne.n	800382a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	69da      	ldr	r2, [r3, #28]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	431a      	orrs	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003856:	019b      	lsls	r3, r3, #6
 8003858:	431a      	orrs	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385e:	085b      	lsrs	r3, r3, #1
 8003860:	3b01      	subs	r3, #1
 8003862:	041b      	lsls	r3, r3, #16
 8003864:	431a      	orrs	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386a:	061b      	lsls	r3, r3, #24
 800386c:	4937      	ldr	r1, [pc, #220]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 800386e:	4313      	orrs	r3, r2
 8003870:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003872:	4b37      	ldr	r3, [pc, #220]	; (8003950 <HAL_RCC_OscConfig+0x4ec>)
 8003874:	2201      	movs	r2, #1
 8003876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003878:	f7fe fe80 	bl	800257c <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003880:	f7fe fe7c 	bl	800257c <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e056      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003892:	4b2e      	ldr	r3, [pc, #184]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d0f0      	beq.n	8003880 <HAL_RCC_OscConfig+0x41c>
 800389e:	e04e      	b.n	800393e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038a0:	4b2b      	ldr	r3, [pc, #172]	; (8003950 <HAL_RCC_OscConfig+0x4ec>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a6:	f7fe fe69 	bl	800257c <HAL_GetTick>
 80038aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ac:	e008      	b.n	80038c0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038ae:	f7fe fe65 	bl	800257c <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e03f      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038c0:	4b22      	ldr	r3, [pc, #136]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1f0      	bne.n	80038ae <HAL_RCC_OscConfig+0x44a>
 80038cc:	e037      	b.n	800393e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d101      	bne.n	80038da <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e032      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038da:	4b1c      	ldr	r3, [pc, #112]	; (800394c <HAL_RCC_OscConfig+0x4e8>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d028      	beq.n	800393a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d121      	bne.n	800393a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003900:	429a      	cmp	r2, r3
 8003902:	d11a      	bne.n	800393a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003904:	68fa      	ldr	r2, [r7, #12]
 8003906:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800390a:	4013      	ands	r3, r2
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003910:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003912:	4293      	cmp	r3, r2
 8003914:	d111      	bne.n	800393a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003920:	085b      	lsrs	r3, r3, #1
 8003922:	3b01      	subs	r3, #1
 8003924:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003926:	429a      	cmp	r2, r3
 8003928:	d107      	bne.n	800393a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003934:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003936:	429a      	cmp	r2, r3
 8003938:	d001      	beq.n	800393e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e000      	b.n	8003940 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800393e:	2300      	movs	r3, #0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3718      	adds	r7, #24
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	40007000 	.word	0x40007000
 800394c:	40023800 	.word	0x40023800
 8003950:	42470060 	.word	0x42470060

08003954 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e0cc      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003968:	4b68      	ldr	r3, [pc, #416]	; (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0307 	and.w	r3, r3, #7
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	429a      	cmp	r2, r3
 8003974:	d90c      	bls.n	8003990 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003976:	4b65      	ldr	r3, [pc, #404]	; (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 8003978:	683a      	ldr	r2, [r7, #0]
 800397a:	b2d2      	uxtb	r2, r2
 800397c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800397e:	4b63      	ldr	r3, [pc, #396]	; (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0307 	and.w	r3, r3, #7
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	429a      	cmp	r2, r3
 800398a:	d001      	beq.n	8003990 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e0b8      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d020      	beq.n	80039de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0304 	and.w	r3, r3, #4
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039a8:	4b59      	ldr	r3, [pc, #356]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	4a58      	ldr	r2, [pc, #352]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80039b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0308 	and.w	r3, r3, #8
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d005      	beq.n	80039cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039c0:	4b53      	ldr	r3, [pc, #332]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	4a52      	ldr	r2, [pc, #328]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80039ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039cc:	4b50      	ldr	r3, [pc, #320]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	494d      	ldr	r1, [pc, #308]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d044      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d107      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f2:	4b47      	ldr	r3, [pc, #284]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d119      	bne.n	8003a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e07f      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d003      	beq.n	8003a12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a0e:	2b03      	cmp	r3, #3
 8003a10:	d107      	bne.n	8003a22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a12:	4b3f      	ldr	r3, [pc, #252]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d109      	bne.n	8003a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e06f      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a22:	4b3b      	ldr	r3, [pc, #236]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e067      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a32:	4b37      	ldr	r3, [pc, #220]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f023 0203 	bic.w	r2, r3, #3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	4934      	ldr	r1, [pc, #208]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a44:	f7fe fd9a 	bl	800257c <HAL_GetTick>
 8003a48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a4a:	e00a      	b.n	8003a62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a4c:	f7fe fd96 	bl	800257c <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e04f      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a62:	4b2b      	ldr	r3, [pc, #172]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 020c 	and.w	r2, r3, #12
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d1eb      	bne.n	8003a4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a74:	4b25      	ldr	r3, [pc, #148]	; (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0307 	and.w	r3, r3, #7
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d20c      	bcs.n	8003a9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a82:	4b22      	ldr	r3, [pc, #136]	; (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	b2d2      	uxtb	r2, r2
 8003a88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a8a:	4b20      	ldr	r3, [pc, #128]	; (8003b0c <HAL_RCC_ClockConfig+0x1b8>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	683a      	ldr	r2, [r7, #0]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d001      	beq.n	8003a9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e032      	b.n	8003b02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0304 	and.w	r3, r3, #4
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d008      	beq.n	8003aba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003aa8:	4b19      	ldr	r3, [pc, #100]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	4916      	ldr	r1, [pc, #88]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0308 	and.w	r3, r3, #8
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d009      	beq.n	8003ada <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ac6:	4b12      	ldr	r3, [pc, #72]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	490e      	ldr	r1, [pc, #56]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ada:	f000 f821 	bl	8003b20 <HAL_RCC_GetSysClockFreq>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	4b0b      	ldr	r3, [pc, #44]	; (8003b10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	091b      	lsrs	r3, r3, #4
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	490a      	ldr	r1, [pc, #40]	; (8003b14 <HAL_RCC_ClockConfig+0x1c0>)
 8003aec:	5ccb      	ldrb	r3, [r1, r3]
 8003aee:	fa22 f303 	lsr.w	r3, r2, r3
 8003af2:	4a09      	ldr	r2, [pc, #36]	; (8003b18 <HAL_RCC_ClockConfig+0x1c4>)
 8003af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003af6:	4b09      	ldr	r3, [pc, #36]	; (8003b1c <HAL_RCC_ClockConfig+0x1c8>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7fe fa9e 	bl	800203c <HAL_InitTick>

  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3710      	adds	r7, #16
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40023c00 	.word	0x40023c00
 8003b10:	40023800 	.word	0x40023800
 8003b14:	08009268 	.word	0x08009268
 8003b18:	20000014 	.word	0x20000014
 8003b1c:	20000018 	.word	0x20000018

08003b20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003b24:	b084      	sub	sp, #16
 8003b26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	607b      	str	r3, [r7, #4]
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	60fb      	str	r3, [r7, #12]
 8003b30:	2300      	movs	r3, #0
 8003b32:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003b34:	2300      	movs	r3, #0
 8003b36:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b38:	4b67      	ldr	r3, [pc, #412]	; (8003cd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f003 030c 	and.w	r3, r3, #12
 8003b40:	2b08      	cmp	r3, #8
 8003b42:	d00d      	beq.n	8003b60 <HAL_RCC_GetSysClockFreq+0x40>
 8003b44:	2b08      	cmp	r3, #8
 8003b46:	f200 80bd 	bhi.w	8003cc4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d002      	beq.n	8003b54 <HAL_RCC_GetSysClockFreq+0x34>
 8003b4e:	2b04      	cmp	r3, #4
 8003b50:	d003      	beq.n	8003b5a <HAL_RCC_GetSysClockFreq+0x3a>
 8003b52:	e0b7      	b.n	8003cc4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b54:	4b61      	ldr	r3, [pc, #388]	; (8003cdc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003b56:	60bb      	str	r3, [r7, #8]
       break;
 8003b58:	e0b7      	b.n	8003cca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b5a:	4b61      	ldr	r3, [pc, #388]	; (8003ce0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003b5c:	60bb      	str	r3, [r7, #8]
      break;
 8003b5e:	e0b4      	b.n	8003cca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b60:	4b5d      	ldr	r3, [pc, #372]	; (8003cd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b68:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b6a:	4b5b      	ldr	r3, [pc, #364]	; (8003cd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d04d      	beq.n	8003c12 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b76:	4b58      	ldr	r3, [pc, #352]	; (8003cd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	099b      	lsrs	r3, r3, #6
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	f04f 0300 	mov.w	r3, #0
 8003b82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003b86:	f04f 0100 	mov.w	r1, #0
 8003b8a:	ea02 0800 	and.w	r8, r2, r0
 8003b8e:	ea03 0901 	and.w	r9, r3, r1
 8003b92:	4640      	mov	r0, r8
 8003b94:	4649      	mov	r1, r9
 8003b96:	f04f 0200 	mov.w	r2, #0
 8003b9a:	f04f 0300 	mov.w	r3, #0
 8003b9e:	014b      	lsls	r3, r1, #5
 8003ba0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003ba4:	0142      	lsls	r2, r0, #5
 8003ba6:	4610      	mov	r0, r2
 8003ba8:	4619      	mov	r1, r3
 8003baa:	ebb0 0008 	subs.w	r0, r0, r8
 8003bae:	eb61 0109 	sbc.w	r1, r1, r9
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	f04f 0300 	mov.w	r3, #0
 8003bba:	018b      	lsls	r3, r1, #6
 8003bbc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003bc0:	0182      	lsls	r2, r0, #6
 8003bc2:	1a12      	subs	r2, r2, r0
 8003bc4:	eb63 0301 	sbc.w	r3, r3, r1
 8003bc8:	f04f 0000 	mov.w	r0, #0
 8003bcc:	f04f 0100 	mov.w	r1, #0
 8003bd0:	00d9      	lsls	r1, r3, #3
 8003bd2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003bd6:	00d0      	lsls	r0, r2, #3
 8003bd8:	4602      	mov	r2, r0
 8003bda:	460b      	mov	r3, r1
 8003bdc:	eb12 0208 	adds.w	r2, r2, r8
 8003be0:	eb43 0309 	adc.w	r3, r3, r9
 8003be4:	f04f 0000 	mov.w	r0, #0
 8003be8:	f04f 0100 	mov.w	r1, #0
 8003bec:	0259      	lsls	r1, r3, #9
 8003bee:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003bf2:	0250      	lsls	r0, r2, #9
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	4610      	mov	r0, r2
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	f04f 0300 	mov.w	r3, #0
 8003c04:	f7fc fb4c 	bl	80002a0 <__aeabi_uldivmod>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	460b      	mov	r3, r1
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]
 8003c10:	e04a      	b.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c12:	4b31      	ldr	r3, [pc, #196]	; (8003cd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	099b      	lsrs	r3, r3, #6
 8003c18:	461a      	mov	r2, r3
 8003c1a:	f04f 0300 	mov.w	r3, #0
 8003c1e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003c22:	f04f 0100 	mov.w	r1, #0
 8003c26:	ea02 0400 	and.w	r4, r2, r0
 8003c2a:	ea03 0501 	and.w	r5, r3, r1
 8003c2e:	4620      	mov	r0, r4
 8003c30:	4629      	mov	r1, r5
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f04f 0300 	mov.w	r3, #0
 8003c3a:	014b      	lsls	r3, r1, #5
 8003c3c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c40:	0142      	lsls	r2, r0, #5
 8003c42:	4610      	mov	r0, r2
 8003c44:	4619      	mov	r1, r3
 8003c46:	1b00      	subs	r0, r0, r4
 8003c48:	eb61 0105 	sbc.w	r1, r1, r5
 8003c4c:	f04f 0200 	mov.w	r2, #0
 8003c50:	f04f 0300 	mov.w	r3, #0
 8003c54:	018b      	lsls	r3, r1, #6
 8003c56:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c5a:	0182      	lsls	r2, r0, #6
 8003c5c:	1a12      	subs	r2, r2, r0
 8003c5e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c62:	f04f 0000 	mov.w	r0, #0
 8003c66:	f04f 0100 	mov.w	r1, #0
 8003c6a:	00d9      	lsls	r1, r3, #3
 8003c6c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c70:	00d0      	lsls	r0, r2, #3
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	1912      	adds	r2, r2, r4
 8003c78:	eb45 0303 	adc.w	r3, r5, r3
 8003c7c:	f04f 0000 	mov.w	r0, #0
 8003c80:	f04f 0100 	mov.w	r1, #0
 8003c84:	0299      	lsls	r1, r3, #10
 8003c86:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003c8a:	0290      	lsls	r0, r2, #10
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4610      	mov	r0, r2
 8003c92:	4619      	mov	r1, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	461a      	mov	r2, r3
 8003c98:	f04f 0300 	mov.w	r3, #0
 8003c9c:	f7fc fb00 	bl	80002a0 <__aeabi_uldivmod>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	; (8003cd8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	0c1b      	lsrs	r3, r3, #16
 8003cae:	f003 0303 	and.w	r3, r3, #3
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	005b      	lsls	r3, r3, #1
 8003cb6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc0:	60bb      	str	r3, [r7, #8]
      break;
 8003cc2:	e002      	b.n	8003cca <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003cc4:	4b05      	ldr	r3, [pc, #20]	; (8003cdc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003cc6:	60bb      	str	r3, [r7, #8]
      break;
 8003cc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cca:	68bb      	ldr	r3, [r7, #8]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003cd6:	bf00      	nop
 8003cd8:	40023800 	.word	0x40023800
 8003cdc:	00f42400 	.word	0x00f42400
 8003ce0:	007a1200 	.word	0x007a1200

08003ce4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ce8:	4b03      	ldr	r3, [pc, #12]	; (8003cf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cea:	681b      	ldr	r3, [r3, #0]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	20000014 	.word	0x20000014

08003cfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003d00:	f7ff fff0 	bl	8003ce4 <HAL_RCC_GetHCLKFreq>
 8003d04:	4602      	mov	r2, r0
 8003d06:	4b05      	ldr	r3, [pc, #20]	; (8003d1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	0a9b      	lsrs	r3, r3, #10
 8003d0c:	f003 0307 	and.w	r3, r3, #7
 8003d10:	4903      	ldr	r1, [pc, #12]	; (8003d20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d12:	5ccb      	ldrb	r3, [r1, r3]
 8003d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	08009278 	.word	0x08009278

08003d24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d28:	f7ff ffdc 	bl	8003ce4 <HAL_RCC_GetHCLKFreq>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	4b05      	ldr	r3, [pc, #20]	; (8003d44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	0b5b      	lsrs	r3, r3, #13
 8003d34:	f003 0307 	and.w	r3, r3, #7
 8003d38:	4903      	ldr	r1, [pc, #12]	; (8003d48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d3a:	5ccb      	ldrb	r3, [r1, r3]
 8003d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	40023800 	.word	0x40023800
 8003d48:	08009278 	.word	0x08009278

08003d4c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	220f      	movs	r2, #15
 8003d5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003d5c:	4b12      	ldr	r3, [pc, #72]	; (8003da8 <HAL_RCC_GetClockConfig+0x5c>)
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f003 0203 	and.w	r2, r3, #3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003d68:	4b0f      	ldr	r3, [pc, #60]	; (8003da8 <HAL_RCC_GetClockConfig+0x5c>)
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003d74:	4b0c      	ldr	r3, [pc, #48]	; (8003da8 <HAL_RCC_GetClockConfig+0x5c>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003d80:	4b09      	ldr	r3, [pc, #36]	; (8003da8 <HAL_RCC_GetClockConfig+0x5c>)
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	08db      	lsrs	r3, r3, #3
 8003d86:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003d8e:	4b07      	ldr	r3, [pc, #28]	; (8003dac <HAL_RCC_GetClockConfig+0x60>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0207 	and.w	r2, r3, #7
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	601a      	str	r2, [r3, #0]
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	40023800 	.word	0x40023800
 8003dac:	40023c00 	.word	0x40023c00

08003db0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e07b      	b.n	8003eba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d108      	bne.n	8003ddc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dd2:	d009      	beq.n	8003de8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	61da      	str	r2, [r3, #28]
 8003dda:	e005      	b.n	8003de8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d106      	bne.n	8003e08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f7fe f816 	bl	8001e34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003e30:	431a      	orrs	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	431a      	orrs	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	431a      	orrs	r2, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	699b      	ldr	r3, [r3, #24]
 8003e54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e58:	431a      	orrs	r2, r3
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e6c:	ea42 0103 	orr.w	r1, r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e74:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	0c1b      	lsrs	r3, r3, #16
 8003e86:	f003 0104 	and.w	r1, r3, #4
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8e:	f003 0210 	and.w	r2, r3, #16
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	430a      	orrs	r2, r1
 8003e98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	69da      	ldr	r2, [r3, #28]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ea8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3708      	adds	r7, #8
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}

08003ec2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ec2:	b580      	push	{r7, lr}
 8003ec4:	b088      	sub	sp, #32
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	60f8      	str	r0, [r7, #12]
 8003eca:	60b9      	str	r1, [r7, #8]
 8003ecc:	603b      	str	r3, [r7, #0]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d101      	bne.n	8003ee4 <HAL_SPI_Transmit+0x22>
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	e126      	b.n	8004132 <HAL_SPI_Transmit+0x270>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003eec:	f7fe fb46 	bl	800257c <HAL_GetTick>
 8003ef0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003ef2:	88fb      	ldrh	r3, [r7, #6]
 8003ef4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d002      	beq.n	8003f08 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003f02:	2302      	movs	r3, #2
 8003f04:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f06:	e10b      	b.n	8004120 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d002      	beq.n	8003f14 <HAL_SPI_Transmit+0x52>
 8003f0e:	88fb      	ldrh	r3, [r7, #6]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d102      	bne.n	8003f1a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f18:	e102      	b.n	8004120 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2203      	movs	r2, #3
 8003f1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	88fa      	ldrh	r2, [r7, #6]
 8003f32:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	88fa      	ldrh	r2, [r7, #6]
 8003f38:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f60:	d10f      	bne.n	8003f82 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f80:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f8c:	2b40      	cmp	r3, #64	; 0x40
 8003f8e:	d007      	beq.n	8003fa0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa8:	d14b      	bne.n	8004042 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d002      	beq.n	8003fb8 <HAL_SPI_Transmit+0xf6>
 8003fb2:	8afb      	ldrh	r3, [r7, #22]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d13e      	bne.n	8004036 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbc:	881a      	ldrh	r2, [r3, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc8:	1c9a      	adds	r2, r3, #2
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003fdc:	e02b      	b.n	8004036 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d112      	bne.n	8004012 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff0:	881a      	ldrh	r2, [r3, #0]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ffc:	1c9a      	adds	r2, r3, #2
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004006:	b29b      	uxth	r3, r3
 8004008:	3b01      	subs	r3, #1
 800400a:	b29a      	uxth	r2, r3
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004010:	e011      	b.n	8004036 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004012:	f7fe fab3 	bl	800257c <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	683a      	ldr	r2, [r7, #0]
 800401e:	429a      	cmp	r2, r3
 8004020:	d803      	bhi.n	800402a <HAL_SPI_Transmit+0x168>
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004028:	d102      	bne.n	8004030 <HAL_SPI_Transmit+0x16e>
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d102      	bne.n	8004036 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004034:	e074      	b.n	8004120 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800403a:	b29b      	uxth	r3, r3
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1ce      	bne.n	8003fde <HAL_SPI_Transmit+0x11c>
 8004040:	e04c      	b.n	80040dc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d002      	beq.n	8004050 <HAL_SPI_Transmit+0x18e>
 800404a:	8afb      	ldrh	r3, [r7, #22]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d140      	bne.n	80040d2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	330c      	adds	r3, #12
 800405a:	7812      	ldrb	r2, [r2, #0]
 800405c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004062:	1c5a      	adds	r2, r3, #1
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800406c:	b29b      	uxth	r3, r3
 800406e:	3b01      	subs	r3, #1
 8004070:	b29a      	uxth	r2, r3
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004076:	e02c      	b.n	80040d2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f003 0302 	and.w	r3, r3, #2
 8004082:	2b02      	cmp	r3, #2
 8004084:	d113      	bne.n	80040ae <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	330c      	adds	r3, #12
 8004090:	7812      	ldrb	r2, [r2, #0]
 8004092:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	3b01      	subs	r3, #1
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	86da      	strh	r2, [r3, #54]	; 0x36
 80040ac:	e011      	b.n	80040d2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040ae:	f7fe fa65 	bl	800257c <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	683a      	ldr	r2, [r7, #0]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d803      	bhi.n	80040c6 <HAL_SPI_Transmit+0x204>
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c4:	d102      	bne.n	80040cc <HAL_SPI_Transmit+0x20a>
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d102      	bne.n	80040d2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80040cc:	2303      	movs	r3, #3
 80040ce:	77fb      	strb	r3, [r7, #31]
          goto error;
 80040d0:	e026      	b.n	8004120 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d1cd      	bne.n	8004078 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	6839      	ldr	r1, [r7, #0]
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f000 fbcb 	bl	800487c <SPI_EndRxTxTransaction>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d002      	beq.n	80040f2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2220      	movs	r2, #32
 80040f0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10a      	bne.n	8004110 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040fa:	2300      	movs	r3, #0
 80040fc:	613b      	str	r3, [r7, #16]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	613b      	str	r3, [r7, #16]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	613b      	str	r3, [r7, #16]
 800410e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004114:	2b00      	cmp	r3, #0
 8004116:	d002      	beq.n	800411e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	77fb      	strb	r3, [r7, #31]
 800411c:	e000      	b.n	8004120 <HAL_SPI_Transmit+0x25e>
  }

error:
 800411e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004130:	7ffb      	ldrb	r3, [r7, #31]
}
 8004132:	4618      	mov	r0, r3
 8004134:	3720      	adds	r7, #32
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b088      	sub	sp, #32
 800413e:	af02      	add	r7, sp, #8
 8004140:	60f8      	str	r0, [r7, #12]
 8004142:	60b9      	str	r1, [r7, #8]
 8004144:	603b      	str	r3, [r7, #0]
 8004146:	4613      	mov	r3, r2
 8004148:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800414a:	2300      	movs	r3, #0
 800414c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004156:	d112      	bne.n	800417e <HAL_SPI_Receive+0x44>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d10e      	bne.n	800417e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2204      	movs	r2, #4
 8004164:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004168:	88fa      	ldrh	r2, [r7, #6]
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	4613      	mov	r3, r2
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	68b9      	ldr	r1, [r7, #8]
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f000 f8f1 	bl	800435c <HAL_SPI_TransmitReceive>
 800417a:	4603      	mov	r3, r0
 800417c:	e0ea      	b.n	8004354 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004184:	2b01      	cmp	r3, #1
 8004186:	d101      	bne.n	800418c <HAL_SPI_Receive+0x52>
 8004188:	2302      	movs	r3, #2
 800418a:	e0e3      	b.n	8004354 <HAL_SPI_Receive+0x21a>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004194:	f7fe f9f2 	bl	800257c <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d002      	beq.n	80041ac <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80041a6:	2302      	movs	r3, #2
 80041a8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80041aa:	e0ca      	b.n	8004342 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d002      	beq.n	80041b8 <HAL_SPI_Receive+0x7e>
 80041b2:	88fb      	ldrh	r3, [r7, #6]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d102      	bne.n	80041be <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	75fb      	strb	r3, [r7, #23]
    goto error;
 80041bc:	e0c1      	b.n	8004342 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2204      	movs	r2, #4
 80041c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	68ba      	ldr	r2, [r7, #8]
 80041d0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	88fa      	ldrh	r2, [r7, #6]
 80041d6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	88fa      	ldrh	r2, [r7, #6]
 80041dc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2200      	movs	r2, #0
 80041e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004204:	d10f      	bne.n	8004226 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004214:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004224:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004230:	2b40      	cmp	r3, #64	; 0x40
 8004232:	d007      	beq.n	8004244 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004242:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	68db      	ldr	r3, [r3, #12]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d162      	bne.n	8004312 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800424c:	e02e      	b.n	80042ac <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b01      	cmp	r3, #1
 800425a:	d115      	bne.n	8004288 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f103 020c 	add.w	r2, r3, #12
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004268:	7812      	ldrb	r2, [r2, #0]
 800426a:	b2d2      	uxtb	r2, r2
 800426c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004272:	1c5a      	adds	r2, r3, #1
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800427c:	b29b      	uxth	r3, r3
 800427e:	3b01      	subs	r3, #1
 8004280:	b29a      	uxth	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004286:	e011      	b.n	80042ac <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004288:	f7fe f978 	bl	800257c <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	683a      	ldr	r2, [r7, #0]
 8004294:	429a      	cmp	r2, r3
 8004296:	d803      	bhi.n	80042a0 <HAL_SPI_Receive+0x166>
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429e:	d102      	bne.n	80042a6 <HAL_SPI_Receive+0x16c>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d102      	bne.n	80042ac <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80042aa:	e04a      	b.n	8004342 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1cb      	bne.n	800424e <HAL_SPI_Receive+0x114>
 80042b6:	e031      	b.n	800431c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f003 0301 	and.w	r3, r3, #1
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d113      	bne.n	80042ee <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68da      	ldr	r2, [r3, #12]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d0:	b292      	uxth	r2, r2
 80042d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d8:	1c9a      	adds	r2, r3, #2
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80042ec:	e011      	b.n	8004312 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042ee:	f7fe f945 	bl	800257c <HAL_GetTick>
 80042f2:	4602      	mov	r2, r0
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d803      	bhi.n	8004306 <HAL_SPI_Receive+0x1cc>
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004304:	d102      	bne.n	800430c <HAL_SPI_Receive+0x1d2>
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d102      	bne.n	8004312 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004310:	e017      	b.n	8004342 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004316:	b29b      	uxth	r3, r3
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1cd      	bne.n	80042b8 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	6839      	ldr	r1, [r7, #0]
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 fa45 	bl	80047b0 <SPI_EndRxTransaction>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d002      	beq.n	8004332 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2220      	movs	r2, #32
 8004330:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004336:	2b00      	cmp	r3, #0
 8004338:	d002      	beq.n	8004340 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	75fb      	strb	r3, [r7, #23]
 800433e:	e000      	b.n	8004342 <HAL_SPI_Receive+0x208>
  }

error :
 8004340:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2201      	movs	r2, #1
 8004346:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004352:	7dfb      	ldrb	r3, [r7, #23]
}
 8004354:	4618      	mov	r0, r3
 8004356:	3718      	adds	r7, #24
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b08c      	sub	sp, #48	; 0x30
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
 8004368:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800436a:	2301      	movs	r3, #1
 800436c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800436e:	2300      	movs	r3, #0
 8004370:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800437a:	2b01      	cmp	r3, #1
 800437c:	d101      	bne.n	8004382 <HAL_SPI_TransmitReceive+0x26>
 800437e:	2302      	movs	r3, #2
 8004380:	e18a      	b.n	8004698 <HAL_SPI_TransmitReceive+0x33c>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800438a:	f7fe f8f7 	bl	800257c <HAL_GetTick>
 800438e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80043a0:	887b      	ldrh	r3, [r7, #2]
 80043a2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80043a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d00f      	beq.n	80043cc <HAL_SPI_TransmitReceive+0x70>
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043b2:	d107      	bne.n	80043c4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d103      	bne.n	80043c4 <HAL_SPI_TransmitReceive+0x68>
 80043bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043c0:	2b04      	cmp	r3, #4
 80043c2:	d003      	beq.n	80043cc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80043c4:	2302      	movs	r3, #2
 80043c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80043ca:	e15b      	b.n	8004684 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d005      	beq.n	80043de <HAL_SPI_TransmitReceive+0x82>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d002      	beq.n	80043de <HAL_SPI_TransmitReceive+0x82>
 80043d8:	887b      	ldrh	r3, [r7, #2]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d103      	bne.n	80043e6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80043e4:	e14e      	b.n	8004684 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b04      	cmp	r3, #4
 80043f0:	d003      	beq.n	80043fa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2205      	movs	r2, #5
 80043f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	887a      	ldrh	r2, [r7, #2]
 800440a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	887a      	ldrh	r2, [r7, #2]
 8004410:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	68ba      	ldr	r2, [r7, #8]
 8004416:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	887a      	ldrh	r2, [r7, #2]
 800441c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	887a      	ldrh	r2, [r7, #2]
 8004422:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2200      	movs	r2, #0
 800442e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800443a:	2b40      	cmp	r3, #64	; 0x40
 800443c:	d007      	beq.n	800444e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800444c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004456:	d178      	bne.n	800454a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d002      	beq.n	8004466 <HAL_SPI_TransmitReceive+0x10a>
 8004460:	8b7b      	ldrh	r3, [r7, #26]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d166      	bne.n	8004534 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446a:	881a      	ldrh	r2, [r3, #0]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004476:	1c9a      	adds	r2, r3, #2
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004480:	b29b      	uxth	r3, r3
 8004482:	3b01      	subs	r3, #1
 8004484:	b29a      	uxth	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800448a:	e053      	b.n	8004534 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f003 0302 	and.w	r3, r3, #2
 8004496:	2b02      	cmp	r3, #2
 8004498:	d11b      	bne.n	80044d2 <HAL_SPI_TransmitReceive+0x176>
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800449e:	b29b      	uxth	r3, r3
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d016      	beq.n	80044d2 <HAL_SPI_TransmitReceive+0x176>
 80044a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d113      	bne.n	80044d2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	881a      	ldrh	r2, [r3, #0]
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ba:	1c9a      	adds	r2, r3, #2
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	3b01      	subs	r3, #1
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044ce:	2300      	movs	r3, #0
 80044d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d119      	bne.n	8004514 <HAL_SPI_TransmitReceive+0x1b8>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d014      	beq.n	8004514 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68da      	ldr	r2, [r3, #12]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f4:	b292      	uxth	r2, r2
 80044f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044fc:	1c9a      	adds	r2, r3, #2
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004506:	b29b      	uxth	r3, r3
 8004508:	3b01      	subs	r3, #1
 800450a:	b29a      	uxth	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004510:	2301      	movs	r3, #1
 8004512:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004514:	f7fe f832 	bl	800257c <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004520:	429a      	cmp	r2, r3
 8004522:	d807      	bhi.n	8004534 <HAL_SPI_TransmitReceive+0x1d8>
 8004524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800452a:	d003      	beq.n	8004534 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004532:	e0a7      	b.n	8004684 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1a6      	bne.n	800448c <HAL_SPI_TransmitReceive+0x130>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004542:	b29b      	uxth	r3, r3
 8004544:	2b00      	cmp	r3, #0
 8004546:	d1a1      	bne.n	800448c <HAL_SPI_TransmitReceive+0x130>
 8004548:	e07c      	b.n	8004644 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d002      	beq.n	8004558 <HAL_SPI_TransmitReceive+0x1fc>
 8004552:	8b7b      	ldrh	r3, [r7, #26]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d16b      	bne.n	8004630 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	330c      	adds	r3, #12
 8004562:	7812      	ldrb	r2, [r2, #0]
 8004564:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456a:	1c5a      	adds	r2, r3, #1
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004574:	b29b      	uxth	r3, r3
 8004576:	3b01      	subs	r3, #1
 8004578:	b29a      	uxth	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800457e:	e057      	b.n	8004630 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f003 0302 	and.w	r3, r3, #2
 800458a:	2b02      	cmp	r3, #2
 800458c:	d11c      	bne.n	80045c8 <HAL_SPI_TransmitReceive+0x26c>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004592:	b29b      	uxth	r3, r3
 8004594:	2b00      	cmp	r3, #0
 8004596:	d017      	beq.n	80045c8 <HAL_SPI_TransmitReceive+0x26c>
 8004598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800459a:	2b01      	cmp	r3, #1
 800459c:	d114      	bne.n	80045c8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	330c      	adds	r3, #12
 80045a8:	7812      	ldrb	r2, [r2, #0]
 80045aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b0:	1c5a      	adds	r2, r3, #1
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045c4:	2300      	movs	r3, #0
 80045c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d119      	bne.n	800460a <HAL_SPI_TransmitReceive+0x2ae>
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045da:	b29b      	uxth	r3, r3
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d014      	beq.n	800460a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68da      	ldr	r2, [r3, #12]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ea:	b2d2      	uxtb	r2, r2
 80045ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045f2:	1c5a      	adds	r2, r3, #1
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29a      	uxth	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004606:	2301      	movs	r3, #1
 8004608:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800460a:	f7fd ffb7 	bl	800257c <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004616:	429a      	cmp	r2, r3
 8004618:	d803      	bhi.n	8004622 <HAL_SPI_TransmitReceive+0x2c6>
 800461a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800461c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004620:	d102      	bne.n	8004628 <HAL_SPI_TransmitReceive+0x2cc>
 8004622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004624:	2b00      	cmp	r3, #0
 8004626:	d103      	bne.n	8004630 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800462e:	e029      	b.n	8004684 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004634:	b29b      	uxth	r3, r3
 8004636:	2b00      	cmp	r3, #0
 8004638:	d1a2      	bne.n	8004580 <HAL_SPI_TransmitReceive+0x224>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800463e:	b29b      	uxth	r3, r3
 8004640:	2b00      	cmp	r3, #0
 8004642:	d19d      	bne.n	8004580 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004644:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004646:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 f917 	bl	800487c <SPI_EndRxTxTransaction>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d006      	beq.n	8004662 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2220      	movs	r2, #32
 800465e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004660:	e010      	b.n	8004684 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10b      	bne.n	8004682 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	617b      	str	r3, [r7, #20]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	617b      	str	r3, [r7, #20]
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	e000      	b.n	8004684 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004682:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004694:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004698:	4618      	mov	r0, r3
 800469a:	3730      	adds	r7, #48	; 0x30
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b088      	sub	sp, #32
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	60f8      	str	r0, [r7, #12]
 80046a8:	60b9      	str	r1, [r7, #8]
 80046aa:	603b      	str	r3, [r7, #0]
 80046ac:	4613      	mov	r3, r2
 80046ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80046b0:	f7fd ff64 	bl	800257c <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b8:	1a9b      	subs	r3, r3, r2
 80046ba:	683a      	ldr	r2, [r7, #0]
 80046bc:	4413      	add	r3, r2
 80046be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80046c0:	f7fd ff5c 	bl	800257c <HAL_GetTick>
 80046c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80046c6:	4b39      	ldr	r3, [pc, #228]	; (80047ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	015b      	lsls	r3, r3, #5
 80046cc:	0d1b      	lsrs	r3, r3, #20
 80046ce:	69fa      	ldr	r2, [r7, #28]
 80046d0:	fb02 f303 	mul.w	r3, r2, r3
 80046d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046d6:	e054      	b.n	8004782 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046de:	d050      	beq.n	8004782 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80046e0:	f7fd ff4c 	bl	800257c <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	69fa      	ldr	r2, [r7, #28]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d902      	bls.n	80046f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d13d      	bne.n	8004772 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	685a      	ldr	r2, [r3, #4]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004704:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800470e:	d111      	bne.n	8004734 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004718:	d004      	beq.n	8004724 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004722:	d107      	bne.n	8004734 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004732:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004738:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800473c:	d10f      	bne.n	800475e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800474c:	601a      	str	r2, [r3, #0]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800475c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e017      	b.n	80047a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d101      	bne.n	800477c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004778:	2300      	movs	r3, #0
 800477a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	3b01      	subs	r3, #1
 8004780:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689a      	ldr	r2, [r3, #8]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	4013      	ands	r3, r2
 800478c:	68ba      	ldr	r2, [r7, #8]
 800478e:	429a      	cmp	r2, r3
 8004790:	bf0c      	ite	eq
 8004792:	2301      	moveq	r3, #1
 8004794:	2300      	movne	r3, #0
 8004796:	b2db      	uxtb	r3, r3
 8004798:	461a      	mov	r2, r3
 800479a:	79fb      	ldrb	r3, [r7, #7]
 800479c:	429a      	cmp	r2, r3
 800479e:	d19b      	bne.n	80046d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3720      	adds	r7, #32
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	20000014 	.word	0x20000014

080047b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af02      	add	r7, sp, #8
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047c4:	d111      	bne.n	80047ea <SPI_EndRxTransaction+0x3a>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047ce:	d004      	beq.n	80047da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047d8:	d107      	bne.n	80047ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047e8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047f2:	d12a      	bne.n	800484a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047fc:	d012      	beq.n	8004824 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	9300      	str	r3, [sp, #0]
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2200      	movs	r2, #0
 8004806:	2180      	movs	r1, #128	; 0x80
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f7ff ff49 	bl	80046a0 <SPI_WaitFlagStateUntilTimeout>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d02d      	beq.n	8004870 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004818:	f043 0220 	orr.w	r2, r3, #32
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e026      	b.n	8004872 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	2200      	movs	r2, #0
 800482c:	2101      	movs	r1, #1
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f7ff ff36 	bl	80046a0 <SPI_WaitFlagStateUntilTimeout>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d01a      	beq.n	8004870 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800483e:	f043 0220 	orr.w	r2, r3, #32
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e013      	b.n	8004872 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	2200      	movs	r2, #0
 8004852:	2101      	movs	r1, #1
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f7ff ff23 	bl	80046a0 <SPI_WaitFlagStateUntilTimeout>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d007      	beq.n	8004870 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004864:	f043 0220 	orr.w	r2, r3, #32
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e000      	b.n	8004872 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
	...

0800487c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b088      	sub	sp, #32
 8004880:	af02      	add	r7, sp, #8
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004888:	4b1b      	ldr	r3, [pc, #108]	; (80048f8 <SPI_EndRxTxTransaction+0x7c>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a1b      	ldr	r2, [pc, #108]	; (80048fc <SPI_EndRxTxTransaction+0x80>)
 800488e:	fba2 2303 	umull	r2, r3, r2, r3
 8004892:	0d5b      	lsrs	r3, r3, #21
 8004894:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004898:	fb02 f303 	mul.w	r3, r2, r3
 800489c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048a6:	d112      	bne.n	80048ce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	2200      	movs	r2, #0
 80048b0:	2180      	movs	r1, #128	; 0x80
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f7ff fef4 	bl	80046a0 <SPI_WaitFlagStateUntilTimeout>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d016      	beq.n	80048ec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048c2:	f043 0220 	orr.w	r2, r3, #32
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e00f      	b.n	80048ee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00a      	beq.n	80048ea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	3b01      	subs	r3, #1
 80048d8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048e4:	2b80      	cmp	r3, #128	; 0x80
 80048e6:	d0f2      	beq.n	80048ce <SPI_EndRxTxTransaction+0x52>
 80048e8:	e000      	b.n	80048ec <SPI_EndRxTxTransaction+0x70>
        break;
 80048ea:	bf00      	nop
  }

  return HAL_OK;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3718      	adds	r7, #24
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	20000014 	.word	0x20000014
 80048fc:	165e9f81 	.word	0x165e9f81

08004900 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e041      	b.n	8004996 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004918:	b2db      	uxtb	r3, r3
 800491a:	2b00      	cmp	r3, #0
 800491c:	d106      	bne.n	800492c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f7fd facc 	bl	8001ec4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2202      	movs	r2, #2
 8004930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	3304      	adds	r3, #4
 800493c:	4619      	mov	r1, r3
 800493e:	4610      	mov	r0, r2
 8004940:	f000 fcda 	bl	80052f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3708      	adds	r7, #8
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
	...

080049a0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d001      	beq.n	80049b8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	e046      	b.n	8004a46 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2202      	movs	r2, #2
 80049bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a23      	ldr	r2, [pc, #140]	; (8004a54 <HAL_TIM_Base_Start+0xb4>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d022      	beq.n	8004a10 <HAL_TIM_Base_Start+0x70>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049d2:	d01d      	beq.n	8004a10 <HAL_TIM_Base_Start+0x70>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a1f      	ldr	r2, [pc, #124]	; (8004a58 <HAL_TIM_Base_Start+0xb8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d018      	beq.n	8004a10 <HAL_TIM_Base_Start+0x70>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a1e      	ldr	r2, [pc, #120]	; (8004a5c <HAL_TIM_Base_Start+0xbc>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d013      	beq.n	8004a10 <HAL_TIM_Base_Start+0x70>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a1c      	ldr	r2, [pc, #112]	; (8004a60 <HAL_TIM_Base_Start+0xc0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d00e      	beq.n	8004a10 <HAL_TIM_Base_Start+0x70>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a1b      	ldr	r2, [pc, #108]	; (8004a64 <HAL_TIM_Base_Start+0xc4>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d009      	beq.n	8004a10 <HAL_TIM_Base_Start+0x70>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a19      	ldr	r2, [pc, #100]	; (8004a68 <HAL_TIM_Base_Start+0xc8>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d004      	beq.n	8004a10 <HAL_TIM_Base_Start+0x70>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a18      	ldr	r2, [pc, #96]	; (8004a6c <HAL_TIM_Base_Start+0xcc>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d111      	bne.n	8004a34 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	689b      	ldr	r3, [r3, #8]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2b06      	cmp	r3, #6
 8004a20:	d010      	beq.n	8004a44 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f042 0201 	orr.w	r2, r2, #1
 8004a30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a32:	e007      	b.n	8004a44 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0201 	orr.w	r2, r2, #1
 8004a42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3714      	adds	r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	40010000 	.word	0x40010000
 8004a58:	40000400 	.word	0x40000400
 8004a5c:	40000800 	.word	0x40000800
 8004a60:	40000c00 	.word	0x40000c00
 8004a64:	40010400 	.word	0x40010400
 8004a68:	40014000 	.word	0x40014000
 8004a6c:	40001800 	.word	0x40001800

08004a70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d001      	beq.n	8004a88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e04e      	b.n	8004b26 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68da      	ldr	r2, [r3, #12]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0201 	orr.w	r2, r2, #1
 8004a9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a23      	ldr	r2, [pc, #140]	; (8004b34 <HAL_TIM_Base_Start_IT+0xc4>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d022      	beq.n	8004af0 <HAL_TIM_Base_Start_IT+0x80>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ab2:	d01d      	beq.n	8004af0 <HAL_TIM_Base_Start_IT+0x80>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a1f      	ldr	r2, [pc, #124]	; (8004b38 <HAL_TIM_Base_Start_IT+0xc8>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d018      	beq.n	8004af0 <HAL_TIM_Base_Start_IT+0x80>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a1e      	ldr	r2, [pc, #120]	; (8004b3c <HAL_TIM_Base_Start_IT+0xcc>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d013      	beq.n	8004af0 <HAL_TIM_Base_Start_IT+0x80>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a1c      	ldr	r2, [pc, #112]	; (8004b40 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00e      	beq.n	8004af0 <HAL_TIM_Base_Start_IT+0x80>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a1b      	ldr	r2, [pc, #108]	; (8004b44 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d009      	beq.n	8004af0 <HAL_TIM_Base_Start_IT+0x80>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a19      	ldr	r2, [pc, #100]	; (8004b48 <HAL_TIM_Base_Start_IT+0xd8>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d004      	beq.n	8004af0 <HAL_TIM_Base_Start_IT+0x80>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a18      	ldr	r2, [pc, #96]	; (8004b4c <HAL_TIM_Base_Start_IT+0xdc>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d111      	bne.n	8004b14 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	f003 0307 	and.w	r3, r3, #7
 8004afa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2b06      	cmp	r3, #6
 8004b00:	d010      	beq.n	8004b24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f042 0201 	orr.w	r2, r2, #1
 8004b10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b12:	e007      	b.n	8004b24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f042 0201 	orr.w	r2, r2, #1
 8004b22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	40010000 	.word	0x40010000
 8004b38:	40000400 	.word	0x40000400
 8004b3c:	40000800 	.word	0x40000800
 8004b40:	40000c00 	.word	0x40000c00
 8004b44:	40010400 	.word	0x40010400
 8004b48:	40014000 	.word	0x40014000
 8004b4c:	40001800 	.word	0x40001800

08004b50 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d101      	bne.n	8004b62 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e041      	b.n	8004be6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d106      	bne.n	8004b7c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 f839 	bl	8004bee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2202      	movs	r2, #2
 8004b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	3304      	adds	r3, #4
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	4610      	mov	r0, r2
 8004b90:	f000 fbb2 	bl	80052f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3708      	adds	r7, #8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b083      	sub	sp, #12
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
	...

08004c04 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d109      	bne.n	8004c28 <HAL_TIM_PWM_Start+0x24>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	bf14      	ite	ne
 8004c20:	2301      	movne	r3, #1
 8004c22:	2300      	moveq	r3, #0
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	e022      	b.n	8004c6e <HAL_TIM_PWM_Start+0x6a>
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	2b04      	cmp	r3, #4
 8004c2c:	d109      	bne.n	8004c42 <HAL_TIM_PWM_Start+0x3e>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	bf14      	ite	ne
 8004c3a:	2301      	movne	r3, #1
 8004c3c:	2300      	moveq	r3, #0
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	e015      	b.n	8004c6e <HAL_TIM_PWM_Start+0x6a>
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b08      	cmp	r3, #8
 8004c46:	d109      	bne.n	8004c5c <HAL_TIM_PWM_Start+0x58>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	bf14      	ite	ne
 8004c54:	2301      	movne	r3, #1
 8004c56:	2300      	moveq	r3, #0
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	e008      	b.n	8004c6e <HAL_TIM_PWM_Start+0x6a>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	bf14      	ite	ne
 8004c68:	2301      	movne	r3, #1
 8004c6a:	2300      	moveq	r3, #0
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d001      	beq.n	8004c76 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e07c      	b.n	8004d70 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d104      	bne.n	8004c86 <HAL_TIM_PWM_Start+0x82>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c84:	e013      	b.n	8004cae <HAL_TIM_PWM_Start+0xaa>
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d104      	bne.n	8004c96 <HAL_TIM_PWM_Start+0x92>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c94:	e00b      	b.n	8004cae <HAL_TIM_PWM_Start+0xaa>
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d104      	bne.n	8004ca6 <HAL_TIM_PWM_Start+0xa2>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ca4:	e003      	b.n	8004cae <HAL_TIM_PWM_Start+0xaa>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2202      	movs	r2, #2
 8004caa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	6839      	ldr	r1, [r7, #0]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 fe08 	bl	80058cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a2d      	ldr	r2, [pc, #180]	; (8004d78 <HAL_TIM_PWM_Start+0x174>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d004      	beq.n	8004cd0 <HAL_TIM_PWM_Start+0xcc>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a2c      	ldr	r2, [pc, #176]	; (8004d7c <HAL_TIM_PWM_Start+0x178>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d101      	bne.n	8004cd4 <HAL_TIM_PWM_Start+0xd0>
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e000      	b.n	8004cd6 <HAL_TIM_PWM_Start+0xd2>
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d007      	beq.n	8004cea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ce8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a22      	ldr	r2, [pc, #136]	; (8004d78 <HAL_TIM_PWM_Start+0x174>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d022      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x136>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cfc:	d01d      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x136>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a1f      	ldr	r2, [pc, #124]	; (8004d80 <HAL_TIM_PWM_Start+0x17c>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d018      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x136>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a1d      	ldr	r2, [pc, #116]	; (8004d84 <HAL_TIM_PWM_Start+0x180>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d013      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x136>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a1c      	ldr	r2, [pc, #112]	; (8004d88 <HAL_TIM_PWM_Start+0x184>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d00e      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x136>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a16      	ldr	r2, [pc, #88]	; (8004d7c <HAL_TIM_PWM_Start+0x178>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d009      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x136>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a18      	ldr	r2, [pc, #96]	; (8004d8c <HAL_TIM_PWM_Start+0x188>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d004      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x136>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a16      	ldr	r2, [pc, #88]	; (8004d90 <HAL_TIM_PWM_Start+0x18c>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d111      	bne.n	8004d5e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f003 0307 	and.w	r3, r3, #7
 8004d44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2b06      	cmp	r3, #6
 8004d4a:	d010      	beq.n	8004d6e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f042 0201 	orr.w	r2, r2, #1
 8004d5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d5c:	e007      	b.n	8004d6e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f042 0201 	orr.w	r2, r2, #1
 8004d6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3710      	adds	r7, #16
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	40010000 	.word	0x40010000
 8004d7c:	40010400 	.word	0x40010400
 8004d80:	40000400 	.word	0x40000400
 8004d84:	40000800 	.word	0x40000800
 8004d88:	40000c00 	.word	0x40000c00
 8004d8c:	40014000 	.word	0x40014000
 8004d90:	40001800 	.word	0x40001800

08004d94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b082      	sub	sp, #8
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d122      	bne.n	8004df0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d11b      	bne.n	8004df0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f06f 0202 	mvn.w	r2, #2
 8004dc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	f003 0303 	and.w	r3, r3, #3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 fa70 	bl	80052bc <HAL_TIM_IC_CaptureCallback>
 8004ddc:	e005      	b.n	8004dea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 fa62 	bl	80052a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 fa73 	bl	80052d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	f003 0304 	and.w	r3, r3, #4
 8004dfa:	2b04      	cmp	r3, #4
 8004dfc:	d122      	bne.n	8004e44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	f003 0304 	and.w	r3, r3, #4
 8004e08:	2b04      	cmp	r3, #4
 8004e0a:	d11b      	bne.n	8004e44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f06f 0204 	mvn.w	r2, #4
 8004e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2202      	movs	r2, #2
 8004e1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fa46 	bl	80052bc <HAL_TIM_IC_CaptureCallback>
 8004e30:	e005      	b.n	8004e3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 fa38 	bl	80052a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 fa49 	bl	80052d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	f003 0308 	and.w	r3, r3, #8
 8004e4e:	2b08      	cmp	r3, #8
 8004e50:	d122      	bne.n	8004e98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	f003 0308 	and.w	r3, r3, #8
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d11b      	bne.n	8004e98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f06f 0208 	mvn.w	r2, #8
 8004e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2204      	movs	r2, #4
 8004e6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	69db      	ldr	r3, [r3, #28]
 8004e76:	f003 0303 	and.w	r3, r3, #3
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d003      	beq.n	8004e86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f000 fa1c 	bl	80052bc <HAL_TIM_IC_CaptureCallback>
 8004e84:	e005      	b.n	8004e92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f000 fa0e 	bl	80052a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f000 fa1f 	bl	80052d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	f003 0310 	and.w	r3, r3, #16
 8004ea2:	2b10      	cmp	r3, #16
 8004ea4:	d122      	bne.n	8004eec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f003 0310 	and.w	r3, r3, #16
 8004eb0:	2b10      	cmp	r3, #16
 8004eb2:	d11b      	bne.n	8004eec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f06f 0210 	mvn.w	r2, #16
 8004ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2208      	movs	r2, #8
 8004ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	69db      	ldr	r3, [r3, #28]
 8004eca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 f9f2 	bl	80052bc <HAL_TIM_IC_CaptureCallback>
 8004ed8:	e005      	b.n	8004ee6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 f9e4 	bl	80052a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 f9f5 	bl	80052d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b01      	cmp	r3, #1
 8004ef8:	d10e      	bne.n	8004f18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f003 0301 	and.w	r3, r3, #1
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d107      	bne.n	8004f18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f06f 0201 	mvn.w	r2, #1
 8004f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f7fc ff02 	bl	8001d1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f22:	2b80      	cmp	r3, #128	; 0x80
 8004f24:	d10e      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f30:	2b80      	cmp	r3, #128	; 0x80
 8004f32:	d107      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 fd70 	bl	8005a24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f4e:	2b40      	cmp	r3, #64	; 0x40
 8004f50:	d10e      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f5c:	2b40      	cmp	r3, #64	; 0x40
 8004f5e:	d107      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 f9ba 	bl	80052e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	f003 0320 	and.w	r3, r3, #32
 8004f7a:	2b20      	cmp	r3, #32
 8004f7c:	d10e      	bne.n	8004f9c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	f003 0320 	and.w	r3, r3, #32
 8004f88:	2b20      	cmp	r3, #32
 8004f8a:	d107      	bne.n	8004f9c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f06f 0220 	mvn.w	r2, #32
 8004f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 fd3a 	bl	8005a10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f9c:	bf00      	nop
 8004f9e:	3708      	adds	r7, #8
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d101      	bne.n	8004fbe <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004fba:	2302      	movs	r3, #2
 8004fbc:	e0ac      	b.n	8005118 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2b0c      	cmp	r3, #12
 8004fca:	f200 809f 	bhi.w	800510c <HAL_TIM_PWM_ConfigChannel+0x168>
 8004fce:	a201      	add	r2, pc, #4	; (adr r2, 8004fd4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fd4:	08005009 	.word	0x08005009
 8004fd8:	0800510d 	.word	0x0800510d
 8004fdc:	0800510d 	.word	0x0800510d
 8004fe0:	0800510d 	.word	0x0800510d
 8004fe4:	08005049 	.word	0x08005049
 8004fe8:	0800510d 	.word	0x0800510d
 8004fec:	0800510d 	.word	0x0800510d
 8004ff0:	0800510d 	.word	0x0800510d
 8004ff4:	0800508b 	.word	0x0800508b
 8004ff8:	0800510d 	.word	0x0800510d
 8004ffc:	0800510d 	.word	0x0800510d
 8005000:	0800510d 	.word	0x0800510d
 8005004:	080050cb 	.word	0x080050cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68b9      	ldr	r1, [r7, #8]
 800500e:	4618      	mov	r0, r3
 8005010:	f000 fa12 	bl	8005438 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	699a      	ldr	r2, [r3, #24]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f042 0208 	orr.w	r2, r2, #8
 8005022:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	699a      	ldr	r2, [r3, #24]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f022 0204 	bic.w	r2, r2, #4
 8005032:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6999      	ldr	r1, [r3, #24]
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	691a      	ldr	r2, [r3, #16]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	430a      	orrs	r2, r1
 8005044:	619a      	str	r2, [r3, #24]
      break;
 8005046:	e062      	b.n	800510e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68b9      	ldr	r1, [r7, #8]
 800504e:	4618      	mov	r0, r3
 8005050:	f000 fa62 	bl	8005518 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	699a      	ldr	r2, [r3, #24]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005062:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	699a      	ldr	r2, [r3, #24]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005072:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	6999      	ldr	r1, [r3, #24]
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	021a      	lsls	r2, r3, #8
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	430a      	orrs	r2, r1
 8005086:	619a      	str	r2, [r3, #24]
      break;
 8005088:	e041      	b.n	800510e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68b9      	ldr	r1, [r7, #8]
 8005090:	4618      	mov	r0, r3
 8005092:	f000 fab7 	bl	8005604 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	69da      	ldr	r2, [r3, #28]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f042 0208 	orr.w	r2, r2, #8
 80050a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	69da      	ldr	r2, [r3, #28]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f022 0204 	bic.w	r2, r2, #4
 80050b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	69d9      	ldr	r1, [r3, #28]
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	691a      	ldr	r2, [r3, #16]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	430a      	orrs	r2, r1
 80050c6:	61da      	str	r2, [r3, #28]
      break;
 80050c8:	e021      	b.n	800510e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68b9      	ldr	r1, [r7, #8]
 80050d0:	4618      	mov	r0, r3
 80050d2:	f000 fb0b 	bl	80056ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	69da      	ldr	r2, [r3, #28]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	69da      	ldr	r2, [r3, #28]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	69d9      	ldr	r1, [r3, #28]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	691b      	ldr	r3, [r3, #16]
 8005100:	021a      	lsls	r2, r3, #8
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	430a      	orrs	r2, r1
 8005108:	61da      	str	r2, [r3, #28]
      break;
 800510a:	e000      	b.n	800510e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800510c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005130:	2b01      	cmp	r3, #1
 8005132:	d101      	bne.n	8005138 <HAL_TIM_ConfigClockSource+0x18>
 8005134:	2302      	movs	r3, #2
 8005136:	e0b3      	b.n	80052a0 <HAL_TIM_ConfigClockSource+0x180>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2202      	movs	r2, #2
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005156:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800515e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005170:	d03e      	beq.n	80051f0 <HAL_TIM_ConfigClockSource+0xd0>
 8005172:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005176:	f200 8087 	bhi.w	8005288 <HAL_TIM_ConfigClockSource+0x168>
 800517a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800517e:	f000 8085 	beq.w	800528c <HAL_TIM_ConfigClockSource+0x16c>
 8005182:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005186:	d87f      	bhi.n	8005288 <HAL_TIM_ConfigClockSource+0x168>
 8005188:	2b70      	cmp	r3, #112	; 0x70
 800518a:	d01a      	beq.n	80051c2 <HAL_TIM_ConfigClockSource+0xa2>
 800518c:	2b70      	cmp	r3, #112	; 0x70
 800518e:	d87b      	bhi.n	8005288 <HAL_TIM_ConfigClockSource+0x168>
 8005190:	2b60      	cmp	r3, #96	; 0x60
 8005192:	d050      	beq.n	8005236 <HAL_TIM_ConfigClockSource+0x116>
 8005194:	2b60      	cmp	r3, #96	; 0x60
 8005196:	d877      	bhi.n	8005288 <HAL_TIM_ConfigClockSource+0x168>
 8005198:	2b50      	cmp	r3, #80	; 0x50
 800519a:	d03c      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0xf6>
 800519c:	2b50      	cmp	r3, #80	; 0x50
 800519e:	d873      	bhi.n	8005288 <HAL_TIM_ConfigClockSource+0x168>
 80051a0:	2b40      	cmp	r3, #64	; 0x40
 80051a2:	d058      	beq.n	8005256 <HAL_TIM_ConfigClockSource+0x136>
 80051a4:	2b40      	cmp	r3, #64	; 0x40
 80051a6:	d86f      	bhi.n	8005288 <HAL_TIM_ConfigClockSource+0x168>
 80051a8:	2b30      	cmp	r3, #48	; 0x30
 80051aa:	d064      	beq.n	8005276 <HAL_TIM_ConfigClockSource+0x156>
 80051ac:	2b30      	cmp	r3, #48	; 0x30
 80051ae:	d86b      	bhi.n	8005288 <HAL_TIM_ConfigClockSource+0x168>
 80051b0:	2b20      	cmp	r3, #32
 80051b2:	d060      	beq.n	8005276 <HAL_TIM_ConfigClockSource+0x156>
 80051b4:	2b20      	cmp	r3, #32
 80051b6:	d867      	bhi.n	8005288 <HAL_TIM_ConfigClockSource+0x168>
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d05c      	beq.n	8005276 <HAL_TIM_ConfigClockSource+0x156>
 80051bc:	2b10      	cmp	r3, #16
 80051be:	d05a      	beq.n	8005276 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80051c0:	e062      	b.n	8005288 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6818      	ldr	r0, [r3, #0]
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	6899      	ldr	r1, [r3, #8]
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f000 fb5b 	bl	800588c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80051e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	609a      	str	r2, [r3, #8]
      break;
 80051ee:	e04e      	b.n	800528e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6818      	ldr	r0, [r3, #0]
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	6899      	ldr	r1, [r3, #8]
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	f000 fb44 	bl	800588c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689a      	ldr	r2, [r3, #8]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005212:	609a      	str	r2, [r3, #8]
      break;
 8005214:	e03b      	b.n	800528e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6818      	ldr	r0, [r3, #0]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	6859      	ldr	r1, [r3, #4]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	461a      	mov	r2, r3
 8005224:	f000 fab8 	bl	8005798 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2150      	movs	r1, #80	; 0x50
 800522e:	4618      	mov	r0, r3
 8005230:	f000 fb11 	bl	8005856 <TIM_ITRx_SetConfig>
      break;
 8005234:	e02b      	b.n	800528e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6818      	ldr	r0, [r3, #0]
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	6859      	ldr	r1, [r3, #4]
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	461a      	mov	r2, r3
 8005244:	f000 fad7 	bl	80057f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2160      	movs	r1, #96	; 0x60
 800524e:	4618      	mov	r0, r3
 8005250:	f000 fb01 	bl	8005856 <TIM_ITRx_SetConfig>
      break;
 8005254:	e01b      	b.n	800528e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6818      	ldr	r0, [r3, #0]
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	6859      	ldr	r1, [r3, #4]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	461a      	mov	r2, r3
 8005264:	f000 fa98 	bl	8005798 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2140      	movs	r1, #64	; 0x40
 800526e:	4618      	mov	r0, r3
 8005270:	f000 faf1 	bl	8005856 <TIM_ITRx_SetConfig>
      break;
 8005274:	e00b      	b.n	800528e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4619      	mov	r1, r3
 8005280:	4610      	mov	r0, r2
 8005282:	f000 fae8 	bl	8005856 <TIM_ITRx_SetConfig>
        break;
 8005286:	e002      	b.n	800528e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005288:	bf00      	nop
 800528a:	e000      	b.n	800528e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800528c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3710      	adds	r7, #16
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052b0:	bf00      	nop
 80052b2:	370c      	adds	r7, #12
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052bc:	b480      	push	{r7}
 80052be:	b083      	sub	sp, #12
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052d8:	bf00      	nop
 80052da:	370c      	adds	r7, #12
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052ec:	bf00      	nop
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b085      	sub	sp, #20
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	4a40      	ldr	r2, [pc, #256]	; (800540c <TIM_Base_SetConfig+0x114>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d013      	beq.n	8005338 <TIM_Base_SetConfig+0x40>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005316:	d00f      	beq.n	8005338 <TIM_Base_SetConfig+0x40>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a3d      	ldr	r2, [pc, #244]	; (8005410 <TIM_Base_SetConfig+0x118>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d00b      	beq.n	8005338 <TIM_Base_SetConfig+0x40>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a3c      	ldr	r2, [pc, #240]	; (8005414 <TIM_Base_SetConfig+0x11c>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d007      	beq.n	8005338 <TIM_Base_SetConfig+0x40>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a3b      	ldr	r2, [pc, #236]	; (8005418 <TIM_Base_SetConfig+0x120>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d003      	beq.n	8005338 <TIM_Base_SetConfig+0x40>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a3a      	ldr	r2, [pc, #232]	; (800541c <TIM_Base_SetConfig+0x124>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d108      	bne.n	800534a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800533e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	4313      	orrs	r3, r2
 8005348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a2f      	ldr	r2, [pc, #188]	; (800540c <TIM_Base_SetConfig+0x114>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d02b      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005358:	d027      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a2c      	ldr	r2, [pc, #176]	; (8005410 <TIM_Base_SetConfig+0x118>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d023      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a2b      	ldr	r2, [pc, #172]	; (8005414 <TIM_Base_SetConfig+0x11c>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d01f      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a2a      	ldr	r2, [pc, #168]	; (8005418 <TIM_Base_SetConfig+0x120>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d01b      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a29      	ldr	r2, [pc, #164]	; (800541c <TIM_Base_SetConfig+0x124>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d017      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a28      	ldr	r2, [pc, #160]	; (8005420 <TIM_Base_SetConfig+0x128>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d013      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a27      	ldr	r2, [pc, #156]	; (8005424 <TIM_Base_SetConfig+0x12c>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d00f      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a26      	ldr	r2, [pc, #152]	; (8005428 <TIM_Base_SetConfig+0x130>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d00b      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a25      	ldr	r2, [pc, #148]	; (800542c <TIM_Base_SetConfig+0x134>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d007      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a24      	ldr	r2, [pc, #144]	; (8005430 <TIM_Base_SetConfig+0x138>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d003      	beq.n	80053aa <TIM_Base_SetConfig+0xb2>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a23      	ldr	r2, [pc, #140]	; (8005434 <TIM_Base_SetConfig+0x13c>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d108      	bne.n	80053bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	689a      	ldr	r2, [r3, #8]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a0a      	ldr	r2, [pc, #40]	; (800540c <TIM_Base_SetConfig+0x114>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d003      	beq.n	80053f0 <TIM_Base_SetConfig+0xf8>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a0c      	ldr	r2, [pc, #48]	; (800541c <TIM_Base_SetConfig+0x124>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d103      	bne.n	80053f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	691a      	ldr	r2, [r3, #16]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	615a      	str	r2, [r3, #20]
}
 80053fe:	bf00      	nop
 8005400:	3714      	adds	r7, #20
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	40010000 	.word	0x40010000
 8005410:	40000400 	.word	0x40000400
 8005414:	40000800 	.word	0x40000800
 8005418:	40000c00 	.word	0x40000c00
 800541c:	40010400 	.word	0x40010400
 8005420:	40014000 	.word	0x40014000
 8005424:	40014400 	.word	0x40014400
 8005428:	40014800 	.word	0x40014800
 800542c:	40001800 	.word	0x40001800
 8005430:	40001c00 	.word	0x40001c00
 8005434:	40002000 	.word	0x40002000

08005438 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005438:	b480      	push	{r7}
 800543a:	b087      	sub	sp, #28
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	f023 0201 	bic.w	r2, r3, #1
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a1b      	ldr	r3, [r3, #32]
 8005452:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f023 0303 	bic.w	r3, r3, #3
 800546e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	4313      	orrs	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f023 0302 	bic.w	r3, r3, #2
 8005480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	4313      	orrs	r3, r2
 800548a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a20      	ldr	r2, [pc, #128]	; (8005510 <TIM_OC1_SetConfig+0xd8>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d003      	beq.n	800549c <TIM_OC1_SetConfig+0x64>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a1f      	ldr	r2, [pc, #124]	; (8005514 <TIM_OC1_SetConfig+0xdc>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d10c      	bne.n	80054b6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	f023 0308 	bic.w	r3, r3, #8
 80054a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	f023 0304 	bic.w	r3, r3, #4
 80054b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a15      	ldr	r2, [pc, #84]	; (8005510 <TIM_OC1_SetConfig+0xd8>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d003      	beq.n	80054c6 <TIM_OC1_SetConfig+0x8e>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a14      	ldr	r2, [pc, #80]	; (8005514 <TIM_OC1_SetConfig+0xdc>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d111      	bne.n	80054ea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	4313      	orrs	r3, r2
 80054de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	699b      	ldr	r3, [r3, #24]
 80054e4:	693a      	ldr	r2, [r7, #16]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	621a      	str	r2, [r3, #32]
}
 8005504:	bf00      	nop
 8005506:	371c      	adds	r7, #28
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr
 8005510:	40010000 	.word	0x40010000
 8005514:	40010400 	.word	0x40010400

08005518 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005518:	b480      	push	{r7}
 800551a:	b087      	sub	sp, #28
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	f023 0210 	bic.w	r2, r3, #16
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a1b      	ldr	r3, [r3, #32]
 8005532:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800554e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	021b      	lsls	r3, r3, #8
 8005556:	68fa      	ldr	r2, [r7, #12]
 8005558:	4313      	orrs	r3, r2
 800555a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	f023 0320 	bic.w	r3, r3, #32
 8005562:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	011b      	lsls	r3, r3, #4
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	4313      	orrs	r3, r2
 800556e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a22      	ldr	r2, [pc, #136]	; (80055fc <TIM_OC2_SetConfig+0xe4>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d003      	beq.n	8005580 <TIM_OC2_SetConfig+0x68>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	4a21      	ldr	r2, [pc, #132]	; (8005600 <TIM_OC2_SetConfig+0xe8>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d10d      	bne.n	800559c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005586:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	68db      	ldr	r3, [r3, #12]
 800558c:	011b      	lsls	r3, r3, #4
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	4313      	orrs	r3, r2
 8005592:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800559a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a17      	ldr	r2, [pc, #92]	; (80055fc <TIM_OC2_SetConfig+0xe4>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d003      	beq.n	80055ac <TIM_OC2_SetConfig+0x94>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	4a16      	ldr	r2, [pc, #88]	; (8005600 <TIM_OC2_SetConfig+0xe8>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d113      	bne.n	80055d4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80055ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	695b      	ldr	r3, [r3, #20]
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	699b      	ldr	r3, [r3, #24]
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	693a      	ldr	r2, [r7, #16]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	693a      	ldr	r2, [r7, #16]
 80055d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	685a      	ldr	r2, [r3, #4]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	621a      	str	r2, [r3, #32]
}
 80055ee:	bf00      	nop
 80055f0:	371c      	adds	r7, #28
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	40010000 	.word	0x40010000
 8005600:	40010400 	.word	0x40010400

08005604 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005604:	b480      	push	{r7}
 8005606:	b087      	sub	sp, #28
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	69db      	ldr	r3, [r3, #28]
 800562a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f023 0303 	bic.w	r3, r3, #3
 800563a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	68fa      	ldr	r2, [r7, #12]
 8005642:	4313      	orrs	r3, r2
 8005644:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800564c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	021b      	lsls	r3, r3, #8
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	4313      	orrs	r3, r2
 8005658:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a21      	ldr	r2, [pc, #132]	; (80056e4 <TIM_OC3_SetConfig+0xe0>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d003      	beq.n	800566a <TIM_OC3_SetConfig+0x66>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a20      	ldr	r2, [pc, #128]	; (80056e8 <TIM_OC3_SetConfig+0xe4>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d10d      	bne.n	8005686 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005670:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	021b      	lsls	r3, r3, #8
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	4313      	orrs	r3, r2
 800567c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005684:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a16      	ldr	r2, [pc, #88]	; (80056e4 <TIM_OC3_SetConfig+0xe0>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d003      	beq.n	8005696 <TIM_OC3_SetConfig+0x92>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a15      	ldr	r2, [pc, #84]	; (80056e8 <TIM_OC3_SetConfig+0xe4>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d113      	bne.n	80056be <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800569c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	695b      	ldr	r3, [r3, #20]
 80056aa:	011b      	lsls	r3, r3, #4
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	011b      	lsls	r3, r3, #4
 80056b8:	693a      	ldr	r2, [r7, #16]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	693a      	ldr	r2, [r7, #16]
 80056c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685a      	ldr	r2, [r3, #4]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	697a      	ldr	r2, [r7, #20]
 80056d6:	621a      	str	r2, [r3, #32]
}
 80056d8:	bf00      	nop
 80056da:	371c      	adds	r7, #28
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr
 80056e4:	40010000 	.word	0x40010000
 80056e8:	40010400 	.word	0x40010400

080056ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b087      	sub	sp, #28
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a1b      	ldr	r3, [r3, #32]
 80056fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	69db      	ldr	r3, [r3, #28]
 8005712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800571a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005722:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	021b      	lsls	r3, r3, #8
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	4313      	orrs	r3, r2
 800572e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005730:	693b      	ldr	r3, [r7, #16]
 8005732:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005736:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	031b      	lsls	r3, r3, #12
 800573e:	693a      	ldr	r2, [r7, #16]
 8005740:	4313      	orrs	r3, r2
 8005742:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a12      	ldr	r2, [pc, #72]	; (8005790 <TIM_OC4_SetConfig+0xa4>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d003      	beq.n	8005754 <TIM_OC4_SetConfig+0x68>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a11      	ldr	r2, [pc, #68]	; (8005794 <TIM_OC4_SetConfig+0xa8>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d109      	bne.n	8005768 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800575a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	695b      	ldr	r3, [r3, #20]
 8005760:	019b      	lsls	r3, r3, #6
 8005762:	697a      	ldr	r2, [r7, #20]
 8005764:	4313      	orrs	r3, r2
 8005766:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	697a      	ldr	r2, [r7, #20]
 800576c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	68fa      	ldr	r2, [r7, #12]
 8005772:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	685a      	ldr	r2, [r3, #4]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	693a      	ldr	r2, [r7, #16]
 8005780:	621a      	str	r2, [r3, #32]
}
 8005782:	bf00      	nop
 8005784:	371c      	adds	r7, #28
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr
 800578e:	bf00      	nop
 8005790:	40010000 	.word	0x40010000
 8005794:	40010400 	.word	0x40010400

08005798 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6a1b      	ldr	r3, [r3, #32]
 80057ae:	f023 0201 	bic.w	r2, r3, #1
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	699b      	ldr	r3, [r3, #24]
 80057ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	011b      	lsls	r3, r3, #4
 80057c8:	693a      	ldr	r2, [r7, #16]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f023 030a 	bic.w	r3, r3, #10
 80057d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057d6:	697a      	ldr	r2, [r7, #20]
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	4313      	orrs	r3, r2
 80057dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	693a      	ldr	r2, [r7, #16]
 80057e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	697a      	ldr	r2, [r7, #20]
 80057e8:	621a      	str	r2, [r3, #32]
}
 80057ea:	bf00      	nop
 80057ec:	371c      	adds	r7, #28
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr

080057f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b087      	sub	sp, #28
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6a1b      	ldr	r3, [r3, #32]
 8005806:	f023 0210 	bic.w	r2, r3, #16
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6a1b      	ldr	r3, [r3, #32]
 8005818:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005820:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	031b      	lsls	r3, r3, #12
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	4313      	orrs	r3, r2
 800582a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005832:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	011b      	lsls	r3, r3, #4
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	4313      	orrs	r3, r2
 800583c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	697a      	ldr	r2, [r7, #20]
 8005842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	621a      	str	r2, [r3, #32]
}
 800584a:	bf00      	nop
 800584c:	371c      	adds	r7, #28
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr

08005856 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005856:	b480      	push	{r7}
 8005858:	b085      	sub	sp, #20
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
 800585e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800586c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	4313      	orrs	r3, r2
 8005874:	f043 0307 	orr.w	r3, r3, #7
 8005878:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	68fa      	ldr	r2, [r7, #12]
 800587e:	609a      	str	r2, [r3, #8]
}
 8005880:	bf00      	nop
 8005882:	3714      	adds	r7, #20
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800588c:	b480      	push	{r7}
 800588e:	b087      	sub	sp, #28
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	607a      	str	r2, [r7, #4]
 8005898:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	021a      	lsls	r2, r3, #8
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	431a      	orrs	r2, r3
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	697a      	ldr	r2, [r7, #20]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	609a      	str	r2, [r3, #8]
}
 80058c0:	bf00      	nop
 80058c2:	371c      	adds	r7, #28
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	f003 031f 	and.w	r3, r3, #31
 80058de:	2201      	movs	r2, #1
 80058e0:	fa02 f303 	lsl.w	r3, r2, r3
 80058e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6a1a      	ldr	r2, [r3, #32]
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	43db      	mvns	r3, r3
 80058ee:	401a      	ands	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6a1a      	ldr	r2, [r3, #32]
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f003 031f 	and.w	r3, r3, #31
 80058fe:	6879      	ldr	r1, [r7, #4]
 8005900:	fa01 f303 	lsl.w	r3, r1, r3
 8005904:	431a      	orrs	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	621a      	str	r2, [r3, #32]
}
 800590a:	bf00      	nop
 800590c:	371c      	adds	r7, #28
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
	...

08005918 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005918:	b480      	push	{r7}
 800591a:	b085      	sub	sp, #20
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005928:	2b01      	cmp	r3, #1
 800592a:	d101      	bne.n	8005930 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800592c:	2302      	movs	r3, #2
 800592e:	e05a      	b.n	80059e6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2202      	movs	r2, #2
 800593c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005956:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	4313      	orrs	r3, r2
 8005960:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a21      	ldr	r2, [pc, #132]	; (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d022      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800597c:	d01d      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a1d      	ldr	r2, [pc, #116]	; (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d018      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a1b      	ldr	r2, [pc, #108]	; (80059fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d013      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a1a      	ldr	r2, [pc, #104]	; (8005a00 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d00e      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a18      	ldr	r2, [pc, #96]	; (8005a04 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d009      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a17      	ldr	r2, [pc, #92]	; (8005a08 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d004      	beq.n	80059ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a15      	ldr	r2, [pc, #84]	; (8005a0c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d10c      	bne.n	80059d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	68ba      	ldr	r2, [r7, #8]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2200      	movs	r2, #0
 80059e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3714      	adds	r7, #20
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	40010000 	.word	0x40010000
 80059f8:	40000400 	.word	0x40000400
 80059fc:	40000800 	.word	0x40000800
 8005a00:	40000c00 	.word	0x40000c00
 8005a04:	40010400 	.word	0x40010400
 8005a08:	40014000 	.word	0x40014000
 8005a0c:	40001800 	.word	0x40001800

08005a10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a18:	bf00      	nop
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a2c:	bf00      	nop
 8005a2e:	370c      	adds	r7, #12
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d101      	bne.n	8005a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e03f      	b.n	8005aca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d106      	bne.n	8005a64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f7fc faa4 	bl	8001fac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2224      	movs	r2, #36	; 0x24
 8005a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68da      	ldr	r2, [r3, #12]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f000 f905 	bl	8005c8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	691a      	ldr	r2, [r3, #16]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	695a      	ldr	r2, [r3, #20]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005aa0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68da      	ldr	r2, [r3, #12]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ab0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2220      	movs	r2, #32
 8005abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3708      	adds	r7, #8
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ad2:	b580      	push	{r7, lr}
 8005ad4:	b08a      	sub	sp, #40	; 0x28
 8005ad6:	af02      	add	r7, sp, #8
 8005ad8:	60f8      	str	r0, [r7, #12]
 8005ada:	60b9      	str	r1, [r7, #8]
 8005adc:	603b      	str	r3, [r7, #0]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	2b20      	cmp	r3, #32
 8005af0:	d17c      	bne.n	8005bec <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d002      	beq.n	8005afe <HAL_UART_Transmit+0x2c>
 8005af8:	88fb      	ldrh	r3, [r7, #6]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e075      	b.n	8005bee <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d101      	bne.n	8005b10 <HAL_UART_Transmit+0x3e>
 8005b0c:	2302      	movs	r3, #2
 8005b0e:	e06e      	b.n	8005bee <HAL_UART_Transmit+0x11c>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2221      	movs	r2, #33	; 0x21
 8005b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b26:	f7fc fd29 	bl	800257c <HAL_GetTick>
 8005b2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	88fa      	ldrh	r2, [r7, #6]
 8005b30:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	88fa      	ldrh	r2, [r7, #6]
 8005b36:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b40:	d108      	bne.n	8005b54 <HAL_UART_Transmit+0x82>
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d104      	bne.n	8005b54 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	61bb      	str	r3, [r7, #24]
 8005b52:	e003      	b.n	8005b5c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005b64:	e02a      	b.n	8005bbc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	9300      	str	r3, [sp, #0]
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	2180      	movs	r1, #128	; 0x80
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f000 f840 	bl	8005bf6 <UART_WaitOnFlagUntilTimeout>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d001      	beq.n	8005b80 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	e036      	b.n	8005bee <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10b      	bne.n	8005b9e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b86:	69bb      	ldr	r3, [r7, #24]
 8005b88:	881b      	ldrh	r3, [r3, #0]
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b94:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	3302      	adds	r3, #2
 8005b9a:	61bb      	str	r3, [r7, #24]
 8005b9c:	e007      	b.n	8005bae <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	781a      	ldrb	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	3301      	adds	r3, #1
 8005bac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	3b01      	subs	r3, #1
 8005bb6:	b29a      	uxth	r2, r3
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1cf      	bne.n	8005b66 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	9300      	str	r3, [sp, #0]
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	2140      	movs	r1, #64	; 0x40
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	f000 f810 	bl	8005bf6 <UART_WaitOnFlagUntilTimeout>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e006      	b.n	8005bee <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2220      	movs	r2, #32
 8005be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005be8:	2300      	movs	r3, #0
 8005bea:	e000      	b.n	8005bee <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005bec:	2302      	movs	r3, #2
  }
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3720      	adds	r7, #32
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}

08005bf6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005bf6:	b580      	push	{r7, lr}
 8005bf8:	b084      	sub	sp, #16
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	60f8      	str	r0, [r7, #12]
 8005bfe:	60b9      	str	r1, [r7, #8]
 8005c00:	603b      	str	r3, [r7, #0]
 8005c02:	4613      	mov	r3, r2
 8005c04:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c06:	e02c      	b.n	8005c62 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c0e:	d028      	beq.n	8005c62 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d007      	beq.n	8005c26 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c16:	f7fc fcb1 	bl	800257c <HAL_GetTick>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	69ba      	ldr	r2, [r7, #24]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d21d      	bcs.n	8005c62 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005c34:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	695a      	ldr	r2, [r3, #20]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f022 0201 	bic.w	r2, r2, #1
 8005c44:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2220      	movs	r2, #32
 8005c52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e00f      	b.n	8005c82 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	68ba      	ldr	r2, [r7, #8]
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	bf0c      	ite	eq
 8005c72:	2301      	moveq	r3, #1
 8005c74:	2300      	movne	r3, #0
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	461a      	mov	r2, r3
 8005c7a:	79fb      	ldrb	r3, [r7, #7]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d0c3      	beq.n	8005c08 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c80:	2300      	movs	r3, #0
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3710      	adds	r7, #16
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
	...

08005c8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c90:	b09f      	sub	sp, #124	; 0x7c
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	691b      	ldr	r3, [r3, #16]
 8005c9c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ca2:	68d9      	ldr	r1, [r3, #12]
 8005ca4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	ea40 0301 	orr.w	r3, r0, r1
 8005cac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cb0:	689a      	ldr	r2, [r3, #8]
 8005cb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cc0:	69db      	ldr	r3, [r3, #28]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005cc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68db      	ldr	r3, [r3, #12]
 8005ccc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005cd0:	f021 010c 	bic.w	r1, r1, #12
 8005cd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cda:	430b      	orrs	r3, r1
 8005cdc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	695b      	ldr	r3, [r3, #20]
 8005ce4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005ce8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cea:	6999      	ldr	r1, [r3, #24]
 8005cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	ea40 0301 	orr.w	r3, r0, r1
 8005cf4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005cf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	4bc5      	ldr	r3, [pc, #788]	; (8006010 <UART_SetConfig+0x384>)
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d004      	beq.n	8005d0a <UART_SetConfig+0x7e>
 8005d00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	4bc3      	ldr	r3, [pc, #780]	; (8006014 <UART_SetConfig+0x388>)
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d103      	bne.n	8005d12 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d0a:	f7fe f80b 	bl	8003d24 <HAL_RCC_GetPCLK2Freq>
 8005d0e:	6778      	str	r0, [r7, #116]	; 0x74
 8005d10:	e002      	b.n	8005d18 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d12:	f7fd fff3 	bl	8003cfc <HAL_RCC_GetPCLK1Freq>
 8005d16:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d1a:	69db      	ldr	r3, [r3, #28]
 8005d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d20:	f040 80b6 	bne.w	8005e90 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d26:	461c      	mov	r4, r3
 8005d28:	f04f 0500 	mov.w	r5, #0
 8005d2c:	4622      	mov	r2, r4
 8005d2e:	462b      	mov	r3, r5
 8005d30:	1891      	adds	r1, r2, r2
 8005d32:	6439      	str	r1, [r7, #64]	; 0x40
 8005d34:	415b      	adcs	r3, r3
 8005d36:	647b      	str	r3, [r7, #68]	; 0x44
 8005d38:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005d3c:	1912      	adds	r2, r2, r4
 8005d3e:	eb45 0303 	adc.w	r3, r5, r3
 8005d42:	f04f 0000 	mov.w	r0, #0
 8005d46:	f04f 0100 	mov.w	r1, #0
 8005d4a:	00d9      	lsls	r1, r3, #3
 8005d4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d50:	00d0      	lsls	r0, r2, #3
 8005d52:	4602      	mov	r2, r0
 8005d54:	460b      	mov	r3, r1
 8005d56:	1911      	adds	r1, r2, r4
 8005d58:	6639      	str	r1, [r7, #96]	; 0x60
 8005d5a:	416b      	adcs	r3, r5
 8005d5c:	667b      	str	r3, [r7, #100]	; 0x64
 8005d5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	461a      	mov	r2, r3
 8005d64:	f04f 0300 	mov.w	r3, #0
 8005d68:	1891      	adds	r1, r2, r2
 8005d6a:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d6c:	415b      	adcs	r3, r3
 8005d6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d74:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005d78:	f7fa fa92 	bl	80002a0 <__aeabi_uldivmod>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	4ba5      	ldr	r3, [pc, #660]	; (8006018 <UART_SetConfig+0x38c>)
 8005d82:	fba3 2302 	umull	r2, r3, r3, r2
 8005d86:	095b      	lsrs	r3, r3, #5
 8005d88:	011e      	lsls	r6, r3, #4
 8005d8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d8c:	461c      	mov	r4, r3
 8005d8e:	f04f 0500 	mov.w	r5, #0
 8005d92:	4622      	mov	r2, r4
 8005d94:	462b      	mov	r3, r5
 8005d96:	1891      	adds	r1, r2, r2
 8005d98:	6339      	str	r1, [r7, #48]	; 0x30
 8005d9a:	415b      	adcs	r3, r3
 8005d9c:	637b      	str	r3, [r7, #52]	; 0x34
 8005d9e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005da2:	1912      	adds	r2, r2, r4
 8005da4:	eb45 0303 	adc.w	r3, r5, r3
 8005da8:	f04f 0000 	mov.w	r0, #0
 8005dac:	f04f 0100 	mov.w	r1, #0
 8005db0:	00d9      	lsls	r1, r3, #3
 8005db2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005db6:	00d0      	lsls	r0, r2, #3
 8005db8:	4602      	mov	r2, r0
 8005dba:	460b      	mov	r3, r1
 8005dbc:	1911      	adds	r1, r2, r4
 8005dbe:	65b9      	str	r1, [r7, #88]	; 0x58
 8005dc0:	416b      	adcs	r3, r5
 8005dc2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	461a      	mov	r2, r3
 8005dca:	f04f 0300 	mov.w	r3, #0
 8005dce:	1891      	adds	r1, r2, r2
 8005dd0:	62b9      	str	r1, [r7, #40]	; 0x28
 8005dd2:	415b      	adcs	r3, r3
 8005dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005dd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005dda:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005dde:	f7fa fa5f 	bl	80002a0 <__aeabi_uldivmod>
 8005de2:	4602      	mov	r2, r0
 8005de4:	460b      	mov	r3, r1
 8005de6:	4b8c      	ldr	r3, [pc, #560]	; (8006018 <UART_SetConfig+0x38c>)
 8005de8:	fba3 1302 	umull	r1, r3, r3, r2
 8005dec:	095b      	lsrs	r3, r3, #5
 8005dee:	2164      	movs	r1, #100	; 0x64
 8005df0:	fb01 f303 	mul.w	r3, r1, r3
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	00db      	lsls	r3, r3, #3
 8005df8:	3332      	adds	r3, #50	; 0x32
 8005dfa:	4a87      	ldr	r2, [pc, #540]	; (8006018 <UART_SetConfig+0x38c>)
 8005dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005e00:	095b      	lsrs	r3, r3, #5
 8005e02:	005b      	lsls	r3, r3, #1
 8005e04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005e08:	441e      	add	r6, r3
 8005e0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f04f 0100 	mov.w	r1, #0
 8005e12:	4602      	mov	r2, r0
 8005e14:	460b      	mov	r3, r1
 8005e16:	1894      	adds	r4, r2, r2
 8005e18:	623c      	str	r4, [r7, #32]
 8005e1a:	415b      	adcs	r3, r3
 8005e1c:	627b      	str	r3, [r7, #36]	; 0x24
 8005e1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e22:	1812      	adds	r2, r2, r0
 8005e24:	eb41 0303 	adc.w	r3, r1, r3
 8005e28:	f04f 0400 	mov.w	r4, #0
 8005e2c:	f04f 0500 	mov.w	r5, #0
 8005e30:	00dd      	lsls	r5, r3, #3
 8005e32:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005e36:	00d4      	lsls	r4, r2, #3
 8005e38:	4622      	mov	r2, r4
 8005e3a:	462b      	mov	r3, r5
 8005e3c:	1814      	adds	r4, r2, r0
 8005e3e:	653c      	str	r4, [r7, #80]	; 0x50
 8005e40:	414b      	adcs	r3, r1
 8005e42:	657b      	str	r3, [r7, #84]	; 0x54
 8005e44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	461a      	mov	r2, r3
 8005e4a:	f04f 0300 	mov.w	r3, #0
 8005e4e:	1891      	adds	r1, r2, r2
 8005e50:	61b9      	str	r1, [r7, #24]
 8005e52:	415b      	adcs	r3, r3
 8005e54:	61fb      	str	r3, [r7, #28]
 8005e56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e5a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005e5e:	f7fa fa1f 	bl	80002a0 <__aeabi_uldivmod>
 8005e62:	4602      	mov	r2, r0
 8005e64:	460b      	mov	r3, r1
 8005e66:	4b6c      	ldr	r3, [pc, #432]	; (8006018 <UART_SetConfig+0x38c>)
 8005e68:	fba3 1302 	umull	r1, r3, r3, r2
 8005e6c:	095b      	lsrs	r3, r3, #5
 8005e6e:	2164      	movs	r1, #100	; 0x64
 8005e70:	fb01 f303 	mul.w	r3, r1, r3
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	00db      	lsls	r3, r3, #3
 8005e78:	3332      	adds	r3, #50	; 0x32
 8005e7a:	4a67      	ldr	r2, [pc, #412]	; (8006018 <UART_SetConfig+0x38c>)
 8005e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e80:	095b      	lsrs	r3, r3, #5
 8005e82:	f003 0207 	and.w	r2, r3, #7
 8005e86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4432      	add	r2, r6
 8005e8c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e8e:	e0b9      	b.n	8006004 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e92:	461c      	mov	r4, r3
 8005e94:	f04f 0500 	mov.w	r5, #0
 8005e98:	4622      	mov	r2, r4
 8005e9a:	462b      	mov	r3, r5
 8005e9c:	1891      	adds	r1, r2, r2
 8005e9e:	6139      	str	r1, [r7, #16]
 8005ea0:	415b      	adcs	r3, r3
 8005ea2:	617b      	str	r3, [r7, #20]
 8005ea4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005ea8:	1912      	adds	r2, r2, r4
 8005eaa:	eb45 0303 	adc.w	r3, r5, r3
 8005eae:	f04f 0000 	mov.w	r0, #0
 8005eb2:	f04f 0100 	mov.w	r1, #0
 8005eb6:	00d9      	lsls	r1, r3, #3
 8005eb8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ebc:	00d0      	lsls	r0, r2, #3
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	eb12 0804 	adds.w	r8, r2, r4
 8005ec6:	eb43 0905 	adc.w	r9, r3, r5
 8005eca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f04f 0100 	mov.w	r1, #0
 8005ed4:	f04f 0200 	mov.w	r2, #0
 8005ed8:	f04f 0300 	mov.w	r3, #0
 8005edc:	008b      	lsls	r3, r1, #2
 8005ede:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005ee2:	0082      	lsls	r2, r0, #2
 8005ee4:	4640      	mov	r0, r8
 8005ee6:	4649      	mov	r1, r9
 8005ee8:	f7fa f9da 	bl	80002a0 <__aeabi_uldivmod>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4b49      	ldr	r3, [pc, #292]	; (8006018 <UART_SetConfig+0x38c>)
 8005ef2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ef6:	095b      	lsrs	r3, r3, #5
 8005ef8:	011e      	lsls	r6, r3, #4
 8005efa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005efc:	4618      	mov	r0, r3
 8005efe:	f04f 0100 	mov.w	r1, #0
 8005f02:	4602      	mov	r2, r0
 8005f04:	460b      	mov	r3, r1
 8005f06:	1894      	adds	r4, r2, r2
 8005f08:	60bc      	str	r4, [r7, #8]
 8005f0a:	415b      	adcs	r3, r3
 8005f0c:	60fb      	str	r3, [r7, #12]
 8005f0e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f12:	1812      	adds	r2, r2, r0
 8005f14:	eb41 0303 	adc.w	r3, r1, r3
 8005f18:	f04f 0400 	mov.w	r4, #0
 8005f1c:	f04f 0500 	mov.w	r5, #0
 8005f20:	00dd      	lsls	r5, r3, #3
 8005f22:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005f26:	00d4      	lsls	r4, r2, #3
 8005f28:	4622      	mov	r2, r4
 8005f2a:	462b      	mov	r3, r5
 8005f2c:	1814      	adds	r4, r2, r0
 8005f2e:	64bc      	str	r4, [r7, #72]	; 0x48
 8005f30:	414b      	adcs	r3, r1
 8005f32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f04f 0100 	mov.w	r1, #0
 8005f3e:	f04f 0200 	mov.w	r2, #0
 8005f42:	f04f 0300 	mov.w	r3, #0
 8005f46:	008b      	lsls	r3, r1, #2
 8005f48:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005f4c:	0082      	lsls	r2, r0, #2
 8005f4e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005f52:	f7fa f9a5 	bl	80002a0 <__aeabi_uldivmod>
 8005f56:	4602      	mov	r2, r0
 8005f58:	460b      	mov	r3, r1
 8005f5a:	4b2f      	ldr	r3, [pc, #188]	; (8006018 <UART_SetConfig+0x38c>)
 8005f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8005f60:	095b      	lsrs	r3, r3, #5
 8005f62:	2164      	movs	r1, #100	; 0x64
 8005f64:	fb01 f303 	mul.w	r3, r1, r3
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	011b      	lsls	r3, r3, #4
 8005f6c:	3332      	adds	r3, #50	; 0x32
 8005f6e:	4a2a      	ldr	r2, [pc, #168]	; (8006018 <UART_SetConfig+0x38c>)
 8005f70:	fba2 2303 	umull	r2, r3, r2, r3
 8005f74:	095b      	lsrs	r3, r3, #5
 8005f76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f7a:	441e      	add	r6, r3
 8005f7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f04f 0100 	mov.w	r1, #0
 8005f84:	4602      	mov	r2, r0
 8005f86:	460b      	mov	r3, r1
 8005f88:	1894      	adds	r4, r2, r2
 8005f8a:	603c      	str	r4, [r7, #0]
 8005f8c:	415b      	adcs	r3, r3
 8005f8e:	607b      	str	r3, [r7, #4]
 8005f90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f94:	1812      	adds	r2, r2, r0
 8005f96:	eb41 0303 	adc.w	r3, r1, r3
 8005f9a:	f04f 0400 	mov.w	r4, #0
 8005f9e:	f04f 0500 	mov.w	r5, #0
 8005fa2:	00dd      	lsls	r5, r3, #3
 8005fa4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005fa8:	00d4      	lsls	r4, r2, #3
 8005faa:	4622      	mov	r2, r4
 8005fac:	462b      	mov	r3, r5
 8005fae:	eb12 0a00 	adds.w	sl, r2, r0
 8005fb2:	eb43 0b01 	adc.w	fp, r3, r1
 8005fb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f04f 0100 	mov.w	r1, #0
 8005fc0:	f04f 0200 	mov.w	r2, #0
 8005fc4:	f04f 0300 	mov.w	r3, #0
 8005fc8:	008b      	lsls	r3, r1, #2
 8005fca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005fce:	0082      	lsls	r2, r0, #2
 8005fd0:	4650      	mov	r0, sl
 8005fd2:	4659      	mov	r1, fp
 8005fd4:	f7fa f964 	bl	80002a0 <__aeabi_uldivmod>
 8005fd8:	4602      	mov	r2, r0
 8005fda:	460b      	mov	r3, r1
 8005fdc:	4b0e      	ldr	r3, [pc, #56]	; (8006018 <UART_SetConfig+0x38c>)
 8005fde:	fba3 1302 	umull	r1, r3, r3, r2
 8005fe2:	095b      	lsrs	r3, r3, #5
 8005fe4:	2164      	movs	r1, #100	; 0x64
 8005fe6:	fb01 f303 	mul.w	r3, r1, r3
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	011b      	lsls	r3, r3, #4
 8005fee:	3332      	adds	r3, #50	; 0x32
 8005ff0:	4a09      	ldr	r2, [pc, #36]	; (8006018 <UART_SetConfig+0x38c>)
 8005ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ff6:	095b      	lsrs	r3, r3, #5
 8005ff8:	f003 020f 	and.w	r2, r3, #15
 8005ffc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4432      	add	r2, r6
 8006002:	609a      	str	r2, [r3, #8]
}
 8006004:	bf00      	nop
 8006006:	377c      	adds	r7, #124	; 0x7c
 8006008:	46bd      	mov	sp, r7
 800600a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800600e:	bf00      	nop
 8006010:	40011000 	.word	0x40011000
 8006014:	40011400 	.word	0x40011400
 8006018:	51eb851f 	.word	0x51eb851f

0800601c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f103 0208 	add.w	r2, r3, #8
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f04f 32ff 	mov.w	r2, #4294967295
 8006034:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f103 0208 	add.w	r2, r3, #8
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f103 0208 	add.w	r2, r3, #8
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006050:	bf00      	nop
 8006052:	370c      	adds	r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800606a:	bf00      	nop
 800606c:	370c      	adds	r7, #12
 800606e:	46bd      	mov	sp, r7
 8006070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006074:	4770      	bx	lr

08006076 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8006076:	b480      	push	{r7}
 8006078:	b085      	sub	sp, #20
 800607a:	af00      	add	r7, sp, #0
 800607c:	6078      	str	r0, [r7, #4]
 800607e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	689a      	ldr	r2, [r3, #8]
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	687a      	ldr	r2, [r7, #4]
 80060a6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	1c5a      	adds	r2, r3, #1
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	601a      	str	r2, [r3, #0]
}
 80060b2:	bf00      	nop
 80060b4:	3714      	adds	r7, #20
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr

080060be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80060be:	b480      	push	{r7}
 80060c0:	b085      	sub	sp, #20
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
 80060c6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d4:	d103      	bne.n	80060de <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	60fb      	str	r3, [r7, #12]
 80060dc:	e00c      	b.n	80060f8 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	3308      	adds	r3, #8
 80060e2:	60fb      	str	r3, [r7, #12]
 80060e4:	e002      	b.n	80060ec <vListInsert+0x2e>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	60fb      	str	r3, [r7, #12]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68ba      	ldr	r2, [r7, #8]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d2f6      	bcs.n	80060e6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	685a      	ldr	r2, [r3, #4]
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	683a      	ldr	r2, [r7, #0]
 8006106:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	683a      	ldr	r2, [r7, #0]
 8006112:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	1c5a      	adds	r2, r3, #1
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	601a      	str	r2, [r3, #0]
}
 8006124:	bf00      	nop
 8006126:	3714      	adds	r7, #20
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	691b      	ldr	r3, [r3, #16]
 800613c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	687a      	ldr	r2, [r7, #4]
 8006144:	6892      	ldr	r2, [r2, #8]
 8006146:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	6852      	ldr	r2, [r2, #4]
 8006150:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	429a      	cmp	r2, r3
 800615a:	d103      	bne.n	8006164 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689a      	ldr	r2, [r3, #8]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	1e5a      	subs	r2, r3, #1
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
}
 8006178:	4618      	mov	r0, r3
 800617a:	3714      	adds	r7, #20
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d10a      	bne.n	80061ae <xQueueGenericReset+0x2a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8006198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800619c:	f383 8811 	msr	BASEPRI, r3
 80061a0:	f3bf 8f6f 	isb	sy
 80061a4:	f3bf 8f4f 	dsb	sy
 80061a8:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80061aa:	bf00      	nop
 80061ac:	e7fe      	b.n	80061ac <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80061ae:	f001 ff5b 	bl	8008068 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ba:	68f9      	ldr	r1, [r7, #12]
 80061bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80061be:	fb01 f303 	mul.w	r3, r1, r3
 80061c2:	441a      	add	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2200      	movs	r2, #0
 80061cc:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061de:	3b01      	subs	r3, #1
 80061e0:	68f9      	ldr	r1, [r7, #12]
 80061e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80061e4:	fb01 f303 	mul.w	r3, r1, r3
 80061e8:	441a      	add	r2, r3
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	22ff      	movs	r2, #255	; 0xff
 80061f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	22ff      	movs	r2, #255	; 0xff
 80061fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d114      	bne.n	800622e <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	691b      	ldr	r3, [r3, #16]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d01a      	beq.n	8006242 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	3310      	adds	r3, #16
 8006210:	4618      	mov	r0, r3
 8006212:	f001 f84d 	bl	80072b0 <xTaskRemoveFromEventList>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d012      	beq.n	8006242 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800621c:	4b0c      	ldr	r3, [pc, #48]	; (8006250 <xQueueGenericReset+0xcc>)
 800621e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006222:	601a      	str	r2, [r3, #0]
 8006224:	f3bf 8f4f 	dsb	sy
 8006228:	f3bf 8f6f 	isb	sy
 800622c:	e009      	b.n	8006242 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	3310      	adds	r3, #16
 8006232:	4618      	mov	r0, r3
 8006234:	f7ff fef2 	bl	800601c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	3324      	adds	r3, #36	; 0x24
 800623c:	4618      	mov	r0, r3
 800623e:	f7ff feed 	bl	800601c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8006242:	f001 ff41 	bl	80080c8 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8006246:	2301      	movs	r3, #1
}
 8006248:	4618      	mov	r0, r3
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}
 8006250:	e000ed04 	.word	0xe000ed04

08006254 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8006254:	b580      	push	{r7, lr}
 8006256:	b08c      	sub	sp, #48	; 0x30
 8006258:	af02      	add	r7, sp, #8
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	60b9      	str	r1, [r7, #8]
 800625e:	4613      	mov	r3, r2
 8006260:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d10a      	bne.n	800627e <xQueueGenericCreate+0x2a>
        __asm volatile
 8006268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800626c:	f383 8811 	msr	BASEPRI, r3
 8006270:	f3bf 8f6f 	isb	sy
 8006274:	f3bf 8f4f 	dsb	sy
 8006278:	61bb      	str	r3, [r7, #24]
    }
 800627a:	bf00      	nop
 800627c:	e7fe      	b.n	800627c <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	68ba      	ldr	r2, [r7, #8]
 8006282:	fb02 f303 	mul.w	r3, r2, r3
 8006286:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d006      	beq.n	800629c <xQueueGenericCreate+0x48>
 800628e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	fbb2 f3f3 	udiv	r3, r2, r3
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	429a      	cmp	r2, r3
 800629a:	d101      	bne.n	80062a0 <xQueueGenericCreate+0x4c>
 800629c:	2301      	movs	r3, #1
 800629e:	e000      	b.n	80062a2 <xQueueGenericCreate+0x4e>
 80062a0:	2300      	movs	r3, #0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d10a      	bne.n	80062bc <xQueueGenericCreate+0x68>
        __asm volatile
 80062a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062aa:	f383 8811 	msr	BASEPRI, r3
 80062ae:	f3bf 8f6f 	isb	sy
 80062b2:	f3bf 8f4f 	dsb	sy
 80062b6:	617b      	str	r3, [r7, #20]
    }
 80062b8:	bf00      	nop
 80062ba:	e7fe      	b.n	80062ba <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80062bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062be:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80062c2:	d90a      	bls.n	80062da <xQueueGenericCreate+0x86>
        __asm volatile
 80062c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062c8:	f383 8811 	msr	BASEPRI, r3
 80062cc:	f3bf 8f6f 	isb	sy
 80062d0:	f3bf 8f4f 	dsb	sy
 80062d4:	613b      	str	r3, [r7, #16]
    }
 80062d6:	bf00      	nop
 80062d8:	e7fe      	b.n	80062d8 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80062da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062dc:	3350      	adds	r3, #80	; 0x50
 80062de:	4618      	mov	r0, r3
 80062e0:	f001 ffe4 	bl	80082ac <pvPortMalloc>
 80062e4:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80062e6:	6a3b      	ldr	r3, [r7, #32]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00d      	beq.n	8006308 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80062ec:	6a3b      	ldr	r3, [r7, #32]
 80062ee:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	3350      	adds	r3, #80	; 0x50
 80062f4:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80062f6:	79fa      	ldrb	r2, [r7, #7]
 80062f8:	6a3b      	ldr	r3, [r7, #32]
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	4613      	mov	r3, r2
 80062fe:	69fa      	ldr	r2, [r7, #28]
 8006300:	68b9      	ldr	r1, [r7, #8]
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f000 f805 	bl	8006312 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8006308:	6a3b      	ldr	r3, [r7, #32]
    }
 800630a:	4618      	mov	r0, r3
 800630c:	3728      	adds	r7, #40	; 0x28
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}

08006312 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b084      	sub	sp, #16
 8006316:	af00      	add	r7, sp, #0
 8006318:	60f8      	str	r0, [r7, #12]
 800631a:	60b9      	str	r1, [r7, #8]
 800631c:	607a      	str	r2, [r7, #4]
 800631e:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d103      	bne.n	800632e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	69ba      	ldr	r2, [r7, #24]
 800632a:	601a      	str	r2, [r3, #0]
 800632c:	e002      	b.n	8006334 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8006334:	69bb      	ldr	r3, [r7, #24]
 8006336:	68fa      	ldr	r2, [r7, #12]
 8006338:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800633a:	69bb      	ldr	r3, [r7, #24]
 800633c:	68ba      	ldr	r2, [r7, #8]
 800633e:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006340:	2101      	movs	r1, #1
 8006342:	69b8      	ldr	r0, [r7, #24]
 8006344:	f7ff ff1e 	bl	8006184 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	78fa      	ldrb	r2, [r7, #3]
 800634c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8006350:	bf00      	nop
 8006352:	3710      	adds	r7, #16
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b08e      	sub	sp, #56	; 0x38
 800635c:	af00      	add	r7, sp, #0
 800635e:	60f8      	str	r0, [r7, #12]
 8006360:	60b9      	str	r1, [r7, #8]
 8006362:	607a      	str	r2, [r7, #4]
 8006364:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006366:	2300      	movs	r3, #0
 8006368:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 800636e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10a      	bne.n	800638a <xQueueGenericSend+0x32>
        __asm volatile
 8006374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006378:	f383 8811 	msr	BASEPRI, r3
 800637c:	f3bf 8f6f 	isb	sy
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8006386:	bf00      	nop
 8006388:	e7fe      	b.n	8006388 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d103      	bne.n	8006398 <xQueueGenericSend+0x40>
 8006390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006394:	2b00      	cmp	r3, #0
 8006396:	d101      	bne.n	800639c <xQueueGenericSend+0x44>
 8006398:	2301      	movs	r3, #1
 800639a:	e000      	b.n	800639e <xQueueGenericSend+0x46>
 800639c:	2300      	movs	r3, #0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d10a      	bne.n	80063b8 <xQueueGenericSend+0x60>
        __asm volatile
 80063a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063a6:	f383 8811 	msr	BASEPRI, r3
 80063aa:	f3bf 8f6f 	isb	sy
 80063ae:	f3bf 8f4f 	dsb	sy
 80063b2:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80063b4:	bf00      	nop
 80063b6:	e7fe      	b.n	80063b6 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	2b02      	cmp	r3, #2
 80063bc:	d103      	bne.n	80063c6 <xQueueGenericSend+0x6e>
 80063be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d101      	bne.n	80063ca <xQueueGenericSend+0x72>
 80063c6:	2301      	movs	r3, #1
 80063c8:	e000      	b.n	80063cc <xQueueGenericSend+0x74>
 80063ca:	2300      	movs	r3, #0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d10a      	bne.n	80063e6 <xQueueGenericSend+0x8e>
        __asm volatile
 80063d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d4:	f383 8811 	msr	BASEPRI, r3
 80063d8:	f3bf 8f6f 	isb	sy
 80063dc:	f3bf 8f4f 	dsb	sy
 80063e0:	623b      	str	r3, [r7, #32]
    }
 80063e2:	bf00      	nop
 80063e4:	e7fe      	b.n	80063e4 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80063e6:	f001 f8ff 	bl	80075e8 <xTaskGetSchedulerState>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d102      	bne.n	80063f6 <xQueueGenericSend+0x9e>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d101      	bne.n	80063fa <xQueueGenericSend+0xa2>
 80063f6:	2301      	movs	r3, #1
 80063f8:	e000      	b.n	80063fc <xQueueGenericSend+0xa4>
 80063fa:	2300      	movs	r3, #0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d10a      	bne.n	8006416 <xQueueGenericSend+0xbe>
        __asm volatile
 8006400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006404:	f383 8811 	msr	BASEPRI, r3
 8006408:	f3bf 8f6f 	isb	sy
 800640c:	f3bf 8f4f 	dsb	sy
 8006410:	61fb      	str	r3, [r7, #28]
    }
 8006412:	bf00      	nop
 8006414:	e7fe      	b.n	8006414 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006416:	f001 fe27 	bl	8008068 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800641a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800641e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006422:	429a      	cmp	r2, r3
 8006424:	d302      	bcc.n	800642c <xQueueGenericSend+0xd4>
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	2b02      	cmp	r3, #2
 800642a:	d129      	bne.n	8006480 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	68b9      	ldr	r1, [r7, #8]
 8006430:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006432:	f000 fa19 	bl	8006868 <prvCopyDataToQueue>
 8006436:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643c:	2b00      	cmp	r3, #0
 800643e:	d010      	beq.n	8006462 <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006442:	3324      	adds	r3, #36	; 0x24
 8006444:	4618      	mov	r0, r3
 8006446:	f000 ff33 	bl	80072b0 <xTaskRemoveFromEventList>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d013      	beq.n	8006478 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8006450:	4b3f      	ldr	r3, [pc, #252]	; (8006550 <xQueueGenericSend+0x1f8>)
 8006452:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006456:	601a      	str	r2, [r3, #0]
 8006458:	f3bf 8f4f 	dsb	sy
 800645c:	f3bf 8f6f 	isb	sy
 8006460:	e00a      	b.n	8006478 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8006462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006464:	2b00      	cmp	r3, #0
 8006466:	d007      	beq.n	8006478 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8006468:	4b39      	ldr	r3, [pc, #228]	; (8006550 <xQueueGenericSend+0x1f8>)
 800646a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800646e:	601a      	str	r2, [r3, #0]
 8006470:	f3bf 8f4f 	dsb	sy
 8006474:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8006478:	f001 fe26 	bl	80080c8 <vPortExitCritical>
                return pdPASS;
 800647c:	2301      	movs	r3, #1
 800647e:	e063      	b.n	8006548 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d103      	bne.n	800648e <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8006486:	f001 fe1f 	bl	80080c8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 800648a:	2300      	movs	r3, #0
 800648c:	e05c      	b.n	8006548 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 800648e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006490:	2b00      	cmp	r3, #0
 8006492:	d106      	bne.n	80064a2 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006494:	f107 0314 	add.w	r3, r7, #20
 8006498:	4618      	mov	r0, r3
 800649a:	f000 ff6b 	bl	8007374 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800649e:	2301      	movs	r3, #1
 80064a0:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80064a2:	f001 fe11 	bl	80080c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80064a6:	f000 fce5 	bl	8006e74 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80064aa:	f001 fddd 	bl	8008068 <vPortEnterCritical>
 80064ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80064b4:	b25b      	sxtb	r3, r3
 80064b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ba:	d103      	bne.n	80064c4 <xQueueGenericSend+0x16c>
 80064bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064ca:	b25b      	sxtb	r3, r3
 80064cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d0:	d103      	bne.n	80064da <xQueueGenericSend+0x182>
 80064d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064da:	f001 fdf5 	bl	80080c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064de:	1d3a      	adds	r2, r7, #4
 80064e0:	f107 0314 	add.w	r3, r7, #20
 80064e4:	4611      	mov	r1, r2
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 ff5a 	bl	80073a0 <xTaskCheckForTimeOut>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d124      	bne.n	800653c <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80064f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80064f4:	f000 fab0 	bl	8006a58 <prvIsQueueFull>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d018      	beq.n	8006530 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80064fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006500:	3310      	adds	r3, #16
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	4611      	mov	r1, r2
 8006506:	4618      	mov	r0, r3
 8006508:	f000 fe82 	bl	8007210 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800650c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800650e:	f000 fa3b 	bl	8006988 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8006512:	f000 fcbd 	bl	8006e90 <xTaskResumeAll>
 8006516:	4603      	mov	r3, r0
 8006518:	2b00      	cmp	r3, #0
 800651a:	f47f af7c 	bne.w	8006416 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 800651e:	4b0c      	ldr	r3, [pc, #48]	; (8006550 <xQueueGenericSend+0x1f8>)
 8006520:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	f3bf 8f4f 	dsb	sy
 800652a:	f3bf 8f6f 	isb	sy
 800652e:	e772      	b.n	8006416 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8006530:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006532:	f000 fa29 	bl	8006988 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8006536:	f000 fcab 	bl	8006e90 <xTaskResumeAll>
 800653a:	e76c      	b.n	8006416 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800653c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800653e:	f000 fa23 	bl	8006988 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006542:	f000 fca5 	bl	8006e90 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8006546:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8006548:	4618      	mov	r0, r3
 800654a:	3738      	adds	r7, #56	; 0x38
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}
 8006550:	e000ed04 	.word	0xe000ed04

08006554 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b090      	sub	sp, #64	; 0x40
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
 8006560:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8006566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006568:	2b00      	cmp	r3, #0
 800656a:	d10a      	bne.n	8006582 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 800656c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006570:	f383 8811 	msr	BASEPRI, r3
 8006574:	f3bf 8f6f 	isb	sy
 8006578:	f3bf 8f4f 	dsb	sy
 800657c:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800657e:	bf00      	nop
 8006580:	e7fe      	b.n	8006580 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d103      	bne.n	8006590 <xQueueGenericSendFromISR+0x3c>
 8006588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800658a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658c:	2b00      	cmp	r3, #0
 800658e:	d101      	bne.n	8006594 <xQueueGenericSendFromISR+0x40>
 8006590:	2301      	movs	r3, #1
 8006592:	e000      	b.n	8006596 <xQueueGenericSendFromISR+0x42>
 8006594:	2300      	movs	r3, #0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d10a      	bne.n	80065b0 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 800659a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800659e:	f383 8811 	msr	BASEPRI, r3
 80065a2:	f3bf 8f6f 	isb	sy
 80065a6:	f3bf 8f4f 	dsb	sy
 80065aa:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80065ac:	bf00      	nop
 80065ae:	e7fe      	b.n	80065ae <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	2b02      	cmp	r3, #2
 80065b4:	d103      	bne.n	80065be <xQueueGenericSendFromISR+0x6a>
 80065b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d101      	bne.n	80065c2 <xQueueGenericSendFromISR+0x6e>
 80065be:	2301      	movs	r3, #1
 80065c0:	e000      	b.n	80065c4 <xQueueGenericSendFromISR+0x70>
 80065c2:	2300      	movs	r3, #0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d10a      	bne.n	80065de <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 80065c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065cc:	f383 8811 	msr	BASEPRI, r3
 80065d0:	f3bf 8f6f 	isb	sy
 80065d4:	f3bf 8f4f 	dsb	sy
 80065d8:	623b      	str	r3, [r7, #32]
    }
 80065da:	bf00      	nop
 80065dc:	e7fe      	b.n	80065dc <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80065de:	f001 fe25 	bl	800822c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80065e2:	f3ef 8211 	mrs	r2, BASEPRI
 80065e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ea:	f383 8811 	msr	BASEPRI, r3
 80065ee:	f3bf 8f6f 	isb	sy
 80065f2:	f3bf 8f4f 	dsb	sy
 80065f6:	61fa      	str	r2, [r7, #28]
 80065f8:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80065fa:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80065fc:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006600:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006606:	429a      	cmp	r2, r3
 8006608:	d302      	bcc.n	8006610 <xQueueGenericSendFromISR+0xbc>
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	2b02      	cmp	r3, #2
 800660e:	d13e      	bne.n	800668e <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8006610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006612:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006616:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800661a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800661c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800661e:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006620:	683a      	ldr	r2, [r7, #0]
 8006622:	68b9      	ldr	r1, [r7, #8]
 8006624:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006626:	f000 f91f 	bl	8006868 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800662a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800662e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006632:	d112      	bne.n	800665a <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006638:	2b00      	cmp	r3, #0
 800663a:	d025      	beq.n	8006688 <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800663c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800663e:	3324      	adds	r3, #36	; 0x24
 8006640:	4618      	mov	r0, r3
 8006642:	f000 fe35 	bl	80072b0 <xTaskRemoveFromEventList>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d01d      	beq.n	8006688 <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d01a      	beq.n	8006688 <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2201      	movs	r2, #1
 8006656:	601a      	str	r2, [r3, #0]
 8006658:	e016      	b.n	8006688 <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800665a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800665e:	2b7f      	cmp	r3, #127	; 0x7f
 8006660:	d10a      	bne.n	8006678 <xQueueGenericSendFromISR+0x124>
        __asm volatile
 8006662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006666:	f383 8811 	msr	BASEPRI, r3
 800666a:	f3bf 8f6f 	isb	sy
 800666e:	f3bf 8f4f 	dsb	sy
 8006672:	617b      	str	r3, [r7, #20]
    }
 8006674:	bf00      	nop
 8006676:	e7fe      	b.n	8006676 <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006678:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800667c:	3301      	adds	r3, #1
 800667e:	b2db      	uxtb	r3, r3
 8006680:	b25a      	sxtb	r2, r3
 8006682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006684:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8006688:	2301      	movs	r3, #1
 800668a:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 800668c:	e001      	b.n	8006692 <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800668e:	2300      	movs	r3, #0
 8006690:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006692:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006694:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800669c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800669e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3740      	adds	r7, #64	; 0x40
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b08c      	sub	sp, #48	; 0x30
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80066b4:	2300      	movs	r3, #0
 80066b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80066bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d10a      	bne.n	80066d8 <xQueueReceive+0x30>
        __asm volatile
 80066c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c6:	f383 8811 	msr	BASEPRI, r3
 80066ca:	f3bf 8f6f 	isb	sy
 80066ce:	f3bf 8f4f 	dsb	sy
 80066d2:	623b      	str	r3, [r7, #32]
    }
 80066d4:	bf00      	nop
 80066d6:	e7fe      	b.n	80066d6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d103      	bne.n	80066e6 <xQueueReceive+0x3e>
 80066de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d101      	bne.n	80066ea <xQueueReceive+0x42>
 80066e6:	2301      	movs	r3, #1
 80066e8:	e000      	b.n	80066ec <xQueueReceive+0x44>
 80066ea:	2300      	movs	r3, #0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d10a      	bne.n	8006706 <xQueueReceive+0x5e>
        __asm volatile
 80066f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f4:	f383 8811 	msr	BASEPRI, r3
 80066f8:	f3bf 8f6f 	isb	sy
 80066fc:	f3bf 8f4f 	dsb	sy
 8006700:	61fb      	str	r3, [r7, #28]
    }
 8006702:	bf00      	nop
 8006704:	e7fe      	b.n	8006704 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006706:	f000 ff6f 	bl	80075e8 <xTaskGetSchedulerState>
 800670a:	4603      	mov	r3, r0
 800670c:	2b00      	cmp	r3, #0
 800670e:	d102      	bne.n	8006716 <xQueueReceive+0x6e>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d101      	bne.n	800671a <xQueueReceive+0x72>
 8006716:	2301      	movs	r3, #1
 8006718:	e000      	b.n	800671c <xQueueReceive+0x74>
 800671a:	2300      	movs	r3, #0
 800671c:	2b00      	cmp	r3, #0
 800671e:	d10a      	bne.n	8006736 <xQueueReceive+0x8e>
        __asm volatile
 8006720:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006724:	f383 8811 	msr	BASEPRI, r3
 8006728:	f3bf 8f6f 	isb	sy
 800672c:	f3bf 8f4f 	dsb	sy
 8006730:	61bb      	str	r3, [r7, #24]
    }
 8006732:	bf00      	nop
 8006734:	e7fe      	b.n	8006734 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8006736:	f001 fc97 	bl	8008068 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800673a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800673c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800673e:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006742:	2b00      	cmp	r3, #0
 8006744:	d01f      	beq.n	8006786 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006746:	68b9      	ldr	r1, [r7, #8]
 8006748:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800674a:	f000 f8f7 	bl	800693c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800674e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006750:	1e5a      	subs	r2, r3, #1
 8006752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006754:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006758:	691b      	ldr	r3, [r3, #16]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d00f      	beq.n	800677e <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800675e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006760:	3310      	adds	r3, #16
 8006762:	4618      	mov	r0, r3
 8006764:	f000 fda4 	bl	80072b0 <xTaskRemoveFromEventList>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d007      	beq.n	800677e <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800676e:	4b3d      	ldr	r3, [pc, #244]	; (8006864 <xQueueReceive+0x1bc>)
 8006770:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006774:	601a      	str	r2, [r3, #0]
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800677e:	f001 fca3 	bl	80080c8 <vPortExitCritical>
                return pdPASS;
 8006782:	2301      	movs	r3, #1
 8006784:	e069      	b.n	800685a <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d103      	bne.n	8006794 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800678c:	f001 fc9c 	bl	80080c8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8006790:	2300      	movs	r3, #0
 8006792:	e062      	b.n	800685a <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8006794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006796:	2b00      	cmp	r3, #0
 8006798:	d106      	bne.n	80067a8 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800679a:	f107 0310 	add.w	r3, r7, #16
 800679e:	4618      	mov	r0, r3
 80067a0:	f000 fde8 	bl	8007374 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80067a4:	2301      	movs	r3, #1
 80067a6:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80067a8:	f001 fc8e 	bl	80080c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80067ac:	f000 fb62 	bl	8006e74 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80067b0:	f001 fc5a 	bl	8008068 <vPortEnterCritical>
 80067b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80067ba:	b25b      	sxtb	r3, r3
 80067bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c0:	d103      	bne.n	80067ca <xQueueReceive+0x122>
 80067c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067d0:	b25b      	sxtb	r3, r3
 80067d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067d6:	d103      	bne.n	80067e0 <xQueueReceive+0x138>
 80067d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067e0:	f001 fc72 	bl	80080c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067e4:	1d3a      	adds	r2, r7, #4
 80067e6:	f107 0310 	add.w	r3, r7, #16
 80067ea:	4611      	mov	r1, r2
 80067ec:	4618      	mov	r0, r3
 80067ee:	f000 fdd7 	bl	80073a0 <xTaskCheckForTimeOut>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d123      	bne.n	8006840 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067fa:	f000 f917 	bl	8006a2c <prvIsQueueEmpty>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d017      	beq.n	8006834 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006806:	3324      	adds	r3, #36	; 0x24
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	4611      	mov	r1, r2
 800680c:	4618      	mov	r0, r3
 800680e:	f000 fcff 	bl	8007210 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006812:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006814:	f000 f8b8 	bl	8006988 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8006818:	f000 fb3a 	bl	8006e90 <xTaskResumeAll>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d189      	bne.n	8006736 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8006822:	4b10      	ldr	r3, [pc, #64]	; (8006864 <xQueueReceive+0x1bc>)
 8006824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006828:	601a      	str	r2, [r3, #0]
 800682a:	f3bf 8f4f 	dsb	sy
 800682e:	f3bf 8f6f 	isb	sy
 8006832:	e780      	b.n	8006736 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8006834:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006836:	f000 f8a7 	bl	8006988 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800683a:	f000 fb29 	bl	8006e90 <xTaskResumeAll>
 800683e:	e77a      	b.n	8006736 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8006840:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006842:	f000 f8a1 	bl	8006988 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8006846:	f000 fb23 	bl	8006e90 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800684a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800684c:	f000 f8ee 	bl	8006a2c <prvIsQueueEmpty>
 8006850:	4603      	mov	r3, r0
 8006852:	2b00      	cmp	r3, #0
 8006854:	f43f af6f 	beq.w	8006736 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8006858:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800685a:	4618      	mov	r0, r3
 800685c:	3730      	adds	r7, #48	; 0x30
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop
 8006864:	e000ed04 	.word	0xe000ed04

08006868 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b086      	sub	sp, #24
 800686c:	af00      	add	r7, sp, #0
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	60b9      	str	r1, [r7, #8]
 8006872:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8006874:	2300      	movs	r3, #0
 8006876:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800687c:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006882:	2b00      	cmp	r3, #0
 8006884:	d10d      	bne.n	80068a2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d14d      	bne.n	800692a <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	4618      	mov	r0, r3
 8006894:	f000 fec6 	bl	8007624 <xTaskPriorityDisinherit>
 8006898:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	609a      	str	r2, [r3, #8]
 80068a0:	e043      	b.n	800692a <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d119      	bne.n	80068dc <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6858      	ldr	r0, [r3, #4]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b0:	461a      	mov	r2, r3
 80068b2:	68b9      	ldr	r1, [r7, #8]
 80068b4:	f001 ff22 	bl	80086fc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	685a      	ldr	r2, [r3, #4]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c0:	441a      	add	r2, r3
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d32b      	bcc.n	800692a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	605a      	str	r2, [r3, #4]
 80068da:	e026      	b.n	800692a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	68d8      	ldr	r0, [r3, #12]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e4:	461a      	mov	r2, r3
 80068e6:	68b9      	ldr	r1, [r7, #8]
 80068e8:	f001 ff08 	bl	80086fc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	68da      	ldr	r2, [r3, #12]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f4:	425b      	negs	r3, r3
 80068f6:	441a      	add	r2, r3
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	68da      	ldr	r2, [r3, #12]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	429a      	cmp	r2, r3
 8006906:	d207      	bcs.n	8006918 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	689a      	ldr	r2, [r3, #8]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006910:	425b      	negs	r3, r3
 8006912:	441a      	add	r2, r3
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b02      	cmp	r3, #2
 800691c:	d105      	bne.n	800692a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d002      	beq.n	800692a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	3b01      	subs	r3, #1
 8006928:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	1c5a      	adds	r2, r3, #1
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8006932:	697b      	ldr	r3, [r7, #20]
}
 8006934:	4618      	mov	r0, r3
 8006936:	3718      	adds	r7, #24
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694a:	2b00      	cmp	r3, #0
 800694c:	d018      	beq.n	8006980 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	68da      	ldr	r2, [r3, #12]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006956:	441a      	add	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68da      	ldr	r2, [r3, #12]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	429a      	cmp	r2, r3
 8006966:	d303      	bcc.n	8006970 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	68d9      	ldr	r1, [r3, #12]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006978:	461a      	mov	r2, r3
 800697a:	6838      	ldr	r0, [r7, #0]
 800697c:	f001 febe 	bl	80086fc <memcpy>
    }
}
 8006980:	bf00      	nop
 8006982:	3708      	adds	r7, #8
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}

08006988 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b084      	sub	sp, #16
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8006990:	f001 fb6a 	bl	8008068 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800699a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800699c:	e011      	b.n	80069c2 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d012      	beq.n	80069cc <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	3324      	adds	r3, #36	; 0x24
 80069aa:	4618      	mov	r0, r3
 80069ac:	f000 fc80 	bl	80072b0 <xTaskRemoveFromEventList>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d001      	beq.n	80069ba <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80069b6:	f000 fd59 	bl	800746c <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80069ba:	7bfb      	ldrb	r3, [r7, #15]
 80069bc:	3b01      	subs	r3, #1
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80069c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	dce9      	bgt.n	800699e <prvUnlockQueue+0x16>
 80069ca:	e000      	b.n	80069ce <prvUnlockQueue+0x46>
                        break;
 80069cc:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	22ff      	movs	r2, #255	; 0xff
 80069d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80069d6:	f001 fb77 	bl	80080c8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80069da:	f001 fb45 	bl	8008068 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80069e4:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80069e6:	e011      	b.n	8006a0c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	691b      	ldr	r3, [r3, #16]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d012      	beq.n	8006a16 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	3310      	adds	r3, #16
 80069f4:	4618      	mov	r0, r3
 80069f6:	f000 fc5b 	bl	80072b0 <xTaskRemoveFromEventList>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8006a00:	f000 fd34 	bl	800746c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8006a04:	7bbb      	ldrb	r3, [r7, #14]
 8006a06:	3b01      	subs	r3, #1
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	dce9      	bgt.n	80069e8 <prvUnlockQueue+0x60>
 8006a14:	e000      	b.n	8006a18 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8006a16:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	22ff      	movs	r2, #255	; 0xff
 8006a1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8006a20:	f001 fb52 	bl	80080c8 <vPortExitCritical>
}
 8006a24:	bf00      	nop
 8006a26:	3710      	adds	r7, #16
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006a34:	f001 fb18 	bl	8008068 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d102      	bne.n	8006a46 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8006a40:	2301      	movs	r3, #1
 8006a42:	60fb      	str	r3, [r7, #12]
 8006a44:	e001      	b.n	8006a4a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8006a46:	2300      	movs	r3, #0
 8006a48:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006a4a:	f001 fb3d 	bl	80080c8 <vPortExitCritical>

    return xReturn;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	3710      	adds	r7, #16
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b084      	sub	sp, #16
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006a60:	f001 fb02 	bl	8008068 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d102      	bne.n	8006a76 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8006a70:	2301      	movs	r3, #1
 8006a72:	60fb      	str	r3, [r7, #12]
 8006a74:	e001      	b.n	8006a7a <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8006a76:	2300      	movs	r3, #0
 8006a78:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006a7a:	f001 fb25 	bl	80080c8 <vPortExitCritical>

    return xReturn;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	3710      	adds	r7, #16
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}

08006a88 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a92:	2300      	movs	r3, #0
 8006a94:	60fb      	str	r3, [r7, #12]
 8006a96:	e014      	b.n	8006ac2 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006a98:	4a0f      	ldr	r2, [pc, #60]	; (8006ad8 <vQueueAddToRegistry+0x50>)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10b      	bne.n	8006abc <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006aa4:	490c      	ldr	r1, [pc, #48]	; (8006ad8 <vQueueAddToRegistry+0x50>)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	683a      	ldr	r2, [r7, #0]
 8006aaa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8006aae:	4a0a      	ldr	r2, [pc, #40]	; (8006ad8 <vQueueAddToRegistry+0x50>)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	00db      	lsls	r3, r3, #3
 8006ab4:	4413      	add	r3, r2
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8006aba:	e006      	b.n	8006aca <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	3301      	adds	r3, #1
 8006ac0:	60fb      	str	r3, [r7, #12]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2b07      	cmp	r3, #7
 8006ac6:	d9e7      	bls.n	8006a98 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8006ac8:	bf00      	nop
 8006aca:	bf00      	nop
 8006acc:	3714      	adds	r7, #20
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr
 8006ad6:	bf00      	nop
 8006ad8:	20013a90 	.word	0x20013a90

08006adc <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b086      	sub	sp, #24
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	60f8      	str	r0, [r7, #12]
 8006ae4:	60b9      	str	r1, [r7, #8]
 8006ae6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8006aec:	f001 fabc 	bl	8008068 <vPortEnterCritical>
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006af6:	b25b      	sxtb	r3, r3
 8006af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006afc:	d103      	bne.n	8006b06 <vQueueWaitForMessageRestricted+0x2a>
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b0c:	b25b      	sxtb	r3, r3
 8006b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b12:	d103      	bne.n	8006b1c <vQueueWaitForMessageRestricted+0x40>
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b1c:	f001 fad4 	bl	80080c8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d106      	bne.n	8006b36 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	3324      	adds	r3, #36	; 0x24
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	68b9      	ldr	r1, [r7, #8]
 8006b30:	4618      	mov	r0, r3
 8006b32:	f000 fb91 	bl	8007258 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8006b36:	6978      	ldr	r0, [r7, #20]
 8006b38:	f7ff ff26 	bl	8006988 <prvUnlockQueue>
    }
 8006b3c:	bf00      	nop
 8006b3e:	3718      	adds	r7, #24
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b08c      	sub	sp, #48	; 0x30
 8006b48:	af04      	add	r7, sp, #16
 8006b4a:	60f8      	str	r0, [r7, #12]
 8006b4c:	60b9      	str	r1, [r7, #8]
 8006b4e:	603b      	str	r3, [r7, #0]
 8006b50:	4613      	mov	r3, r2
 8006b52:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006b54:	88fb      	ldrh	r3, [r7, #6]
 8006b56:	009b      	lsls	r3, r3, #2
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f001 fba7 	bl	80082ac <pvPortMalloc>
 8006b5e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d00e      	beq.n	8006b84 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006b66:	2058      	movs	r0, #88	; 0x58
 8006b68:	f001 fba0 	bl	80082ac <pvPortMalloc>
 8006b6c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8006b6e:	69fb      	ldr	r3, [r7, #28]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d003      	beq.n	8006b7c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	697a      	ldr	r2, [r7, #20]
 8006b78:	631a      	str	r2, [r3, #48]	; 0x30
 8006b7a:	e005      	b.n	8006b88 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8006b7c:	6978      	ldr	r0, [r7, #20]
 8006b7e:	f001 fc75 	bl	800846c <vPortFree>
 8006b82:	e001      	b.n	8006b88 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8006b84:	2300      	movs	r3, #0
 8006b86:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d013      	beq.n	8006bb6 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006b8e:	88fa      	ldrh	r2, [r7, #6]
 8006b90:	2300      	movs	r3, #0
 8006b92:	9303      	str	r3, [sp, #12]
 8006b94:	69fb      	ldr	r3, [r7, #28]
 8006b96:	9302      	str	r3, [sp, #8]
 8006b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b9a:	9301      	str	r3, [sp, #4]
 8006b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	68b9      	ldr	r1, [r7, #8]
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	f000 f80e 	bl	8006bc6 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8006baa:	69f8      	ldr	r0, [r7, #28]
 8006bac:	f000 f8a2 	bl	8006cf4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	61bb      	str	r3, [r7, #24]
 8006bb4:	e002      	b.n	8006bbc <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8006bba:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8006bbc:	69bb      	ldr	r3, [r7, #24]
    }
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3720      	adds	r7, #32
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}

08006bc6 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8006bc6:	b580      	push	{r7, lr}
 8006bc8:	b088      	sub	sp, #32
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	60f8      	str	r0, [r7, #12]
 8006bce:	60b9      	str	r1, [r7, #8]
 8006bd0:	607a      	str	r2, [r7, #4]
 8006bd2:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	461a      	mov	r2, r3
 8006bde:	21a5      	movs	r1, #165	; 0xa5
 8006be0:	f001 fd9a 	bl	8008718 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	009b      	lsls	r3, r3, #2
 8006bf2:	4413      	add	r3, r2
 8006bf4:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	f023 0307 	bic.w	r3, r3, #7
 8006bfc:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006bfe:	69bb      	ldr	r3, [r7, #24]
 8006c00:	f003 0307 	and.w	r3, r3, #7
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d00a      	beq.n	8006c1e <prvInitialiseNewTask+0x58>
        __asm volatile
 8006c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c0c:	f383 8811 	msr	BASEPRI, r3
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	617b      	str	r3, [r7, #20]
    }
 8006c1a:	bf00      	nop
 8006c1c:	e7fe      	b.n	8006c1c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d01f      	beq.n	8006c64 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c24:	2300      	movs	r3, #0
 8006c26:	61fb      	str	r3, [r7, #28]
 8006c28:	e012      	b.n	8006c50 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	4413      	add	r3, r2
 8006c30:	7819      	ldrb	r1, [r3, #0]
 8006c32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	4413      	add	r3, r2
 8006c38:	3334      	adds	r3, #52	; 0x34
 8006c3a:	460a      	mov	r2, r1
 8006c3c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8006c3e:	68ba      	ldr	r2, [r7, #8]
 8006c40:	69fb      	ldr	r3, [r7, #28]
 8006c42:	4413      	add	r3, r2
 8006c44:	781b      	ldrb	r3, [r3, #0]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d006      	beq.n	8006c58 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c4a:	69fb      	ldr	r3, [r7, #28]
 8006c4c:	3301      	adds	r3, #1
 8006c4e:	61fb      	str	r3, [r7, #28]
 8006c50:	69fb      	ldr	r3, [r7, #28]
 8006c52:	2b09      	cmp	r3, #9
 8006c54:	d9e9      	bls.n	8006c2a <prvInitialiseNewTask+0x64>
 8006c56:	e000      	b.n	8006c5a <prvInitialiseNewTask+0x94>
            {
                break;
 8006c58:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006c62:	e003      	b.n	8006c6c <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c6e:	2b04      	cmp	r3, #4
 8006c70:	d901      	bls.n	8006c76 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006c72:	2304      	movs	r3, #4
 8006c74:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8006c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c7a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8006c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c80:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8006c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c84:	2200      	movs	r2, #0
 8006c86:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c8a:	3304      	adds	r3, #4
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7ff f9e5 	bl	800605c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c94:	3318      	adds	r3, #24
 8006c96:	4618      	mov	r0, r3
 8006c98:	f7ff f9e0 	bl	800605c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ca0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca4:	f1c3 0205 	rsb	r2, r3, #5
 8006ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006caa:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cb0:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8006cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb4:	3350      	adds	r3, #80	; 0x50
 8006cb6:	2204      	movs	r2, #4
 8006cb8:	2100      	movs	r1, #0
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f001 fd2c 	bl	8008718 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8006cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc2:	3354      	adds	r3, #84	; 0x54
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f001 fd25 	bl	8008718 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	68f9      	ldr	r1, [r7, #12]
 8006cd2:	69b8      	ldr	r0, [r7, #24]
 8006cd4:	f001 f898 	bl	8007e08 <pxPortInitialiseStack>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cdc:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8006cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d002      	beq.n	8006cea <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ce6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ce8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006cea:	bf00      	nop
 8006cec:	3720      	adds	r7, #32
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
	...

08006cf4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8006cfc:	f001 f9b4 	bl	8008068 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8006d00:	4b2c      	ldr	r3, [pc, #176]	; (8006db4 <prvAddNewTaskToReadyList+0xc0>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	3301      	adds	r3, #1
 8006d06:	4a2b      	ldr	r2, [pc, #172]	; (8006db4 <prvAddNewTaskToReadyList+0xc0>)
 8006d08:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8006d0a:	4b2b      	ldr	r3, [pc, #172]	; (8006db8 <prvAddNewTaskToReadyList+0xc4>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d109      	bne.n	8006d26 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8006d12:	4a29      	ldr	r2, [pc, #164]	; (8006db8 <prvAddNewTaskToReadyList+0xc4>)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006d18:	4b26      	ldr	r3, [pc, #152]	; (8006db4 <prvAddNewTaskToReadyList+0xc0>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d110      	bne.n	8006d42 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8006d20:	f000 fbc8 	bl	80074b4 <prvInitialiseTaskLists>
 8006d24:	e00d      	b.n	8006d42 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8006d26:	4b25      	ldr	r3, [pc, #148]	; (8006dbc <prvAddNewTaskToReadyList+0xc8>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d109      	bne.n	8006d42 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006d2e:	4b22      	ldr	r3, [pc, #136]	; (8006db8 <prvAddNewTaskToReadyList+0xc4>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d802      	bhi.n	8006d42 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8006d3c:	4a1e      	ldr	r2, [pc, #120]	; (8006db8 <prvAddNewTaskToReadyList+0xc4>)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8006d42:	4b1f      	ldr	r3, [pc, #124]	; (8006dc0 <prvAddNewTaskToReadyList+0xcc>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	3301      	adds	r3, #1
 8006d48:	4a1d      	ldr	r2, [pc, #116]	; (8006dc0 <prvAddNewTaskToReadyList+0xcc>)
 8006d4a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006d4c:	4b1c      	ldr	r3, [pc, #112]	; (8006dc0 <prvAddNewTaskToReadyList+0xcc>)
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d58:	2201      	movs	r2, #1
 8006d5a:	409a      	lsls	r2, r3
 8006d5c:	4b19      	ldr	r3, [pc, #100]	; (8006dc4 <prvAddNewTaskToReadyList+0xd0>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	4a18      	ldr	r2, [pc, #96]	; (8006dc4 <prvAddNewTaskToReadyList+0xd0>)
 8006d64:	6013      	str	r3, [r2, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	4413      	add	r3, r2
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	4a15      	ldr	r2, [pc, #84]	; (8006dc8 <prvAddNewTaskToReadyList+0xd4>)
 8006d74:	441a      	add	r2, r3
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	3304      	adds	r3, #4
 8006d7a:	4619      	mov	r1, r3
 8006d7c:	4610      	mov	r0, r2
 8006d7e:	f7ff f97a 	bl	8006076 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8006d82:	f001 f9a1 	bl	80080c8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8006d86:	4b0d      	ldr	r3, [pc, #52]	; (8006dbc <prvAddNewTaskToReadyList+0xc8>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d00e      	beq.n	8006dac <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006d8e:	4b0a      	ldr	r3, [pc, #40]	; (8006db8 <prvAddNewTaskToReadyList+0xc4>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d207      	bcs.n	8006dac <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8006d9c:	4b0b      	ldr	r3, [pc, #44]	; (8006dcc <prvAddNewTaskToReadyList+0xd8>)
 8006d9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006da2:	601a      	str	r2, [r3, #0]
 8006da4:	f3bf 8f4f 	dsb	sy
 8006da8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006dac:	bf00      	nop
 8006dae:	3708      	adds	r7, #8
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}
 8006db4:	20000800 	.word	0x20000800
 8006db8:	20000728 	.word	0x20000728
 8006dbc:	2000080c 	.word	0x2000080c
 8006dc0:	2000081c 	.word	0x2000081c
 8006dc4:	20000808 	.word	0x20000808
 8006dc8:	2000072c 	.word	0x2000072c
 8006dcc:	e000ed04 	.word	0xe000ed04

08006dd0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b086      	sub	sp, #24
 8006dd4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8006dd6:	4b20      	ldr	r3, [pc, #128]	; (8006e58 <vTaskStartScheduler+0x88>)
 8006dd8:	9301      	str	r3, [sp, #4]
 8006dda:	2300      	movs	r3, #0
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	2300      	movs	r3, #0
 8006de0:	2282      	movs	r2, #130	; 0x82
 8006de2:	491e      	ldr	r1, [pc, #120]	; (8006e5c <vTaskStartScheduler+0x8c>)
 8006de4:	481e      	ldr	r0, [pc, #120]	; (8006e60 <vTaskStartScheduler+0x90>)
 8006de6:	f7ff fead 	bl	8006b44 <xTaskCreate>
 8006dea:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d102      	bne.n	8006df8 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8006df2:	f000 fcf7 	bl	80077e4 <xTimerCreateTimerTask>
 8006df6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d116      	bne.n	8006e2c <vTaskStartScheduler+0x5c>
        __asm volatile
 8006dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e02:	f383 8811 	msr	BASEPRI, r3
 8006e06:	f3bf 8f6f 	isb	sy
 8006e0a:	f3bf 8f4f 	dsb	sy
 8006e0e:	60bb      	str	r3, [r7, #8]
    }
 8006e10:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8006e12:	4b14      	ldr	r3, [pc, #80]	; (8006e64 <vTaskStartScheduler+0x94>)
 8006e14:	f04f 32ff 	mov.w	r2, #4294967295
 8006e18:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8006e1a:	4b13      	ldr	r3, [pc, #76]	; (8006e68 <vTaskStartScheduler+0x98>)
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006e20:	4b12      	ldr	r3, [pc, #72]	; (8006e6c <vTaskStartScheduler+0x9c>)
 8006e22:	2200      	movs	r2, #0
 8006e24:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8006e26:	f001 f87d 	bl	8007f24 <xPortStartScheduler>
 8006e2a:	e00e      	b.n	8006e4a <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e32:	d10a      	bne.n	8006e4a <vTaskStartScheduler+0x7a>
        __asm volatile
 8006e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e38:	f383 8811 	msr	BASEPRI, r3
 8006e3c:	f3bf 8f6f 	isb	sy
 8006e40:	f3bf 8f4f 	dsb	sy
 8006e44:	607b      	str	r3, [r7, #4]
    }
 8006e46:	bf00      	nop
 8006e48:	e7fe      	b.n	8006e48 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8006e4a:	4b09      	ldr	r3, [pc, #36]	; (8006e70 <vTaskStartScheduler+0xa0>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
}
 8006e4e:	bf00      	nop
 8006e50:	3710      	adds	r7, #16
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}
 8006e56:	bf00      	nop
 8006e58:	20000824 	.word	0x20000824
 8006e5c:	08009250 	.word	0x08009250
 8006e60:	08007485 	.word	0x08007485
 8006e64:	20000820 	.word	0x20000820
 8006e68:	2000080c 	.word	0x2000080c
 8006e6c:	20000804 	.word	0x20000804
 8006e70:	20000020 	.word	0x20000020

08006e74 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e74:	b480      	push	{r7}
 8006e76:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8006e78:	4b04      	ldr	r3, [pc, #16]	; (8006e8c <vTaskSuspendAll+0x18>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	4a03      	ldr	r2, [pc, #12]	; (8006e8c <vTaskSuspendAll+0x18>)
 8006e80:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8006e82:	bf00      	nop
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr
 8006e8c:	20000828 	.word	0x20000828

08006e90 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8006e96:	2300      	movs	r3, #0
 8006e98:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8006e9e:	4b41      	ldr	r3, [pc, #260]	; (8006fa4 <xTaskResumeAll+0x114>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d10a      	bne.n	8006ebc <xTaskResumeAll+0x2c>
        __asm volatile
 8006ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eaa:	f383 8811 	msr	BASEPRI, r3
 8006eae:	f3bf 8f6f 	isb	sy
 8006eb2:	f3bf 8f4f 	dsb	sy
 8006eb6:	603b      	str	r3, [r7, #0]
    }
 8006eb8:	bf00      	nop
 8006eba:	e7fe      	b.n	8006eba <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8006ebc:	f001 f8d4 	bl	8008068 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8006ec0:	4b38      	ldr	r3, [pc, #224]	; (8006fa4 <xTaskResumeAll+0x114>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	3b01      	subs	r3, #1
 8006ec6:	4a37      	ldr	r2, [pc, #220]	; (8006fa4 <xTaskResumeAll+0x114>)
 8006ec8:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006eca:	4b36      	ldr	r3, [pc, #216]	; (8006fa4 <xTaskResumeAll+0x114>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d161      	bne.n	8006f96 <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006ed2:	4b35      	ldr	r3, [pc, #212]	; (8006fa8 <xTaskResumeAll+0x118>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d05d      	beq.n	8006f96 <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006eda:	e02e      	b.n	8006f3a <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006edc:	4b33      	ldr	r3, [pc, #204]	; (8006fac <xTaskResumeAll+0x11c>)
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	3318      	adds	r3, #24
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f7ff f921 	bl	8006130 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	3304      	adds	r3, #4
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7ff f91c 	bl	8006130 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006efc:	2201      	movs	r2, #1
 8006efe:	409a      	lsls	r2, r3
 8006f00:	4b2b      	ldr	r3, [pc, #172]	; (8006fb0 <xTaskResumeAll+0x120>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	4a2a      	ldr	r2, [pc, #168]	; (8006fb0 <xTaskResumeAll+0x120>)
 8006f08:	6013      	str	r3, [r2, #0]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f0e:	4613      	mov	r3, r2
 8006f10:	009b      	lsls	r3, r3, #2
 8006f12:	4413      	add	r3, r2
 8006f14:	009b      	lsls	r3, r3, #2
 8006f16:	4a27      	ldr	r2, [pc, #156]	; (8006fb4 <xTaskResumeAll+0x124>)
 8006f18:	441a      	add	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	3304      	adds	r3, #4
 8006f1e:	4619      	mov	r1, r3
 8006f20:	4610      	mov	r0, r2
 8006f22:	f7ff f8a8 	bl	8006076 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f2a:	4b23      	ldr	r3, [pc, #140]	; (8006fb8 <xTaskResumeAll+0x128>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d302      	bcc.n	8006f3a <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8006f34:	4b21      	ldr	r3, [pc, #132]	; (8006fbc <xTaskResumeAll+0x12c>)
 8006f36:	2201      	movs	r2, #1
 8006f38:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f3a:	4b1c      	ldr	r3, [pc, #112]	; (8006fac <xTaskResumeAll+0x11c>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1cc      	bne.n	8006edc <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d001      	beq.n	8006f4c <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8006f48:	f000 fb32 	bl	80075b0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006f4c:	4b1c      	ldr	r3, [pc, #112]	; (8006fc0 <xTaskResumeAll+0x130>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d010      	beq.n	8006f7a <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8006f58:	f000 f846 	bl	8006fe8 <xTaskIncrementTick>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d002      	beq.n	8006f68 <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 8006f62:	4b16      	ldr	r3, [pc, #88]	; (8006fbc <xTaskResumeAll+0x12c>)
 8006f64:	2201      	movs	r2, #1
 8006f66:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d1f1      	bne.n	8006f58 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 8006f74:	4b12      	ldr	r3, [pc, #72]	; (8006fc0 <xTaskResumeAll+0x130>)
 8006f76:	2200      	movs	r2, #0
 8006f78:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8006f7a:	4b10      	ldr	r3, [pc, #64]	; (8006fbc <xTaskResumeAll+0x12c>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d009      	beq.n	8006f96 <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8006f82:	2301      	movs	r3, #1
 8006f84:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8006f86:	4b0f      	ldr	r3, [pc, #60]	; (8006fc4 <xTaskResumeAll+0x134>)
 8006f88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f8c:	601a      	str	r2, [r3, #0]
 8006f8e:	f3bf 8f4f 	dsb	sy
 8006f92:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8006f96:	f001 f897 	bl	80080c8 <vPortExitCritical>

    return xAlreadyYielded;
 8006f9a:	68bb      	ldr	r3, [r7, #8]
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	20000828 	.word	0x20000828
 8006fa8:	20000800 	.word	0x20000800
 8006fac:	200007c0 	.word	0x200007c0
 8006fb0:	20000808 	.word	0x20000808
 8006fb4:	2000072c 	.word	0x2000072c
 8006fb8:	20000728 	.word	0x20000728
 8006fbc:	20000814 	.word	0x20000814
 8006fc0:	20000810 	.word	0x20000810
 8006fc4:	e000ed04 	.word	0xe000ed04

08006fc8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8006fce:	4b05      	ldr	r3, [pc, #20]	; (8006fe4 <xTaskGetTickCount+0x1c>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8006fd4:	687b      	ldr	r3, [r7, #4]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	370c      	adds	r7, #12
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	20000804 	.word	0x20000804

08006fe8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ff2:	4b4e      	ldr	r3, [pc, #312]	; (800712c <xTaskIncrementTick+0x144>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f040 808e 	bne.w	8007118 <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ffc:	4b4c      	ldr	r3, [pc, #304]	; (8007130 <xTaskIncrementTick+0x148>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	3301      	adds	r3, #1
 8007002:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8007004:	4a4a      	ldr	r2, [pc, #296]	; (8007130 <xTaskIncrementTick+0x148>)
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d120      	bne.n	8007052 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8007010:	4b48      	ldr	r3, [pc, #288]	; (8007134 <xTaskIncrementTick+0x14c>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00a      	beq.n	8007030 <xTaskIncrementTick+0x48>
        __asm volatile
 800701a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800701e:	f383 8811 	msr	BASEPRI, r3
 8007022:	f3bf 8f6f 	isb	sy
 8007026:	f3bf 8f4f 	dsb	sy
 800702a:	603b      	str	r3, [r7, #0]
    }
 800702c:	bf00      	nop
 800702e:	e7fe      	b.n	800702e <xTaskIncrementTick+0x46>
 8007030:	4b40      	ldr	r3, [pc, #256]	; (8007134 <xTaskIncrementTick+0x14c>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	60fb      	str	r3, [r7, #12]
 8007036:	4b40      	ldr	r3, [pc, #256]	; (8007138 <xTaskIncrementTick+0x150>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a3e      	ldr	r2, [pc, #248]	; (8007134 <xTaskIncrementTick+0x14c>)
 800703c:	6013      	str	r3, [r2, #0]
 800703e:	4a3e      	ldr	r2, [pc, #248]	; (8007138 <xTaskIncrementTick+0x150>)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6013      	str	r3, [r2, #0]
 8007044:	4b3d      	ldr	r3, [pc, #244]	; (800713c <xTaskIncrementTick+0x154>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	3301      	adds	r3, #1
 800704a:	4a3c      	ldr	r2, [pc, #240]	; (800713c <xTaskIncrementTick+0x154>)
 800704c:	6013      	str	r3, [r2, #0]
 800704e:	f000 faaf 	bl	80075b0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8007052:	4b3b      	ldr	r3, [pc, #236]	; (8007140 <xTaskIncrementTick+0x158>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	693a      	ldr	r2, [r7, #16]
 8007058:	429a      	cmp	r2, r3
 800705a:	d348      	bcc.n	80070ee <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800705c:	4b35      	ldr	r3, [pc, #212]	; (8007134 <xTaskIncrementTick+0x14c>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d104      	bne.n	8007070 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007066:	4b36      	ldr	r3, [pc, #216]	; (8007140 <xTaskIncrementTick+0x158>)
 8007068:	f04f 32ff 	mov.w	r2, #4294967295
 800706c:	601a      	str	r2, [r3, #0]
                    break;
 800706e:	e03e      	b.n	80070ee <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007070:	4b30      	ldr	r3, [pc, #192]	; (8007134 <xTaskIncrementTick+0x14c>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8007080:	693a      	ldr	r2, [r7, #16]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	429a      	cmp	r2, r3
 8007086:	d203      	bcs.n	8007090 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8007088:	4a2d      	ldr	r2, [pc, #180]	; (8007140 <xTaskIncrementTick+0x158>)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800708e:	e02e      	b.n	80070ee <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	3304      	adds	r3, #4
 8007094:	4618      	mov	r0, r3
 8007096:	f7ff f84b 	bl	8006130 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d004      	beq.n	80070ac <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	3318      	adds	r3, #24
 80070a6:	4618      	mov	r0, r3
 80070a8:	f7ff f842 	bl	8006130 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070b0:	2201      	movs	r2, #1
 80070b2:	409a      	lsls	r2, r3
 80070b4:	4b23      	ldr	r3, [pc, #140]	; (8007144 <xTaskIncrementTick+0x15c>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	4a22      	ldr	r2, [pc, #136]	; (8007144 <xTaskIncrementTick+0x15c>)
 80070bc:	6013      	str	r3, [r2, #0]
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070c2:	4613      	mov	r3, r2
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	4413      	add	r3, r2
 80070c8:	009b      	lsls	r3, r3, #2
 80070ca:	4a1f      	ldr	r2, [pc, #124]	; (8007148 <xTaskIncrementTick+0x160>)
 80070cc:	441a      	add	r2, r3
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	3304      	adds	r3, #4
 80070d2:	4619      	mov	r1, r3
 80070d4:	4610      	mov	r0, r2
 80070d6:	f7fe ffce 	bl	8006076 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070de:	4b1b      	ldr	r3, [pc, #108]	; (800714c <xTaskIncrementTick+0x164>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d3b9      	bcc.n	800705c <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 80070e8:	2301      	movs	r3, #1
 80070ea:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070ec:	e7b6      	b.n	800705c <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80070ee:	4b17      	ldr	r3, [pc, #92]	; (800714c <xTaskIncrementTick+0x164>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070f4:	4914      	ldr	r1, [pc, #80]	; (8007148 <xTaskIncrementTick+0x160>)
 80070f6:	4613      	mov	r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	4413      	add	r3, r2
 80070fc:	009b      	lsls	r3, r3, #2
 80070fe:	440b      	add	r3, r1
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	2b01      	cmp	r3, #1
 8007104:	d901      	bls.n	800710a <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 8007106:	2301      	movs	r3, #1
 8007108:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800710a:	4b11      	ldr	r3, [pc, #68]	; (8007150 <xTaskIncrementTick+0x168>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d007      	beq.n	8007122 <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 8007112:	2301      	movs	r3, #1
 8007114:	617b      	str	r3, [r7, #20]
 8007116:	e004      	b.n	8007122 <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8007118:	4b0e      	ldr	r3, [pc, #56]	; (8007154 <xTaskIncrementTick+0x16c>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	3301      	adds	r3, #1
 800711e:	4a0d      	ldr	r2, [pc, #52]	; (8007154 <xTaskIncrementTick+0x16c>)
 8007120:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8007122:	697b      	ldr	r3, [r7, #20]
}
 8007124:	4618      	mov	r0, r3
 8007126:	3718      	adds	r7, #24
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}
 800712c:	20000828 	.word	0x20000828
 8007130:	20000804 	.word	0x20000804
 8007134:	200007b8 	.word	0x200007b8
 8007138:	200007bc 	.word	0x200007bc
 800713c:	20000818 	.word	0x20000818
 8007140:	20000820 	.word	0x20000820
 8007144:	20000808 	.word	0x20000808
 8007148:	2000072c 	.word	0x2000072c
 800714c:	20000728 	.word	0x20000728
 8007150:	20000814 	.word	0x20000814
 8007154:	20000810 	.word	0x20000810

08007158 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007158:	b480      	push	{r7}
 800715a:	b087      	sub	sp, #28
 800715c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800715e:	4b27      	ldr	r3, [pc, #156]	; (80071fc <vTaskSwitchContext+0xa4>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d003      	beq.n	800716e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8007166:	4b26      	ldr	r3, [pc, #152]	; (8007200 <vTaskSwitchContext+0xa8>)
 8007168:	2201      	movs	r2, #1
 800716a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800716c:	e03f      	b.n	80071ee <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 800716e:	4b24      	ldr	r3, [pc, #144]	; (8007200 <vTaskSwitchContext+0xa8>)
 8007170:	2200      	movs	r2, #0
 8007172:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007174:	4b23      	ldr	r3, [pc, #140]	; (8007204 <vTaskSwitchContext+0xac>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	fab3 f383 	clz	r3, r3
 8007180:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8007182:	7afb      	ldrb	r3, [r7, #11]
 8007184:	f1c3 031f 	rsb	r3, r3, #31
 8007188:	617b      	str	r3, [r7, #20]
 800718a:	491f      	ldr	r1, [pc, #124]	; (8007208 <vTaskSwitchContext+0xb0>)
 800718c:	697a      	ldr	r2, [r7, #20]
 800718e:	4613      	mov	r3, r2
 8007190:	009b      	lsls	r3, r3, #2
 8007192:	4413      	add	r3, r2
 8007194:	009b      	lsls	r3, r3, #2
 8007196:	440b      	add	r3, r1
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d10a      	bne.n	80071b4 <vTaskSwitchContext+0x5c>
        __asm volatile
 800719e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a2:	f383 8811 	msr	BASEPRI, r3
 80071a6:	f3bf 8f6f 	isb	sy
 80071aa:	f3bf 8f4f 	dsb	sy
 80071ae:	607b      	str	r3, [r7, #4]
    }
 80071b0:	bf00      	nop
 80071b2:	e7fe      	b.n	80071b2 <vTaskSwitchContext+0x5a>
 80071b4:	697a      	ldr	r2, [r7, #20]
 80071b6:	4613      	mov	r3, r2
 80071b8:	009b      	lsls	r3, r3, #2
 80071ba:	4413      	add	r3, r2
 80071bc:	009b      	lsls	r3, r3, #2
 80071be:	4a12      	ldr	r2, [pc, #72]	; (8007208 <vTaskSwitchContext+0xb0>)
 80071c0:	4413      	add	r3, r2
 80071c2:	613b      	str	r3, [r7, #16]
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	685a      	ldr	r2, [r3, #4]
 80071ca:	693b      	ldr	r3, [r7, #16]
 80071cc:	605a      	str	r2, [r3, #4]
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	685a      	ldr	r2, [r3, #4]
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	3308      	adds	r3, #8
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d104      	bne.n	80071e4 <vTaskSwitchContext+0x8c>
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	685a      	ldr	r2, [r3, #4]
 80071e0:	693b      	ldr	r3, [r7, #16]
 80071e2:	605a      	str	r2, [r3, #4]
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	4a08      	ldr	r2, [pc, #32]	; (800720c <vTaskSwitchContext+0xb4>)
 80071ec:	6013      	str	r3, [r2, #0]
}
 80071ee:	bf00      	nop
 80071f0:	371c      	adds	r7, #28
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	20000828 	.word	0x20000828
 8007200:	20000814 	.word	0x20000814
 8007204:	20000808 	.word	0x20000808
 8007208:	2000072c 	.word	0x2000072c
 800720c:	20000728 	.word	0x20000728

08007210 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b084      	sub	sp, #16
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d10a      	bne.n	8007236 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8007220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007224:	f383 8811 	msr	BASEPRI, r3
 8007228:	f3bf 8f6f 	isb	sy
 800722c:	f3bf 8f4f 	dsb	sy
 8007230:	60fb      	str	r3, [r7, #12]
    }
 8007232:	bf00      	nop
 8007234:	e7fe      	b.n	8007234 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007236:	4b07      	ldr	r3, [pc, #28]	; (8007254 <vTaskPlaceOnEventList+0x44>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	3318      	adds	r3, #24
 800723c:	4619      	mov	r1, r3
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7fe ff3d 	bl	80060be <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007244:	2101      	movs	r1, #1
 8007246:	6838      	ldr	r0, [r7, #0]
 8007248:	f000 fa66 	bl	8007718 <prvAddCurrentTaskToDelayedList>
}
 800724c:	bf00      	nop
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	20000728 	.word	0x20000728

08007258 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	60b9      	str	r1, [r7, #8]
 8007262:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10a      	bne.n	8007280 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800726a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	617b      	str	r3, [r7, #20]
    }
 800727c:	bf00      	nop
 800727e:	e7fe      	b.n	800727e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007280:	4b0a      	ldr	r3, [pc, #40]	; (80072ac <vTaskPlaceOnEventListRestricted+0x54>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	3318      	adds	r3, #24
 8007286:	4619      	mov	r1, r3
 8007288:	68f8      	ldr	r0, [r7, #12]
 800728a:	f7fe fef4 	bl	8006076 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d002      	beq.n	800729a <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8007294:	f04f 33ff 	mov.w	r3, #4294967295
 8007298:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800729a:	6879      	ldr	r1, [r7, #4]
 800729c:	68b8      	ldr	r0, [r7, #8]
 800729e:	f000 fa3b 	bl	8007718 <prvAddCurrentTaskToDelayedList>
    }
 80072a2:	bf00      	nop
 80072a4:	3718      	adds	r7, #24
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	20000728 	.word	0x20000728

080072b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b086      	sub	sp, #24
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	68db      	ldr	r3, [r3, #12]
 80072be:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d10a      	bne.n	80072dc <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80072c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ca:	f383 8811 	msr	BASEPRI, r3
 80072ce:	f3bf 8f6f 	isb	sy
 80072d2:	f3bf 8f4f 	dsb	sy
 80072d6:	60fb      	str	r3, [r7, #12]
    }
 80072d8:	bf00      	nop
 80072da:	e7fe      	b.n	80072da <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	3318      	adds	r3, #24
 80072e0:	4618      	mov	r0, r3
 80072e2:	f7fe ff25 	bl	8006130 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072e6:	4b1d      	ldr	r3, [pc, #116]	; (800735c <xTaskRemoveFromEventList+0xac>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d11c      	bne.n	8007328 <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	3304      	adds	r3, #4
 80072f2:	4618      	mov	r0, r3
 80072f4:	f7fe ff1c 	bl	8006130 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072fc:	2201      	movs	r2, #1
 80072fe:	409a      	lsls	r2, r3
 8007300:	4b17      	ldr	r3, [pc, #92]	; (8007360 <xTaskRemoveFromEventList+0xb0>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	4313      	orrs	r3, r2
 8007306:	4a16      	ldr	r2, [pc, #88]	; (8007360 <xTaskRemoveFromEventList+0xb0>)
 8007308:	6013      	str	r3, [r2, #0]
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800730e:	4613      	mov	r3, r2
 8007310:	009b      	lsls	r3, r3, #2
 8007312:	4413      	add	r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	4a13      	ldr	r2, [pc, #76]	; (8007364 <xTaskRemoveFromEventList+0xb4>)
 8007318:	441a      	add	r2, r3
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	3304      	adds	r3, #4
 800731e:	4619      	mov	r1, r3
 8007320:	4610      	mov	r0, r2
 8007322:	f7fe fea8 	bl	8006076 <vListInsertEnd>
 8007326:	e005      	b.n	8007334 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	3318      	adds	r3, #24
 800732c:	4619      	mov	r1, r3
 800732e:	480e      	ldr	r0, [pc, #56]	; (8007368 <xTaskRemoveFromEventList+0xb8>)
 8007330:	f7fe fea1 	bl	8006076 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007338:	4b0c      	ldr	r3, [pc, #48]	; (800736c <xTaskRemoveFromEventList+0xbc>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800733e:	429a      	cmp	r2, r3
 8007340:	d905      	bls.n	800734e <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8007342:	2301      	movs	r3, #1
 8007344:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8007346:	4b0a      	ldr	r3, [pc, #40]	; (8007370 <xTaskRemoveFromEventList+0xc0>)
 8007348:	2201      	movs	r2, #1
 800734a:	601a      	str	r2, [r3, #0]
 800734c:	e001      	b.n	8007352 <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 800734e:	2300      	movs	r3, #0
 8007350:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8007352:	697b      	ldr	r3, [r7, #20]
}
 8007354:	4618      	mov	r0, r3
 8007356:	3718      	adds	r7, #24
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}
 800735c:	20000828 	.word	0x20000828
 8007360:	20000808 	.word	0x20000808
 8007364:	2000072c 	.word	0x2000072c
 8007368:	200007c0 	.word	0x200007c0
 800736c:	20000728 	.word	0x20000728
 8007370:	20000814 	.word	0x20000814

08007374 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800737c:	4b06      	ldr	r3, [pc, #24]	; (8007398 <vTaskInternalSetTimeOutState+0x24>)
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8007384:	4b05      	ldr	r3, [pc, #20]	; (800739c <vTaskInternalSetTimeOutState+0x28>)
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	605a      	str	r2, [r3, #4]
}
 800738c:	bf00      	nop
 800738e:	370c      	adds	r7, #12
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr
 8007398:	20000818 	.word	0x20000818
 800739c:	20000804 	.word	0x20000804

080073a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b088      	sub	sp, #32
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d10a      	bne.n	80073c6 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 80073b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b4:	f383 8811 	msr	BASEPRI, r3
 80073b8:	f3bf 8f6f 	isb	sy
 80073bc:	f3bf 8f4f 	dsb	sy
 80073c0:	613b      	str	r3, [r7, #16]
    }
 80073c2:	bf00      	nop
 80073c4:	e7fe      	b.n	80073c4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d10a      	bne.n	80073e2 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80073cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d0:	f383 8811 	msr	BASEPRI, r3
 80073d4:	f3bf 8f6f 	isb	sy
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	60fb      	str	r3, [r7, #12]
    }
 80073de:	bf00      	nop
 80073e0:	e7fe      	b.n	80073e0 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80073e2:	f000 fe41 	bl	8008068 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80073e6:	4b1f      	ldr	r3, [pc, #124]	; (8007464 <xTaskCheckForTimeOut+0xc4>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	69ba      	ldr	r2, [r7, #24]
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073fe:	d102      	bne.n	8007406 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8007400:	2300      	movs	r3, #0
 8007402:	61fb      	str	r3, [r7, #28]
 8007404:	e026      	b.n	8007454 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	4b17      	ldr	r3, [pc, #92]	; (8007468 <xTaskCheckForTimeOut+0xc8>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	429a      	cmp	r2, r3
 8007410:	d00a      	beq.n	8007428 <xTaskCheckForTimeOut+0x88>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	69ba      	ldr	r2, [r7, #24]
 8007418:	429a      	cmp	r2, r3
 800741a:	d305      	bcc.n	8007428 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800741c:	2301      	movs	r3, #1
 800741e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	2200      	movs	r2, #0
 8007424:	601a      	str	r2, [r3, #0]
 8007426:	e015      	b.n	8007454 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	697a      	ldr	r2, [r7, #20]
 800742e:	429a      	cmp	r2, r3
 8007430:	d20b      	bcs.n	800744a <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	1ad2      	subs	r2, r2, r3
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f7ff ff98 	bl	8007374 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8007444:	2300      	movs	r3, #0
 8007446:	61fb      	str	r3, [r7, #28]
 8007448:	e004      	b.n	8007454 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	2200      	movs	r2, #0
 800744e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8007450:	2301      	movs	r3, #1
 8007452:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8007454:	f000 fe38 	bl	80080c8 <vPortExitCritical>

    return xReturn;
 8007458:	69fb      	ldr	r3, [r7, #28]
}
 800745a:	4618      	mov	r0, r3
 800745c:	3720      	adds	r7, #32
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	20000804 	.word	0x20000804
 8007468:	20000818 	.word	0x20000818

0800746c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800746c:	b480      	push	{r7}
 800746e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8007470:	4b03      	ldr	r3, [pc, #12]	; (8007480 <vTaskMissedYield+0x14>)
 8007472:	2201      	movs	r2, #1
 8007474:	601a      	str	r2, [r3, #0]
}
 8007476:	bf00      	nop
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr
 8007480:	20000814 	.word	0x20000814

08007484 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b082      	sub	sp, #8
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800748c:	f000 f852 	bl	8007534 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007490:	4b06      	ldr	r3, [pc, #24]	; (80074ac <prvIdleTask+0x28>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2b01      	cmp	r3, #1
 8007496:	d9f9      	bls.n	800748c <prvIdleTask+0x8>
                {
                    taskYIELD();
 8007498:	4b05      	ldr	r3, [pc, #20]	; (80074b0 <prvIdleTask+0x2c>)
 800749a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800749e:	601a      	str	r2, [r3, #0]
 80074a0:	f3bf 8f4f 	dsb	sy
 80074a4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80074a8:	e7f0      	b.n	800748c <prvIdleTask+0x8>
 80074aa:	bf00      	nop
 80074ac:	2000072c 	.word	0x2000072c
 80074b0:	e000ed04 	.word	0xe000ed04

080074b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074ba:	2300      	movs	r3, #0
 80074bc:	607b      	str	r3, [r7, #4]
 80074be:	e00c      	b.n	80074da <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	4613      	mov	r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4413      	add	r3, r2
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	4a12      	ldr	r2, [pc, #72]	; (8007514 <prvInitialiseTaskLists+0x60>)
 80074cc:	4413      	add	r3, r2
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7fe fda4 	bl	800601c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	3301      	adds	r3, #1
 80074d8:	607b      	str	r3, [r7, #4]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2b04      	cmp	r3, #4
 80074de:	d9ef      	bls.n	80074c0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80074e0:	480d      	ldr	r0, [pc, #52]	; (8007518 <prvInitialiseTaskLists+0x64>)
 80074e2:	f7fe fd9b 	bl	800601c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80074e6:	480d      	ldr	r0, [pc, #52]	; (800751c <prvInitialiseTaskLists+0x68>)
 80074e8:	f7fe fd98 	bl	800601c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80074ec:	480c      	ldr	r0, [pc, #48]	; (8007520 <prvInitialiseTaskLists+0x6c>)
 80074ee:	f7fe fd95 	bl	800601c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80074f2:	480c      	ldr	r0, [pc, #48]	; (8007524 <prvInitialiseTaskLists+0x70>)
 80074f4:	f7fe fd92 	bl	800601c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80074f8:	480b      	ldr	r0, [pc, #44]	; (8007528 <prvInitialiseTaskLists+0x74>)
 80074fa:	f7fe fd8f 	bl	800601c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80074fe:	4b0b      	ldr	r3, [pc, #44]	; (800752c <prvInitialiseTaskLists+0x78>)
 8007500:	4a05      	ldr	r2, [pc, #20]	; (8007518 <prvInitialiseTaskLists+0x64>)
 8007502:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007504:	4b0a      	ldr	r3, [pc, #40]	; (8007530 <prvInitialiseTaskLists+0x7c>)
 8007506:	4a05      	ldr	r2, [pc, #20]	; (800751c <prvInitialiseTaskLists+0x68>)
 8007508:	601a      	str	r2, [r3, #0]
}
 800750a:	bf00      	nop
 800750c:	3708      	adds	r7, #8
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}
 8007512:	bf00      	nop
 8007514:	2000072c 	.word	0x2000072c
 8007518:	20000790 	.word	0x20000790
 800751c:	200007a4 	.word	0x200007a4
 8007520:	200007c0 	.word	0x200007c0
 8007524:	200007d4 	.word	0x200007d4
 8007528:	200007ec 	.word	0x200007ec
 800752c:	200007b8 	.word	0x200007b8
 8007530:	200007bc 	.word	0x200007bc

08007534 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b082      	sub	sp, #8
 8007538:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800753a:	e019      	b.n	8007570 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800753c:	f000 fd94 	bl	8008068 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007540:	4b10      	ldr	r3, [pc, #64]	; (8007584 <prvCheckTasksWaitingTermination+0x50>)
 8007542:	68db      	ldr	r3, [r3, #12]
 8007544:	68db      	ldr	r3, [r3, #12]
 8007546:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	3304      	adds	r3, #4
 800754c:	4618      	mov	r0, r3
 800754e:	f7fe fdef 	bl	8006130 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8007552:	4b0d      	ldr	r3, [pc, #52]	; (8007588 <prvCheckTasksWaitingTermination+0x54>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	3b01      	subs	r3, #1
 8007558:	4a0b      	ldr	r2, [pc, #44]	; (8007588 <prvCheckTasksWaitingTermination+0x54>)
 800755a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800755c:	4b0b      	ldr	r3, [pc, #44]	; (800758c <prvCheckTasksWaitingTermination+0x58>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3b01      	subs	r3, #1
 8007562:	4a0a      	ldr	r2, [pc, #40]	; (800758c <prvCheckTasksWaitingTermination+0x58>)
 8007564:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8007566:	f000 fdaf 	bl	80080c8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 f810 	bl	8007590 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007570:	4b06      	ldr	r3, [pc, #24]	; (800758c <prvCheckTasksWaitingTermination+0x58>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d1e1      	bne.n	800753c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8007578:	bf00      	nop
 800757a:	bf00      	nop
 800757c:	3708      	adds	r7, #8
 800757e:	46bd      	mov	sp, r7
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop
 8007584:	200007d4 	.word	0x200007d4
 8007588:	20000800 	.word	0x20000800
 800758c:	200007e8 	.word	0x200007e8

08007590 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8007590:	b580      	push	{r7, lr}
 8007592:	b082      	sub	sp, #8
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800759c:	4618      	mov	r0, r3
 800759e:	f000 ff65 	bl	800846c <vPortFree>
                vPortFree( pxTCB );
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 ff62 	bl	800846c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80075a8:	bf00      	nop
 80075aa:	3708      	adds	r7, #8
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80075b0:	b480      	push	{r7}
 80075b2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075b4:	4b0a      	ldr	r3, [pc, #40]	; (80075e0 <prvResetNextTaskUnblockTime+0x30>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d104      	bne.n	80075c8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80075be:	4b09      	ldr	r3, [pc, #36]	; (80075e4 <prvResetNextTaskUnblockTime+0x34>)
 80075c0:	f04f 32ff 	mov.w	r2, #4294967295
 80075c4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80075c6:	e005      	b.n	80075d4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80075c8:	4b05      	ldr	r3, [pc, #20]	; (80075e0 <prvResetNextTaskUnblockTime+0x30>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a04      	ldr	r2, [pc, #16]	; (80075e4 <prvResetNextTaskUnblockTime+0x34>)
 80075d2:	6013      	str	r3, [r2, #0]
}
 80075d4:	bf00      	nop
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	200007b8 	.word	0x200007b8
 80075e4:	20000820 	.word	0x20000820

080075e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80075ee:	4b0b      	ldr	r3, [pc, #44]	; (800761c <xTaskGetSchedulerState+0x34>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d102      	bne.n	80075fc <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80075f6:	2301      	movs	r3, #1
 80075f8:	607b      	str	r3, [r7, #4]
 80075fa:	e008      	b.n	800760e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075fc:	4b08      	ldr	r3, [pc, #32]	; (8007620 <xTaskGetSchedulerState+0x38>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d102      	bne.n	800760a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8007604:	2302      	movs	r3, #2
 8007606:	607b      	str	r3, [r7, #4]
 8007608:	e001      	b.n	800760e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800760a:	2300      	movs	r3, #0
 800760c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800760e:	687b      	ldr	r3, [r7, #4]
    }
 8007610:	4618      	mov	r0, r3
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr
 800761c:	2000080c 	.word	0x2000080c
 8007620:	20000828 	.word	0x20000828

08007624 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8007624:	b580      	push	{r7, lr}
 8007626:	b086      	sub	sp, #24
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8007630:	2300      	movs	r3, #0
 8007632:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d063      	beq.n	8007702 <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800763a:	4b34      	ldr	r3, [pc, #208]	; (800770c <xTaskPriorityDisinherit+0xe8>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	693a      	ldr	r2, [r7, #16]
 8007640:	429a      	cmp	r2, r3
 8007642:	d00a      	beq.n	800765a <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8007644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007648:	f383 8811 	msr	BASEPRI, r3
 800764c:	f3bf 8f6f 	isb	sy
 8007650:	f3bf 8f4f 	dsb	sy
 8007654:	60fb      	str	r3, [r7, #12]
    }
 8007656:	bf00      	nop
 8007658:	e7fe      	b.n	8007658 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10a      	bne.n	8007678 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8007662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007666:	f383 8811 	msr	BASEPRI, r3
 800766a:	f3bf 8f6f 	isb	sy
 800766e:	f3bf 8f4f 	dsb	sy
 8007672:	60bb      	str	r3, [r7, #8]
    }
 8007674:	bf00      	nop
 8007676:	e7fe      	b.n	8007676 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800767c:	1e5a      	subs	r2, r3, #1
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800768a:	429a      	cmp	r2, r3
 800768c:	d039      	beq.n	8007702 <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007692:	2b00      	cmp	r3, #0
 8007694:	d135      	bne.n	8007702 <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	3304      	adds	r3, #4
 800769a:	4618      	mov	r0, r3
 800769c:	f7fe fd48 	bl	8006130 <uxListRemove>
 80076a0:	4603      	mov	r3, r0
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d10a      	bne.n	80076bc <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076aa:	2201      	movs	r2, #1
 80076ac:	fa02 f303 	lsl.w	r3, r2, r3
 80076b0:	43da      	mvns	r2, r3
 80076b2:	4b17      	ldr	r3, [pc, #92]	; (8007710 <xTaskPriorityDisinherit+0xec>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	4013      	ands	r3, r2
 80076b8:	4a15      	ldr	r2, [pc, #84]	; (8007710 <xTaskPriorityDisinherit+0xec>)
 80076ba:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076c8:	f1c3 0205 	rsb	r2, r3, #5
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d4:	2201      	movs	r2, #1
 80076d6:	409a      	lsls	r2, r3
 80076d8:	4b0d      	ldr	r3, [pc, #52]	; (8007710 <xTaskPriorityDisinherit+0xec>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4313      	orrs	r3, r2
 80076de:	4a0c      	ldr	r2, [pc, #48]	; (8007710 <xTaskPriorityDisinherit+0xec>)
 80076e0:	6013      	str	r3, [r2, #0]
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076e6:	4613      	mov	r3, r2
 80076e8:	009b      	lsls	r3, r3, #2
 80076ea:	4413      	add	r3, r2
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	4a09      	ldr	r2, [pc, #36]	; (8007714 <xTaskPriorityDisinherit+0xf0>)
 80076f0:	441a      	add	r2, r3
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	3304      	adds	r3, #4
 80076f6:	4619      	mov	r1, r3
 80076f8:	4610      	mov	r0, r2
 80076fa:	f7fe fcbc 	bl	8006076 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80076fe:	2301      	movs	r3, #1
 8007700:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8007702:	697b      	ldr	r3, [r7, #20]
    }
 8007704:	4618      	mov	r0, r3
 8007706:	3718      	adds	r7, #24
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}
 800770c:	20000728 	.word	0x20000728
 8007710:	20000808 	.word	0x20000808
 8007714:	2000072c 	.word	0x2000072c

08007718 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007722:	4b29      	ldr	r3, [pc, #164]	; (80077c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007728:	4b28      	ldr	r3, [pc, #160]	; (80077cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3304      	adds	r3, #4
 800772e:	4618      	mov	r0, r3
 8007730:	f7fe fcfe 	bl	8006130 <uxListRemove>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d10b      	bne.n	8007752 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800773a:	4b24      	ldr	r3, [pc, #144]	; (80077cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007740:	2201      	movs	r2, #1
 8007742:	fa02 f303 	lsl.w	r3, r2, r3
 8007746:	43da      	mvns	r2, r3
 8007748:	4b21      	ldr	r3, [pc, #132]	; (80077d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4013      	ands	r3, r2
 800774e:	4a20      	ldr	r2, [pc, #128]	; (80077d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007750:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007758:	d10a      	bne.n	8007770 <prvAddCurrentTaskToDelayedList+0x58>
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d007      	beq.n	8007770 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007760:	4b1a      	ldr	r3, [pc, #104]	; (80077cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	3304      	adds	r3, #4
 8007766:	4619      	mov	r1, r3
 8007768:	481a      	ldr	r0, [pc, #104]	; (80077d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800776a:	f7fe fc84 	bl	8006076 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800776e:	e026      	b.n	80077be <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4413      	add	r3, r2
 8007776:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007778:	4b14      	ldr	r3, [pc, #80]	; (80077cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	68ba      	ldr	r2, [r7, #8]
 800777e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8007780:	68ba      	ldr	r2, [r7, #8]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	429a      	cmp	r2, r3
 8007786:	d209      	bcs.n	800779c <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007788:	4b13      	ldr	r3, [pc, #76]	; (80077d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	4b0f      	ldr	r3, [pc, #60]	; (80077cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	3304      	adds	r3, #4
 8007792:	4619      	mov	r1, r3
 8007794:	4610      	mov	r0, r2
 8007796:	f7fe fc92 	bl	80060be <vListInsert>
}
 800779a:	e010      	b.n	80077be <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800779c:	4b0f      	ldr	r3, [pc, #60]	; (80077dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	4b0a      	ldr	r3, [pc, #40]	; (80077cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	3304      	adds	r3, #4
 80077a6:	4619      	mov	r1, r3
 80077a8:	4610      	mov	r0, r2
 80077aa:	f7fe fc88 	bl	80060be <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80077ae:	4b0c      	ldr	r3, [pc, #48]	; (80077e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	68ba      	ldr	r2, [r7, #8]
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d202      	bcs.n	80077be <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 80077b8:	4a09      	ldr	r2, [pc, #36]	; (80077e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	6013      	str	r3, [r2, #0]
}
 80077be:	bf00      	nop
 80077c0:	3710      	adds	r7, #16
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	20000804 	.word	0x20000804
 80077cc:	20000728 	.word	0x20000728
 80077d0:	20000808 	.word	0x20000808
 80077d4:	200007ec 	.word	0x200007ec
 80077d8:	200007bc 	.word	0x200007bc
 80077dc:	200007b8 	.word	0x200007b8
 80077e0:	20000820 	.word	0x20000820

080077e4 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80077ea:	2300      	movs	r3, #0
 80077ec:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80077ee:	f000 fad5 	bl	8007d9c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80077f2:	4b11      	ldr	r3, [pc, #68]	; (8007838 <xTimerCreateTimerTask+0x54>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00b      	beq.n	8007812 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80077fa:	4b10      	ldr	r3, [pc, #64]	; (800783c <xTimerCreateTimerTask+0x58>)
 80077fc:	9301      	str	r3, [sp, #4]
 80077fe:	2302      	movs	r3, #2
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	2300      	movs	r3, #0
 8007804:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007808:	490d      	ldr	r1, [pc, #52]	; (8007840 <xTimerCreateTimerTask+0x5c>)
 800780a:	480e      	ldr	r0, [pc, #56]	; (8007844 <xTimerCreateTimerTask+0x60>)
 800780c:	f7ff f99a 	bl	8006b44 <xTaskCreate>
 8007810:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d10a      	bne.n	800782e <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8007818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800781c:	f383 8811 	msr	BASEPRI, r3
 8007820:	f3bf 8f6f 	isb	sy
 8007824:	f3bf 8f4f 	dsb	sy
 8007828:	603b      	str	r3, [r7, #0]
    }
 800782a:	bf00      	nop
 800782c:	e7fe      	b.n	800782c <xTimerCreateTimerTask+0x48>
        return xReturn;
 800782e:	687b      	ldr	r3, [r7, #4]
    }
 8007830:	4618      	mov	r0, r3
 8007832:	3708      	adds	r7, #8
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	2000085c 	.word	0x2000085c
 800783c:	20000860 	.word	0x20000860
 8007840:	08009258 	.word	0x08009258
 8007844:	0800797d 	.word	0x0800797d

08007848 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8007848:	b580      	push	{r7, lr}
 800784a:	b08a      	sub	sp, #40	; 0x28
 800784c:	af00      	add	r7, sp, #0
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	607a      	str	r2, [r7, #4]
 8007854:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8007856:	2300      	movs	r3, #0
 8007858:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d10a      	bne.n	8007876 <xTimerGenericCommand+0x2e>
        __asm volatile
 8007860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007864:	f383 8811 	msr	BASEPRI, r3
 8007868:	f3bf 8f6f 	isb	sy
 800786c:	f3bf 8f4f 	dsb	sy
 8007870:	623b      	str	r3, [r7, #32]
    }
 8007872:	bf00      	nop
 8007874:	e7fe      	b.n	8007874 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8007876:	4b1a      	ldr	r3, [pc, #104]	; (80078e0 <xTimerGenericCommand+0x98>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d02a      	beq.n	80078d4 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800788a:	68bb      	ldr	r3, [r7, #8]
 800788c:	2b05      	cmp	r3, #5
 800788e:	dc18      	bgt.n	80078c2 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007890:	f7ff feaa 	bl	80075e8 <xTaskGetSchedulerState>
 8007894:	4603      	mov	r3, r0
 8007896:	2b02      	cmp	r3, #2
 8007898:	d109      	bne.n	80078ae <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800789a:	4b11      	ldr	r3, [pc, #68]	; (80078e0 <xTimerGenericCommand+0x98>)
 800789c:	6818      	ldr	r0, [r3, #0]
 800789e:	f107 0114 	add.w	r1, r7, #20
 80078a2:	2300      	movs	r3, #0
 80078a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80078a6:	f7fe fd57 	bl	8006358 <xQueueGenericSend>
 80078aa:	6278      	str	r0, [r7, #36]	; 0x24
 80078ac:	e012      	b.n	80078d4 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80078ae:	4b0c      	ldr	r3, [pc, #48]	; (80078e0 <xTimerGenericCommand+0x98>)
 80078b0:	6818      	ldr	r0, [r3, #0]
 80078b2:	f107 0114 	add.w	r1, r7, #20
 80078b6:	2300      	movs	r3, #0
 80078b8:	2200      	movs	r2, #0
 80078ba:	f7fe fd4d 	bl	8006358 <xQueueGenericSend>
 80078be:	6278      	str	r0, [r7, #36]	; 0x24
 80078c0:	e008      	b.n	80078d4 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80078c2:	4b07      	ldr	r3, [pc, #28]	; (80078e0 <xTimerGenericCommand+0x98>)
 80078c4:	6818      	ldr	r0, [r3, #0]
 80078c6:	f107 0114 	add.w	r1, r7, #20
 80078ca:	2300      	movs	r3, #0
 80078cc:	683a      	ldr	r2, [r7, #0]
 80078ce:	f7fe fe41 	bl	8006554 <xQueueGenericSendFromISR>
 80078d2:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80078d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80078d6:	4618      	mov	r0, r3
 80078d8:	3728      	adds	r7, #40	; 0x28
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	2000085c 	.word	0x2000085c

080078e4 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b088      	sub	sp, #32
 80078e8:	af02      	add	r7, sp, #8
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078ee:	4b22      	ldr	r3, [pc, #136]	; (8007978 <prvProcessExpiredTimer+0x94>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68db      	ldr	r3, [r3, #12]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	3304      	adds	r3, #4
 80078fc:	4618      	mov	r0, r3
 80078fe:	f7fe fc17 	bl	8006130 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007908:	f003 0304 	and.w	r3, r3, #4
 800790c:	2b00      	cmp	r3, #0
 800790e:	d022      	beq.n	8007956 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	699a      	ldr	r2, [r3, #24]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	18d1      	adds	r1, r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	683a      	ldr	r2, [r7, #0]
 800791c:	6978      	ldr	r0, [r7, #20]
 800791e:	f000 f8d1 	bl	8007ac4 <prvInsertTimerInActiveList>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d01f      	beq.n	8007968 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007928:	2300      	movs	r3, #0
 800792a:	9300      	str	r3, [sp, #0]
 800792c:	2300      	movs	r3, #0
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	2100      	movs	r1, #0
 8007932:	6978      	ldr	r0, [r7, #20]
 8007934:	f7ff ff88 	bl	8007848 <xTimerGenericCommand>
 8007938:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d113      	bne.n	8007968 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8007940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007944:	f383 8811 	msr	BASEPRI, r3
 8007948:	f3bf 8f6f 	isb	sy
 800794c:	f3bf 8f4f 	dsb	sy
 8007950:	60fb      	str	r3, [r7, #12]
    }
 8007952:	bf00      	nop
 8007954:	e7fe      	b.n	8007954 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800795c:	f023 0301 	bic.w	r3, r3, #1
 8007960:	b2da      	uxtb	r2, r3
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007968:	697b      	ldr	r3, [r7, #20]
 800796a:	6a1b      	ldr	r3, [r3, #32]
 800796c:	6978      	ldr	r0, [r7, #20]
 800796e:	4798      	blx	r3
    }
 8007970:	bf00      	nop
 8007972:	3718      	adds	r7, #24
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}
 8007978:	20000854 	.word	0x20000854

0800797c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007984:	f107 0308 	add.w	r3, r7, #8
 8007988:	4618      	mov	r0, r3
 800798a:	f000 f857 	bl	8007a3c <prvGetNextExpireTime>
 800798e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	4619      	mov	r1, r3
 8007994:	68f8      	ldr	r0, [r7, #12]
 8007996:	f000 f803 	bl	80079a0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800799a:	f000 f8d5 	bl	8007b48 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800799e:	e7f1      	b.n	8007984 <prvTimerTask+0x8>

080079a0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80079aa:	f7ff fa63 	bl	8006e74 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80079ae:	f107 0308 	add.w	r3, r7, #8
 80079b2:	4618      	mov	r0, r3
 80079b4:	f000 f866 	bl	8007a84 <prvSampleTimeNow>
 80079b8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d130      	bne.n	8007a22 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d10a      	bne.n	80079dc <prvProcessTimerOrBlockTask+0x3c>
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d806      	bhi.n	80079dc <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80079ce:	f7ff fa5f 	bl	8006e90 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80079d2:	68f9      	ldr	r1, [r7, #12]
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f7ff ff85 	bl	80078e4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80079da:	e024      	b.n	8007a26 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d008      	beq.n	80079f4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80079e2:	4b13      	ldr	r3, [pc, #76]	; (8007a30 <prvProcessTimerOrBlockTask+0x90>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d101      	bne.n	80079f0 <prvProcessTimerOrBlockTask+0x50>
 80079ec:	2301      	movs	r3, #1
 80079ee:	e000      	b.n	80079f2 <prvProcessTimerOrBlockTask+0x52>
 80079f0:	2300      	movs	r3, #0
 80079f2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80079f4:	4b0f      	ldr	r3, [pc, #60]	; (8007a34 <prvProcessTimerOrBlockTask+0x94>)
 80079f6:	6818      	ldr	r0, [r3, #0]
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	1ad3      	subs	r3, r2, r3
 80079fe:	683a      	ldr	r2, [r7, #0]
 8007a00:	4619      	mov	r1, r3
 8007a02:	f7ff f86b 	bl	8006adc <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007a06:	f7ff fa43 	bl	8006e90 <xTaskResumeAll>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d10a      	bne.n	8007a26 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8007a10:	4b09      	ldr	r3, [pc, #36]	; (8007a38 <prvProcessTimerOrBlockTask+0x98>)
 8007a12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a16:	601a      	str	r2, [r3, #0]
 8007a18:	f3bf 8f4f 	dsb	sy
 8007a1c:	f3bf 8f6f 	isb	sy
    }
 8007a20:	e001      	b.n	8007a26 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8007a22:	f7ff fa35 	bl	8006e90 <xTaskResumeAll>
    }
 8007a26:	bf00      	nop
 8007a28:	3710      	adds	r7, #16
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	20000858 	.word	0x20000858
 8007a34:	2000085c 	.word	0x2000085c
 8007a38:	e000ed04 	.word	0xe000ed04

08007a3c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007a3c:	b480      	push	{r7}
 8007a3e:	b085      	sub	sp, #20
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007a44:	4b0e      	ldr	r3, [pc, #56]	; (8007a80 <prvGetNextExpireTime+0x44>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d101      	bne.n	8007a52 <prvGetNextExpireTime+0x16>
 8007a4e:	2201      	movs	r2, #1
 8007a50:	e000      	b.n	8007a54 <prvGetNextExpireTime+0x18>
 8007a52:	2200      	movs	r2, #0
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d105      	bne.n	8007a6c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a60:	4b07      	ldr	r3, [pc, #28]	; (8007a80 <prvGetNextExpireTime+0x44>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	68db      	ldr	r3, [r3, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	60fb      	str	r3, [r7, #12]
 8007a6a:	e001      	b.n	8007a70 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8007a70:	68fb      	ldr	r3, [r7, #12]
    }
 8007a72:	4618      	mov	r0, r3
 8007a74:	3714      	adds	r7, #20
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop
 8007a80:	20000854 	.word	0x20000854

08007a84 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8007a8c:	f7ff fa9c 	bl	8006fc8 <xTaskGetTickCount>
 8007a90:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8007a92:	4b0b      	ldr	r3, [pc, #44]	; (8007ac0 <prvSampleTimeNow+0x3c>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68fa      	ldr	r2, [r7, #12]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d205      	bcs.n	8007aa8 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8007a9c:	f000 f91a 	bl	8007cd4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	601a      	str	r2, [r3, #0]
 8007aa6:	e002      	b.n	8007aae <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8007aae:	4a04      	ldr	r2, [pc, #16]	; (8007ac0 <prvSampleTimeNow+0x3c>)
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
    }
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
 8007abe:	bf00      	nop
 8007ac0:	20000864 	.word	0x20000864

08007ac4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b086      	sub	sp, #24
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	60f8      	str	r0, [r7, #12]
 8007acc:	60b9      	str	r1, [r7, #8]
 8007ace:	607a      	str	r2, [r7, #4]
 8007ad0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	68ba      	ldr	r2, [r7, #8]
 8007ada:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	68fa      	ldr	r2, [r7, #12]
 8007ae0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	429a      	cmp	r2, r3
 8007ae8:	d812      	bhi.n	8007b10 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	1ad2      	subs	r2, r2, r3
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	699b      	ldr	r3, [r3, #24]
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d302      	bcc.n	8007afe <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007af8:	2301      	movs	r3, #1
 8007afa:	617b      	str	r3, [r7, #20]
 8007afc:	e01b      	b.n	8007b36 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007afe:	4b10      	ldr	r3, [pc, #64]	; (8007b40 <prvInsertTimerInActiveList+0x7c>)
 8007b00:	681a      	ldr	r2, [r3, #0]
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	3304      	adds	r3, #4
 8007b06:	4619      	mov	r1, r3
 8007b08:	4610      	mov	r0, r2
 8007b0a:	f7fe fad8 	bl	80060be <vListInsert>
 8007b0e:	e012      	b.n	8007b36 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	429a      	cmp	r2, r3
 8007b16:	d206      	bcs.n	8007b26 <prvInsertTimerInActiveList+0x62>
 8007b18:	68ba      	ldr	r2, [r7, #8]
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d302      	bcc.n	8007b26 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8007b20:	2301      	movs	r3, #1
 8007b22:	617b      	str	r3, [r7, #20]
 8007b24:	e007      	b.n	8007b36 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b26:	4b07      	ldr	r3, [pc, #28]	; (8007b44 <prvInsertTimerInActiveList+0x80>)
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	3304      	adds	r3, #4
 8007b2e:	4619      	mov	r1, r3
 8007b30:	4610      	mov	r0, r2
 8007b32:	f7fe fac4 	bl	80060be <vListInsert>
            }
        }

        return xProcessTimerNow;
 8007b36:	697b      	ldr	r3, [r7, #20]
    }
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3718      	adds	r7, #24
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	20000858 	.word	0x20000858
 8007b44:	20000854 	.word	0x20000854

08007b48 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b08c      	sub	sp, #48	; 0x30
 8007b4c:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b4e:	e0ae      	b.n	8007cae <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f2c0 80aa 	blt.w	8007cac <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b5e:	695b      	ldr	r3, [r3, #20]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d004      	beq.n	8007b6e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b66:	3304      	adds	r3, #4
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7fe fae1 	bl	8006130 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b6e:	1d3b      	adds	r3, r7, #4
 8007b70:	4618      	mov	r0, r3
 8007b72:	f7ff ff87 	bl	8007a84 <prvSampleTimeNow>
 8007b76:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	2b09      	cmp	r3, #9
 8007b7c:	f200 8097 	bhi.w	8007cae <prvProcessReceivedCommands+0x166>
 8007b80:	a201      	add	r2, pc, #4	; (adr r2, 8007b88 <prvProcessReceivedCommands+0x40>)
 8007b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b86:	bf00      	nop
 8007b88:	08007bb1 	.word	0x08007bb1
 8007b8c:	08007bb1 	.word	0x08007bb1
 8007b90:	08007bb1 	.word	0x08007bb1
 8007b94:	08007c25 	.word	0x08007c25
 8007b98:	08007c39 	.word	0x08007c39
 8007b9c:	08007c83 	.word	0x08007c83
 8007ba0:	08007bb1 	.word	0x08007bb1
 8007ba4:	08007bb1 	.word	0x08007bb1
 8007ba8:	08007c25 	.word	0x08007c25
 8007bac:	08007c39 	.word	0x08007c39
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bb6:	f043 0301 	orr.w	r3, r3, #1
 8007bba:	b2da      	uxtb	r2, r3
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc6:	699b      	ldr	r3, [r3, #24]
 8007bc8:	18d1      	adds	r1, r2, r3
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	6a3a      	ldr	r2, [r7, #32]
 8007bce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bd0:	f7ff ff78 	bl	8007ac4 <prvInsertTimerInActiveList>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d069      	beq.n	8007cae <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bdc:	6a1b      	ldr	r3, [r3, #32]
 8007bde:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007be0:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007be8:	f003 0304 	and.w	r3, r3, #4
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d05e      	beq.n	8007cae <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007bf0:	68fa      	ldr	r2, [r7, #12]
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf4:	699b      	ldr	r3, [r3, #24]
 8007bf6:	441a      	add	r2, r3
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	9300      	str	r3, [sp, #0]
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	2100      	movs	r1, #0
 8007c00:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c02:	f7ff fe21 	bl	8007848 <xTimerGenericCommand>
 8007c06:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d14f      	bne.n	8007cae <prvProcessReceivedCommands+0x166>
        __asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	61bb      	str	r3, [r7, #24]
    }
 8007c20:	bf00      	nop
 8007c22:	e7fe      	b.n	8007c22 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c2a:	f023 0301 	bic.w	r3, r3, #1
 8007c2e:	b2da      	uxtb	r2, r3
 8007c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8007c36:	e03a      	b.n	8007cae <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c3e:	f043 0301 	orr.w	r3, r3, #1
 8007c42:	b2da      	uxtb	r2, r3
 8007c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c46:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007c4a:	68fa      	ldr	r2, [r7, #12]
 8007c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c4e:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c52:	699b      	ldr	r3, [r3, #24]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d10a      	bne.n	8007c6e <prvProcessReceivedCommands+0x126>
        __asm volatile
 8007c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5c:	f383 8811 	msr	BASEPRI, r3
 8007c60:	f3bf 8f6f 	isb	sy
 8007c64:	f3bf 8f4f 	dsb	sy
 8007c68:	617b      	str	r3, [r7, #20]
    }
 8007c6a:	bf00      	nop
 8007c6c:	e7fe      	b.n	8007c6c <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c70:	699a      	ldr	r2, [r3, #24]
 8007c72:	6a3b      	ldr	r3, [r7, #32]
 8007c74:	18d1      	adds	r1, r2, r3
 8007c76:	6a3b      	ldr	r3, [r7, #32]
 8007c78:	6a3a      	ldr	r2, [r7, #32]
 8007c7a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c7c:	f7ff ff22 	bl	8007ac4 <prvInsertTimerInActiveList>
                        break;
 8007c80:	e015      	b.n	8007cae <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c88:	f003 0302 	and.w	r3, r3, #2
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d103      	bne.n	8007c98 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8007c90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c92:	f000 fbeb 	bl	800846c <vPortFree>
 8007c96:	e00a      	b.n	8007cae <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c9e:	f023 0301 	bic.w	r3, r3, #1
 8007ca2:	b2da      	uxtb	r2, r3
 8007ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8007caa:	e000      	b.n	8007cae <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8007cac:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007cae:	4b08      	ldr	r3, [pc, #32]	; (8007cd0 <prvProcessReceivedCommands+0x188>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f107 0108 	add.w	r1, r7, #8
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f7fe fcf5 	bl	80066a8 <xQueueReceive>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f47f af45 	bne.w	8007b50 <prvProcessReceivedCommands+0x8>
        }
    }
 8007cc6:	bf00      	nop
 8007cc8:	bf00      	nop
 8007cca:	3728      	adds	r7, #40	; 0x28
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}
 8007cd0:	2000085c 	.word	0x2000085c

08007cd4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b088      	sub	sp, #32
 8007cd8:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007cda:	e048      	b.n	8007d6e <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007cdc:	4b2d      	ldr	r3, [pc, #180]	; (8007d94 <prvSwitchTimerLists+0xc0>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ce6:	4b2b      	ldr	r3, [pc, #172]	; (8007d94 <prvSwitchTimerLists+0xc0>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	3304      	adds	r3, #4
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f7fe fa1b 	bl	8006130 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	6a1b      	ldr	r3, [r3, #32]
 8007cfe:	68f8      	ldr	r0, [r7, #12]
 8007d00:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d08:	f003 0304 	and.w	r3, r3, #4
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d02e      	beq.n	8007d6e <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	693a      	ldr	r2, [r7, #16]
 8007d16:	4413      	add	r3, r2
 8007d18:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8007d1a:	68ba      	ldr	r2, [r7, #8]
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	429a      	cmp	r2, r3
 8007d20:	d90e      	bls.n	8007d40 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	68fa      	ldr	r2, [r7, #12]
 8007d2c:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007d2e:	4b19      	ldr	r3, [pc, #100]	; (8007d94 <prvSwitchTimerLists+0xc0>)
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	3304      	adds	r3, #4
 8007d36:	4619      	mov	r1, r3
 8007d38:	4610      	mov	r0, r2
 8007d3a:	f7fe f9c0 	bl	80060be <vListInsert>
 8007d3e:	e016      	b.n	8007d6e <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007d40:	2300      	movs	r3, #0
 8007d42:	9300      	str	r3, [sp, #0]
 8007d44:	2300      	movs	r3, #0
 8007d46:	693a      	ldr	r2, [r7, #16]
 8007d48:	2100      	movs	r1, #0
 8007d4a:	68f8      	ldr	r0, [r7, #12]
 8007d4c:	f7ff fd7c 	bl	8007848 <xTimerGenericCommand>
 8007d50:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d10a      	bne.n	8007d6e <prvSwitchTimerLists+0x9a>
        __asm volatile
 8007d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d5c:	f383 8811 	msr	BASEPRI, r3
 8007d60:	f3bf 8f6f 	isb	sy
 8007d64:	f3bf 8f4f 	dsb	sy
 8007d68:	603b      	str	r3, [r7, #0]
    }
 8007d6a:	bf00      	nop
 8007d6c:	e7fe      	b.n	8007d6c <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d6e:	4b09      	ldr	r3, [pc, #36]	; (8007d94 <prvSwitchTimerLists+0xc0>)
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1b1      	bne.n	8007cdc <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8007d78:	4b06      	ldr	r3, [pc, #24]	; (8007d94 <prvSwitchTimerLists+0xc0>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8007d7e:	4b06      	ldr	r3, [pc, #24]	; (8007d98 <prvSwitchTimerLists+0xc4>)
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a04      	ldr	r2, [pc, #16]	; (8007d94 <prvSwitchTimerLists+0xc0>)
 8007d84:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8007d86:	4a04      	ldr	r2, [pc, #16]	; (8007d98 <prvSwitchTimerLists+0xc4>)
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	6013      	str	r3, [r2, #0]
    }
 8007d8c:	bf00      	nop
 8007d8e:	3718      	adds	r7, #24
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	20000854 	.word	0x20000854
 8007d98:	20000858 	.word	0x20000858

08007d9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8007da0:	f000 f962 	bl	8008068 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8007da4:	4b12      	ldr	r3, [pc, #72]	; (8007df0 <prvCheckForValidListAndQueue+0x54>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d11d      	bne.n	8007de8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8007dac:	4811      	ldr	r0, [pc, #68]	; (8007df4 <prvCheckForValidListAndQueue+0x58>)
 8007dae:	f7fe f935 	bl	800601c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8007db2:	4811      	ldr	r0, [pc, #68]	; (8007df8 <prvCheckForValidListAndQueue+0x5c>)
 8007db4:	f7fe f932 	bl	800601c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8007db8:	4b10      	ldr	r3, [pc, #64]	; (8007dfc <prvCheckForValidListAndQueue+0x60>)
 8007dba:	4a0e      	ldr	r2, [pc, #56]	; (8007df4 <prvCheckForValidListAndQueue+0x58>)
 8007dbc:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8007dbe:	4b10      	ldr	r3, [pc, #64]	; (8007e00 <prvCheckForValidListAndQueue+0x64>)
 8007dc0:	4a0d      	ldr	r2, [pc, #52]	; (8007df8 <prvCheckForValidListAndQueue+0x5c>)
 8007dc2:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	210c      	movs	r1, #12
 8007dc8:	200a      	movs	r0, #10
 8007dca:	f7fe fa43 	bl	8006254 <xQueueGenericCreate>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	4a07      	ldr	r2, [pc, #28]	; (8007df0 <prvCheckForValidListAndQueue+0x54>)
 8007dd2:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8007dd4:	4b06      	ldr	r3, [pc, #24]	; (8007df0 <prvCheckForValidListAndQueue+0x54>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d005      	beq.n	8007de8 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007ddc:	4b04      	ldr	r3, [pc, #16]	; (8007df0 <prvCheckForValidListAndQueue+0x54>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4908      	ldr	r1, [pc, #32]	; (8007e04 <prvCheckForValidListAndQueue+0x68>)
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7fe fe50 	bl	8006a88 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007de8:	f000 f96e 	bl	80080c8 <vPortExitCritical>
    }
 8007dec:	bf00      	nop
 8007dee:	bd80      	pop	{r7, pc}
 8007df0:	2000085c 	.word	0x2000085c
 8007df4:	2000082c 	.word	0x2000082c
 8007df8:	20000840 	.word	0x20000840
 8007dfc:	20000854 	.word	0x20000854
 8007e00:	20000858 	.word	0x20000858
 8007e04:	08009260 	.word	0x08009260

08007e08 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	3b04      	subs	r3, #4
 8007e18:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007e20:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	3b04      	subs	r3, #4
 8007e26:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	f023 0201 	bic.w	r2, r3, #1
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	3b04      	subs	r3, #4
 8007e36:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007e38:	4a0c      	ldr	r2, [pc, #48]	; (8007e6c <pxPortInitialiseStack+0x64>)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	3b14      	subs	r3, #20
 8007e42:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	3b04      	subs	r3, #4
 8007e4e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f06f 0202 	mvn.w	r2, #2
 8007e56:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	3b20      	subs	r3, #32
 8007e5c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3714      	adds	r7, #20
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr
 8007e6c:	08007e71 	.word	0x08007e71

08007e70 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e70:	b480      	push	{r7}
 8007e72:	b085      	sub	sp, #20
 8007e74:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8007e76:	2300      	movs	r3, #0
 8007e78:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8007e7a:	4b12      	ldr	r3, [pc, #72]	; (8007ec4 <prvTaskExitError+0x54>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e82:	d00a      	beq.n	8007e9a <prvTaskExitError+0x2a>
        __asm volatile
 8007e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e88:	f383 8811 	msr	BASEPRI, r3
 8007e8c:	f3bf 8f6f 	isb	sy
 8007e90:	f3bf 8f4f 	dsb	sy
 8007e94:	60fb      	str	r3, [r7, #12]
    }
 8007e96:	bf00      	nop
 8007e98:	e7fe      	b.n	8007e98 <prvTaskExitError+0x28>
        __asm volatile
 8007e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e9e:	f383 8811 	msr	BASEPRI, r3
 8007ea2:	f3bf 8f6f 	isb	sy
 8007ea6:	f3bf 8f4f 	dsb	sy
 8007eaa:	60bb      	str	r3, [r7, #8]
    }
 8007eac:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8007eae:	bf00      	nop
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d0fc      	beq.n	8007eb0 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8007eb6:	bf00      	nop
 8007eb8:	bf00      	nop
 8007eba:	3714      	adds	r7, #20
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr
 8007ec4:	20000024 	.word	0x20000024
	...

08007ed0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007ed0:	4b07      	ldr	r3, [pc, #28]	; (8007ef0 <pxCurrentTCBConst2>)
 8007ed2:	6819      	ldr	r1, [r3, #0]
 8007ed4:	6808      	ldr	r0, [r1, #0]
 8007ed6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eda:	f380 8809 	msr	PSP, r0
 8007ede:	f3bf 8f6f 	isb	sy
 8007ee2:	f04f 0000 	mov.w	r0, #0
 8007ee6:	f380 8811 	msr	BASEPRI, r0
 8007eea:	4770      	bx	lr
 8007eec:	f3af 8000 	nop.w

08007ef0 <pxCurrentTCBConst2>:
 8007ef0:	20000728 	.word	0x20000728
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8007ef4:	bf00      	nop
 8007ef6:	bf00      	nop

08007ef8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8007ef8:	4808      	ldr	r0, [pc, #32]	; (8007f1c <prvPortStartFirstTask+0x24>)
 8007efa:	6800      	ldr	r0, [r0, #0]
 8007efc:	6800      	ldr	r0, [r0, #0]
 8007efe:	f380 8808 	msr	MSP, r0
 8007f02:	f04f 0000 	mov.w	r0, #0
 8007f06:	f380 8814 	msr	CONTROL, r0
 8007f0a:	b662      	cpsie	i
 8007f0c:	b661      	cpsie	f
 8007f0e:	f3bf 8f4f 	dsb	sy
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	df00      	svc	0
 8007f18:	bf00      	nop
 8007f1a:	0000      	.short	0x0000
 8007f1c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8007f20:	bf00      	nop
 8007f22:	bf00      	nop

08007f24 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b086      	sub	sp, #24
 8007f28:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007f2a:	4b46      	ldr	r3, [pc, #280]	; (8008044 <xPortStartScheduler+0x120>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a46      	ldr	r2, [pc, #280]	; (8008048 <xPortStartScheduler+0x124>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d10a      	bne.n	8007f4a <xPortStartScheduler+0x26>
        __asm volatile
 8007f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f38:	f383 8811 	msr	BASEPRI, r3
 8007f3c:	f3bf 8f6f 	isb	sy
 8007f40:	f3bf 8f4f 	dsb	sy
 8007f44:	613b      	str	r3, [r7, #16]
    }
 8007f46:	bf00      	nop
 8007f48:	e7fe      	b.n	8007f48 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f4a:	4b3e      	ldr	r3, [pc, #248]	; (8008044 <xPortStartScheduler+0x120>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a3f      	ldr	r2, [pc, #252]	; (800804c <xPortStartScheduler+0x128>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d10a      	bne.n	8007f6a <xPortStartScheduler+0x46>
        __asm volatile
 8007f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f58:	f383 8811 	msr	BASEPRI, r3
 8007f5c:	f3bf 8f6f 	isb	sy
 8007f60:	f3bf 8f4f 	dsb	sy
 8007f64:	60fb      	str	r3, [r7, #12]
    }
 8007f66:	bf00      	nop
 8007f68:	e7fe      	b.n	8007f68 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f6a:	4b39      	ldr	r3, [pc, #228]	; (8008050 <xPortStartScheduler+0x12c>)
 8007f6c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	22ff      	movs	r2, #255	; 0xff
 8007f7a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007f84:	78fb      	ldrb	r3, [r7, #3]
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007f8c:	b2da      	uxtb	r2, r3
 8007f8e:	4b31      	ldr	r3, [pc, #196]	; (8008054 <xPortStartScheduler+0x130>)
 8007f90:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007f92:	4b31      	ldr	r3, [pc, #196]	; (8008058 <xPortStartScheduler+0x134>)
 8007f94:	2207      	movs	r2, #7
 8007f96:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007f98:	e009      	b.n	8007fae <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8007f9a:	4b2f      	ldr	r3, [pc, #188]	; (8008058 <xPortStartScheduler+0x134>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	3b01      	subs	r3, #1
 8007fa0:	4a2d      	ldr	r2, [pc, #180]	; (8008058 <xPortStartScheduler+0x134>)
 8007fa2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007fa4:	78fb      	ldrb	r3, [r7, #3]
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	005b      	lsls	r3, r3, #1
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fae:	78fb      	ldrb	r3, [r7, #3]
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fb6:	2b80      	cmp	r3, #128	; 0x80
 8007fb8:	d0ef      	beq.n	8007f9a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007fba:	4b27      	ldr	r3, [pc, #156]	; (8008058 <xPortStartScheduler+0x134>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f1c3 0307 	rsb	r3, r3, #7
 8007fc2:	2b04      	cmp	r3, #4
 8007fc4:	d00a      	beq.n	8007fdc <xPortStartScheduler+0xb8>
        __asm volatile
 8007fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fca:	f383 8811 	msr	BASEPRI, r3
 8007fce:	f3bf 8f6f 	isb	sy
 8007fd2:	f3bf 8f4f 	dsb	sy
 8007fd6:	60bb      	str	r3, [r7, #8]
    }
 8007fd8:	bf00      	nop
 8007fda:	e7fe      	b.n	8007fda <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007fdc:	4b1e      	ldr	r3, [pc, #120]	; (8008058 <xPortStartScheduler+0x134>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	021b      	lsls	r3, r3, #8
 8007fe2:	4a1d      	ldr	r2, [pc, #116]	; (8008058 <xPortStartScheduler+0x134>)
 8007fe4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007fe6:	4b1c      	ldr	r3, [pc, #112]	; (8008058 <xPortStartScheduler+0x134>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007fee:	4a1a      	ldr	r2, [pc, #104]	; (8008058 <xPortStartScheduler+0x134>)
 8007ff0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	b2da      	uxtb	r2, r3
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8007ffa:	4b18      	ldr	r3, [pc, #96]	; (800805c <xPortStartScheduler+0x138>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a17      	ldr	r2, [pc, #92]	; (800805c <xPortStartScheduler+0x138>)
 8008000:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008004:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008006:	4b15      	ldr	r3, [pc, #84]	; (800805c <xPortStartScheduler+0x138>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a14      	ldr	r2, [pc, #80]	; (800805c <xPortStartScheduler+0x138>)
 800800c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008010:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008012:	f000 f8db 	bl	80081cc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8008016:	4b12      	ldr	r3, [pc, #72]	; (8008060 <xPortStartScheduler+0x13c>)
 8008018:	2200      	movs	r2, #0
 800801a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800801c:	f000 f8fa 	bl	8008214 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008020:	4b10      	ldr	r3, [pc, #64]	; (8008064 <xPortStartScheduler+0x140>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a0f      	ldr	r2, [pc, #60]	; (8008064 <xPortStartScheduler+0x140>)
 8008026:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800802a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800802c:	f7ff ff64 	bl	8007ef8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008030:	f7ff f892 	bl	8007158 <vTaskSwitchContext>
    prvTaskExitError();
 8008034:	f7ff ff1c 	bl	8007e70 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008038:	2300      	movs	r3, #0
}
 800803a:	4618      	mov	r0, r3
 800803c:	3718      	adds	r7, #24
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	e000ed00 	.word	0xe000ed00
 8008048:	410fc271 	.word	0x410fc271
 800804c:	410fc270 	.word	0x410fc270
 8008050:	e000e400 	.word	0xe000e400
 8008054:	20000868 	.word	0x20000868
 8008058:	2000086c 	.word	0x2000086c
 800805c:	e000ed20 	.word	0xe000ed20
 8008060:	20000024 	.word	0x20000024
 8008064:	e000ef34 	.word	0xe000ef34

08008068 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008068:	b480      	push	{r7}
 800806a:	b083      	sub	sp, #12
 800806c:	af00      	add	r7, sp, #0
        __asm volatile
 800806e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008072:	f383 8811 	msr	BASEPRI, r3
 8008076:	f3bf 8f6f 	isb	sy
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	607b      	str	r3, [r7, #4]
    }
 8008080:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8008082:	4b0f      	ldr	r3, [pc, #60]	; (80080c0 <vPortEnterCritical+0x58>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	3301      	adds	r3, #1
 8008088:	4a0d      	ldr	r2, [pc, #52]	; (80080c0 <vPortEnterCritical+0x58>)
 800808a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800808c:	4b0c      	ldr	r3, [pc, #48]	; (80080c0 <vPortEnterCritical+0x58>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2b01      	cmp	r3, #1
 8008092:	d10f      	bne.n	80080b4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008094:	4b0b      	ldr	r3, [pc, #44]	; (80080c4 <vPortEnterCritical+0x5c>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	b2db      	uxtb	r3, r3
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00a      	beq.n	80080b4 <vPortEnterCritical+0x4c>
        __asm volatile
 800809e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a2:	f383 8811 	msr	BASEPRI, r3
 80080a6:	f3bf 8f6f 	isb	sy
 80080aa:	f3bf 8f4f 	dsb	sy
 80080ae:	603b      	str	r3, [r7, #0]
    }
 80080b0:	bf00      	nop
 80080b2:	e7fe      	b.n	80080b2 <vPortEnterCritical+0x4a>
    }
}
 80080b4:	bf00      	nop
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr
 80080c0:	20000024 	.word	0x20000024
 80080c4:	e000ed04 	.word	0xe000ed04

080080c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80080ce:	4b12      	ldr	r3, [pc, #72]	; (8008118 <vPortExitCritical+0x50>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d10a      	bne.n	80080ec <vPortExitCritical+0x24>
        __asm volatile
 80080d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080da:	f383 8811 	msr	BASEPRI, r3
 80080de:	f3bf 8f6f 	isb	sy
 80080e2:	f3bf 8f4f 	dsb	sy
 80080e6:	607b      	str	r3, [r7, #4]
    }
 80080e8:	bf00      	nop
 80080ea:	e7fe      	b.n	80080ea <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80080ec:	4b0a      	ldr	r3, [pc, #40]	; (8008118 <vPortExitCritical+0x50>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	3b01      	subs	r3, #1
 80080f2:	4a09      	ldr	r2, [pc, #36]	; (8008118 <vPortExitCritical+0x50>)
 80080f4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80080f6:	4b08      	ldr	r3, [pc, #32]	; (8008118 <vPortExitCritical+0x50>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d105      	bne.n	800810a <vPortExitCritical+0x42>
 80080fe:	2300      	movs	r3, #0
 8008100:	603b      	str	r3, [r7, #0]
        __asm volatile
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	f383 8811 	msr	BASEPRI, r3
    }
 8008108:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800810a:	bf00      	nop
 800810c:	370c      	adds	r7, #12
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr
 8008116:	bf00      	nop
 8008118:	20000024 	.word	0x20000024
 800811c:	00000000 	.word	0x00000000

08008120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008120:	f3ef 8009 	mrs	r0, PSP
 8008124:	f3bf 8f6f 	isb	sy
 8008128:	4b15      	ldr	r3, [pc, #84]	; (8008180 <pxCurrentTCBConst>)
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	f01e 0f10 	tst.w	lr, #16
 8008130:	bf08      	it	eq
 8008132:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008136:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800813a:	6010      	str	r0, [r2, #0]
 800813c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008140:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008144:	f380 8811 	msr	BASEPRI, r0
 8008148:	f3bf 8f4f 	dsb	sy
 800814c:	f3bf 8f6f 	isb	sy
 8008150:	f7ff f802 	bl	8007158 <vTaskSwitchContext>
 8008154:	f04f 0000 	mov.w	r0, #0
 8008158:	f380 8811 	msr	BASEPRI, r0
 800815c:	bc09      	pop	{r0, r3}
 800815e:	6819      	ldr	r1, [r3, #0]
 8008160:	6808      	ldr	r0, [r1, #0]
 8008162:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008166:	f01e 0f10 	tst.w	lr, #16
 800816a:	bf08      	it	eq
 800816c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008170:	f380 8809 	msr	PSP, r0
 8008174:	f3bf 8f6f 	isb	sy
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	f3af 8000 	nop.w

08008180 <pxCurrentTCBConst>:
 8008180:	20000728 	.word	0x20000728
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8008184:	bf00      	nop
 8008186:	bf00      	nop

08008188 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b082      	sub	sp, #8
 800818c:	af00      	add	r7, sp, #0
        __asm volatile
 800818e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008192:	f383 8811 	msr	BASEPRI, r3
 8008196:	f3bf 8f6f 	isb	sy
 800819a:	f3bf 8f4f 	dsb	sy
 800819e:	607b      	str	r3, [r7, #4]
    }
 80081a0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80081a2:	f7fe ff21 	bl	8006fe8 <xTaskIncrementTick>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d003      	beq.n	80081b4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80081ac:	4b06      	ldr	r3, [pc, #24]	; (80081c8 <SysTick_Handler+0x40>)
 80081ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081b2:	601a      	str	r2, [r3, #0]
 80081b4:	2300      	movs	r3, #0
 80081b6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	f383 8811 	msr	BASEPRI, r3
    }
 80081be:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80081c0:	bf00      	nop
 80081c2:	3708      	adds	r7, #8
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}
 80081c8:	e000ed04 	.word	0xe000ed04

080081cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80081cc:	b480      	push	{r7}
 80081ce:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80081d0:	4b0b      	ldr	r3, [pc, #44]	; (8008200 <vPortSetupTimerInterrupt+0x34>)
 80081d2:	2200      	movs	r2, #0
 80081d4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80081d6:	4b0b      	ldr	r3, [pc, #44]	; (8008204 <vPortSetupTimerInterrupt+0x38>)
 80081d8:	2200      	movs	r2, #0
 80081da:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80081dc:	4b0a      	ldr	r3, [pc, #40]	; (8008208 <vPortSetupTimerInterrupt+0x3c>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a0a      	ldr	r2, [pc, #40]	; (800820c <vPortSetupTimerInterrupt+0x40>)
 80081e2:	fba2 2303 	umull	r2, r3, r2, r3
 80081e6:	099b      	lsrs	r3, r3, #6
 80081e8:	4a09      	ldr	r2, [pc, #36]	; (8008210 <vPortSetupTimerInterrupt+0x44>)
 80081ea:	3b01      	subs	r3, #1
 80081ec:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80081ee:	4b04      	ldr	r3, [pc, #16]	; (8008200 <vPortSetupTimerInterrupt+0x34>)
 80081f0:	2207      	movs	r2, #7
 80081f2:	601a      	str	r2, [r3, #0]
}
 80081f4:	bf00      	nop
 80081f6:	46bd      	mov	sp, r7
 80081f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fc:	4770      	bx	lr
 80081fe:	bf00      	nop
 8008200:	e000e010 	.word	0xe000e010
 8008204:	e000e018 	.word	0xe000e018
 8008208:	20000014 	.word	0x20000014
 800820c:	10624dd3 	.word	0x10624dd3
 8008210:	e000e014 	.word	0xe000e014

08008214 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8008214:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008224 <vPortEnableVFP+0x10>
 8008218:	6801      	ldr	r1, [r0, #0]
 800821a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800821e:	6001      	str	r1, [r0, #0]
 8008220:	4770      	bx	lr
 8008222:	0000      	.short	0x0000
 8008224:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8008228:	bf00      	nop
 800822a:	bf00      	nop

0800822c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800822c:	b480      	push	{r7}
 800822e:	b085      	sub	sp, #20
 8008230:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8008232:	f3ef 8305 	mrs	r3, IPSR
 8008236:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2b0f      	cmp	r3, #15
 800823c:	d914      	bls.n	8008268 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800823e:	4a17      	ldr	r2, [pc, #92]	; (800829c <vPortValidateInterruptPriority+0x70>)
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	4413      	add	r3, r2
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008248:	4b15      	ldr	r3, [pc, #84]	; (80082a0 <vPortValidateInterruptPriority+0x74>)
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	7afa      	ldrb	r2, [r7, #11]
 800824e:	429a      	cmp	r2, r3
 8008250:	d20a      	bcs.n	8008268 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8008252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008256:	f383 8811 	msr	BASEPRI, r3
 800825a:	f3bf 8f6f 	isb	sy
 800825e:	f3bf 8f4f 	dsb	sy
 8008262:	607b      	str	r3, [r7, #4]
    }
 8008264:	bf00      	nop
 8008266:	e7fe      	b.n	8008266 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008268:	4b0e      	ldr	r3, [pc, #56]	; (80082a4 <vPortValidateInterruptPriority+0x78>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008270:	4b0d      	ldr	r3, [pc, #52]	; (80082a8 <vPortValidateInterruptPriority+0x7c>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	429a      	cmp	r2, r3
 8008276:	d90a      	bls.n	800828e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8008278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827c:	f383 8811 	msr	BASEPRI, r3
 8008280:	f3bf 8f6f 	isb	sy
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	603b      	str	r3, [r7, #0]
    }
 800828a:	bf00      	nop
 800828c:	e7fe      	b.n	800828c <vPortValidateInterruptPriority+0x60>
    }
 800828e:	bf00      	nop
 8008290:	3714      	adds	r7, #20
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	e000e3f0 	.word	0xe000e3f0
 80082a0:	20000868 	.word	0x20000868
 80082a4:	e000ed0c 	.word	0xe000ed0c
 80082a8:	2000086c 	.word	0x2000086c

080082ac <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b08a      	sub	sp, #40	; 0x28
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80082b4:	2300      	movs	r3, #0
 80082b6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80082b8:	f7fe fddc 	bl	8006e74 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80082bc:	4b65      	ldr	r3, [pc, #404]	; (8008454 <pvPortMalloc+0x1a8>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d101      	bne.n	80082c8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80082c4:	f000 f934 	bl	8008530 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80082c8:	4b63      	ldr	r3, [pc, #396]	; (8008458 <pvPortMalloc+0x1ac>)
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4013      	ands	r3, r2
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	f040 80a7 	bne.w	8008424 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d02d      	beq.n	8008338 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80082dc:	2208      	movs	r2, #8
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	429a      	cmp	r2, r3
 80082e6:	d227      	bcs.n	8008338 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80082e8:	2208      	movs	r2, #8
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	4413      	add	r3, r2
 80082ee:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f003 0307 	and.w	r3, r3, #7
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d021      	beq.n	800833e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f023 0307 	bic.w	r3, r3, #7
 8008300:	3308      	adds	r3, #8
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	429a      	cmp	r2, r3
 8008306:	d214      	bcs.n	8008332 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f023 0307 	bic.w	r3, r3, #7
 800830e:	3308      	adds	r3, #8
 8008310:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f003 0307 	and.w	r3, r3, #7
 8008318:	2b00      	cmp	r3, #0
 800831a:	d010      	beq.n	800833e <pvPortMalloc+0x92>
        __asm volatile
 800831c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008320:	f383 8811 	msr	BASEPRI, r3
 8008324:	f3bf 8f6f 	isb	sy
 8008328:	f3bf 8f4f 	dsb	sy
 800832c:	617b      	str	r3, [r7, #20]
    }
 800832e:	bf00      	nop
 8008330:	e7fe      	b.n	8008330 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8008332:	2300      	movs	r3, #0
 8008334:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008336:	e002      	b.n	800833e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8008338:	2300      	movs	r3, #0
 800833a:	607b      	str	r3, [r7, #4]
 800833c:	e000      	b.n	8008340 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800833e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d06e      	beq.n	8008424 <pvPortMalloc+0x178>
 8008346:	4b45      	ldr	r3, [pc, #276]	; (800845c <pvPortMalloc+0x1b0>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	687a      	ldr	r2, [r7, #4]
 800834c:	429a      	cmp	r2, r3
 800834e:	d869      	bhi.n	8008424 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8008350:	4b43      	ldr	r3, [pc, #268]	; (8008460 <pvPortMalloc+0x1b4>)
 8008352:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8008354:	4b42      	ldr	r3, [pc, #264]	; (8008460 <pvPortMalloc+0x1b4>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800835a:	e004      	b.n	8008366 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800835c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800835e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8008360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	687a      	ldr	r2, [r7, #4]
 800836c:	429a      	cmp	r2, r3
 800836e:	d903      	bls.n	8008378 <pvPortMalloc+0xcc>
 8008370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d1f1      	bne.n	800835c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8008378:	4b36      	ldr	r3, [pc, #216]	; (8008454 <pvPortMalloc+0x1a8>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800837e:	429a      	cmp	r2, r3
 8008380:	d050      	beq.n	8008424 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008382:	6a3b      	ldr	r3, [r7, #32]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	2208      	movs	r2, #8
 8008388:	4413      	add	r3, r2
 800838a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800838c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	6a3b      	ldr	r3, [r7, #32]
 8008392:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008396:	685a      	ldr	r2, [r3, #4]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	1ad2      	subs	r2, r2, r3
 800839c:	2308      	movs	r3, #8
 800839e:	005b      	lsls	r3, r3, #1
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d91f      	bls.n	80083e4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80083a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	4413      	add	r3, r2
 80083aa:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80083ac:	69bb      	ldr	r3, [r7, #24]
 80083ae:	f003 0307 	and.w	r3, r3, #7
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d00a      	beq.n	80083cc <pvPortMalloc+0x120>
        __asm volatile
 80083b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ba:	f383 8811 	msr	BASEPRI, r3
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	f3bf 8f4f 	dsb	sy
 80083c6:	613b      	str	r3, [r7, #16]
    }
 80083c8:	bf00      	nop
 80083ca:	e7fe      	b.n	80083ca <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80083cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ce:	685a      	ldr	r2, [r3, #4]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	1ad2      	subs	r2, r2, r3
 80083d4:	69bb      	ldr	r3, [r7, #24]
 80083d6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80083d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80083de:	69b8      	ldr	r0, [r7, #24]
 80083e0:	f000 f908 	bl	80085f4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80083e4:	4b1d      	ldr	r3, [pc, #116]	; (800845c <pvPortMalloc+0x1b0>)
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	4a1b      	ldr	r2, [pc, #108]	; (800845c <pvPortMalloc+0x1b0>)
 80083f0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80083f2:	4b1a      	ldr	r3, [pc, #104]	; (800845c <pvPortMalloc+0x1b0>)
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	4b1b      	ldr	r3, [pc, #108]	; (8008464 <pvPortMalloc+0x1b8>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d203      	bcs.n	8008406 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80083fe:	4b17      	ldr	r3, [pc, #92]	; (800845c <pvPortMalloc+0x1b0>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a18      	ldr	r2, [pc, #96]	; (8008464 <pvPortMalloc+0x1b8>)
 8008404:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008408:	685a      	ldr	r2, [r3, #4]
 800840a:	4b13      	ldr	r3, [pc, #76]	; (8008458 <pvPortMalloc+0x1ac>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	431a      	orrs	r2, r3
 8008410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008412:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8008414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008416:	2200      	movs	r2, #0
 8008418:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800841a:	4b13      	ldr	r3, [pc, #76]	; (8008468 <pvPortMalloc+0x1bc>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	3301      	adds	r3, #1
 8008420:	4a11      	ldr	r2, [pc, #68]	; (8008468 <pvPortMalloc+0x1bc>)
 8008422:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8008424:	f7fe fd34 	bl	8006e90 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	f003 0307 	and.w	r3, r3, #7
 800842e:	2b00      	cmp	r3, #0
 8008430:	d00a      	beq.n	8008448 <pvPortMalloc+0x19c>
        __asm volatile
 8008432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008436:	f383 8811 	msr	BASEPRI, r3
 800843a:	f3bf 8f6f 	isb	sy
 800843e:	f3bf 8f4f 	dsb	sy
 8008442:	60fb      	str	r3, [r7, #12]
    }
 8008444:	bf00      	nop
 8008446:	e7fe      	b.n	8008446 <pvPortMalloc+0x19a>
    return pvReturn;
 8008448:	69fb      	ldr	r3, [r7, #28]
}
 800844a:	4618      	mov	r0, r3
 800844c:	3728      	adds	r7, #40	; 0x28
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	20013478 	.word	0x20013478
 8008458:	2001348c 	.word	0x2001348c
 800845c:	2001347c 	.word	0x2001347c
 8008460:	20013470 	.word	0x20013470
 8008464:	20013480 	.word	0x20013480
 8008468:	20013484 	.word	0x20013484

0800846c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800846c:	b580      	push	{r7, lr}
 800846e:	b086      	sub	sp, #24
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d04d      	beq.n	800851a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800847e:	2308      	movs	r3, #8
 8008480:	425b      	negs	r3, r3
 8008482:	697a      	ldr	r2, [r7, #20]
 8008484:	4413      	add	r3, r2
 8008486:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	685a      	ldr	r2, [r3, #4]
 8008490:	4b24      	ldr	r3, [pc, #144]	; (8008524 <vPortFree+0xb8>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4013      	ands	r3, r2
 8008496:	2b00      	cmp	r3, #0
 8008498:	d10a      	bne.n	80084b0 <vPortFree+0x44>
        __asm volatile
 800849a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800849e:	f383 8811 	msr	BASEPRI, r3
 80084a2:	f3bf 8f6f 	isb	sy
 80084a6:	f3bf 8f4f 	dsb	sy
 80084aa:	60fb      	str	r3, [r7, #12]
    }
 80084ac:	bf00      	nop
 80084ae:	e7fe      	b.n	80084ae <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d00a      	beq.n	80084ce <vPortFree+0x62>
        __asm volatile
 80084b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084bc:	f383 8811 	msr	BASEPRI, r3
 80084c0:	f3bf 8f6f 	isb	sy
 80084c4:	f3bf 8f4f 	dsb	sy
 80084c8:	60bb      	str	r3, [r7, #8]
    }
 80084ca:	bf00      	nop
 80084cc:	e7fe      	b.n	80084cc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	685a      	ldr	r2, [r3, #4]
 80084d2:	4b14      	ldr	r3, [pc, #80]	; (8008524 <vPortFree+0xb8>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4013      	ands	r3, r2
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d01e      	beq.n	800851a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d11a      	bne.n	800851a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80084e4:	693b      	ldr	r3, [r7, #16]
 80084e6:	685a      	ldr	r2, [r3, #4]
 80084e8:	4b0e      	ldr	r3, [pc, #56]	; (8008524 <vPortFree+0xb8>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	43db      	mvns	r3, r3
 80084ee:	401a      	ands	r2, r3
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80084f4:	f7fe fcbe 	bl	8006e74 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	685a      	ldr	r2, [r3, #4]
 80084fc:	4b0a      	ldr	r3, [pc, #40]	; (8008528 <vPortFree+0xbc>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4413      	add	r3, r2
 8008502:	4a09      	ldr	r2, [pc, #36]	; (8008528 <vPortFree+0xbc>)
 8008504:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008506:	6938      	ldr	r0, [r7, #16]
 8008508:	f000 f874 	bl	80085f4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800850c:	4b07      	ldr	r3, [pc, #28]	; (800852c <vPortFree+0xc0>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	3301      	adds	r3, #1
 8008512:	4a06      	ldr	r2, [pc, #24]	; (800852c <vPortFree+0xc0>)
 8008514:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8008516:	f7fe fcbb 	bl	8006e90 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800851a:	bf00      	nop
 800851c:	3718      	adds	r7, #24
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}
 8008522:	bf00      	nop
 8008524:	2001348c 	.word	0x2001348c
 8008528:	2001347c 	.word	0x2001347c
 800852c:	20013488 	.word	0x20013488

08008530 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8008530:	b480      	push	{r7}
 8008532:	b085      	sub	sp, #20
 8008534:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008536:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800853a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800853c:	4b27      	ldr	r3, [pc, #156]	; (80085dc <prvHeapInit+0xac>)
 800853e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f003 0307 	and.w	r3, r3, #7
 8008546:	2b00      	cmp	r3, #0
 8008548:	d00c      	beq.n	8008564 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	3307      	adds	r3, #7
 800854e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f023 0307 	bic.w	r3, r3, #7
 8008556:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008558:	68ba      	ldr	r2, [r7, #8]
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	1ad3      	subs	r3, r2, r3
 800855e:	4a1f      	ldr	r2, [pc, #124]	; (80085dc <prvHeapInit+0xac>)
 8008560:	4413      	add	r3, r2
 8008562:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008568:	4a1d      	ldr	r2, [pc, #116]	; (80085e0 <prvHeapInit+0xb0>)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800856e:	4b1c      	ldr	r3, [pc, #112]	; (80085e0 <prvHeapInit+0xb0>)
 8008570:	2200      	movs	r2, #0
 8008572:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	68ba      	ldr	r2, [r7, #8]
 8008578:	4413      	add	r3, r2
 800857a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800857c:	2208      	movs	r2, #8
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	1a9b      	subs	r3, r3, r2
 8008582:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f023 0307 	bic.w	r3, r3, #7
 800858a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	4a15      	ldr	r2, [pc, #84]	; (80085e4 <prvHeapInit+0xb4>)
 8008590:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8008592:	4b14      	ldr	r3, [pc, #80]	; (80085e4 <prvHeapInit+0xb4>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	2200      	movs	r2, #0
 8008598:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800859a:	4b12      	ldr	r3, [pc, #72]	; (80085e4 <prvHeapInit+0xb4>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	2200      	movs	r2, #0
 80085a0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	68fa      	ldr	r2, [r7, #12]
 80085aa:	1ad2      	subs	r2, r2, r3
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80085b0:	4b0c      	ldr	r3, [pc, #48]	; (80085e4 <prvHeapInit+0xb4>)
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	4a0a      	ldr	r2, [pc, #40]	; (80085e8 <prvHeapInit+0xb8>)
 80085be:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	4a09      	ldr	r2, [pc, #36]	; (80085ec <prvHeapInit+0xbc>)
 80085c6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085c8:	4b09      	ldr	r3, [pc, #36]	; (80085f0 <prvHeapInit+0xc0>)
 80085ca:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80085ce:	601a      	str	r2, [r3, #0]
}
 80085d0:	bf00      	nop
 80085d2:	3714      	adds	r7, #20
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr
 80085dc:	20000870 	.word	0x20000870
 80085e0:	20013470 	.word	0x20013470
 80085e4:	20013478 	.word	0x20013478
 80085e8:	20013480 	.word	0x20013480
 80085ec:	2001347c 	.word	0x2001347c
 80085f0:	2001348c 	.word	0x2001348c

080085f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80085f4:	b480      	push	{r7}
 80085f6:	b085      	sub	sp, #20
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80085fc:	4b28      	ldr	r3, [pc, #160]	; (80086a0 <prvInsertBlockIntoFreeList+0xac>)
 80085fe:	60fb      	str	r3, [r7, #12]
 8008600:	e002      	b.n	8008608 <prvInsertBlockIntoFreeList+0x14>
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	60fb      	str	r3, [r7, #12]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	429a      	cmp	r2, r3
 8008610:	d8f7      	bhi.n	8008602 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	68ba      	ldr	r2, [r7, #8]
 800861c:	4413      	add	r3, r2
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	429a      	cmp	r2, r3
 8008622:	d108      	bne.n	8008636 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	685a      	ldr	r2, [r3, #4]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	441a      	add	r2, r3
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	685b      	ldr	r3, [r3, #4]
 800863e:	68ba      	ldr	r2, [r7, #8]
 8008640:	441a      	add	r2, r3
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	429a      	cmp	r2, r3
 8008648:	d118      	bne.n	800867c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	4b15      	ldr	r3, [pc, #84]	; (80086a4 <prvInsertBlockIntoFreeList+0xb0>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	429a      	cmp	r2, r3
 8008654:	d00d      	beq.n	8008672 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	685a      	ldr	r2, [r3, #4]
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	441a      	add	r2, r3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	601a      	str	r2, [r3, #0]
 8008670:	e008      	b.n	8008684 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008672:	4b0c      	ldr	r3, [pc, #48]	; (80086a4 <prvInsertBlockIntoFreeList+0xb0>)
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	601a      	str	r2, [r3, #0]
 800867a:	e003      	b.n	8008684 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8008684:	68fa      	ldr	r2, [r7, #12]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	429a      	cmp	r2, r3
 800868a:	d002      	beq.n	8008692 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008692:	bf00      	nop
 8008694:	3714      	adds	r7, #20
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop
 80086a0:	20013470 	.word	0x20013470
 80086a4:	20013478 	.word	0x20013478

080086a8 <__errno>:
 80086a8:	4b01      	ldr	r3, [pc, #4]	; (80086b0 <__errno+0x8>)
 80086aa:	6818      	ldr	r0, [r3, #0]
 80086ac:	4770      	bx	lr
 80086ae:	bf00      	nop
 80086b0:	20000028 	.word	0x20000028

080086b4 <__libc_init_array>:
 80086b4:	b570      	push	{r4, r5, r6, lr}
 80086b6:	4d0d      	ldr	r5, [pc, #52]	; (80086ec <__libc_init_array+0x38>)
 80086b8:	4c0d      	ldr	r4, [pc, #52]	; (80086f0 <__libc_init_array+0x3c>)
 80086ba:	1b64      	subs	r4, r4, r5
 80086bc:	10a4      	asrs	r4, r4, #2
 80086be:	2600      	movs	r6, #0
 80086c0:	42a6      	cmp	r6, r4
 80086c2:	d109      	bne.n	80086d8 <__libc_init_array+0x24>
 80086c4:	4d0b      	ldr	r5, [pc, #44]	; (80086f4 <__libc_init_array+0x40>)
 80086c6:	4c0c      	ldr	r4, [pc, #48]	; (80086f8 <__libc_init_array+0x44>)
 80086c8:	f000 fc60 	bl	8008f8c <_init>
 80086cc:	1b64      	subs	r4, r4, r5
 80086ce:	10a4      	asrs	r4, r4, #2
 80086d0:	2600      	movs	r6, #0
 80086d2:	42a6      	cmp	r6, r4
 80086d4:	d105      	bne.n	80086e2 <__libc_init_array+0x2e>
 80086d6:	bd70      	pop	{r4, r5, r6, pc}
 80086d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80086dc:	4798      	blx	r3
 80086de:	3601      	adds	r6, #1
 80086e0:	e7ee      	b.n	80086c0 <__libc_init_array+0xc>
 80086e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80086e6:	4798      	blx	r3
 80086e8:	3601      	adds	r6, #1
 80086ea:	e7f2      	b.n	80086d2 <__libc_init_array+0x1e>
 80086ec:	080092bc 	.word	0x080092bc
 80086f0:	080092bc 	.word	0x080092bc
 80086f4:	080092bc 	.word	0x080092bc
 80086f8:	080092c0 	.word	0x080092c0

080086fc <memcpy>:
 80086fc:	440a      	add	r2, r1
 80086fe:	4291      	cmp	r1, r2
 8008700:	f100 33ff 	add.w	r3, r0, #4294967295
 8008704:	d100      	bne.n	8008708 <memcpy+0xc>
 8008706:	4770      	bx	lr
 8008708:	b510      	push	{r4, lr}
 800870a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800870e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008712:	4291      	cmp	r1, r2
 8008714:	d1f9      	bne.n	800870a <memcpy+0xe>
 8008716:	bd10      	pop	{r4, pc}

08008718 <memset>:
 8008718:	4402      	add	r2, r0
 800871a:	4603      	mov	r3, r0
 800871c:	4293      	cmp	r3, r2
 800871e:	d100      	bne.n	8008722 <memset+0xa>
 8008720:	4770      	bx	lr
 8008722:	f803 1b01 	strb.w	r1, [r3], #1
 8008726:	e7f9      	b.n	800871c <memset+0x4>

08008728 <siprintf>:
 8008728:	b40e      	push	{r1, r2, r3}
 800872a:	b500      	push	{lr}
 800872c:	b09c      	sub	sp, #112	; 0x70
 800872e:	ab1d      	add	r3, sp, #116	; 0x74
 8008730:	9002      	str	r0, [sp, #8]
 8008732:	9006      	str	r0, [sp, #24]
 8008734:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008738:	4809      	ldr	r0, [pc, #36]	; (8008760 <siprintf+0x38>)
 800873a:	9107      	str	r1, [sp, #28]
 800873c:	9104      	str	r1, [sp, #16]
 800873e:	4909      	ldr	r1, [pc, #36]	; (8008764 <siprintf+0x3c>)
 8008740:	f853 2b04 	ldr.w	r2, [r3], #4
 8008744:	9105      	str	r1, [sp, #20]
 8008746:	6800      	ldr	r0, [r0, #0]
 8008748:	9301      	str	r3, [sp, #4]
 800874a:	a902      	add	r1, sp, #8
 800874c:	f000 f87a 	bl	8008844 <_svfiprintf_r>
 8008750:	9b02      	ldr	r3, [sp, #8]
 8008752:	2200      	movs	r2, #0
 8008754:	701a      	strb	r2, [r3, #0]
 8008756:	b01c      	add	sp, #112	; 0x70
 8008758:	f85d eb04 	ldr.w	lr, [sp], #4
 800875c:	b003      	add	sp, #12
 800875e:	4770      	bx	lr
 8008760:	20000028 	.word	0x20000028
 8008764:	ffff0208 	.word	0xffff0208

08008768 <strncmp>:
 8008768:	b510      	push	{r4, lr}
 800876a:	b16a      	cbz	r2, 8008788 <strncmp+0x20>
 800876c:	3901      	subs	r1, #1
 800876e:	1884      	adds	r4, r0, r2
 8008770:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008774:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008778:	4293      	cmp	r3, r2
 800877a:	d103      	bne.n	8008784 <strncmp+0x1c>
 800877c:	42a0      	cmp	r0, r4
 800877e:	d001      	beq.n	8008784 <strncmp+0x1c>
 8008780:	2b00      	cmp	r3, #0
 8008782:	d1f5      	bne.n	8008770 <strncmp+0x8>
 8008784:	1a98      	subs	r0, r3, r2
 8008786:	bd10      	pop	{r4, pc}
 8008788:	4610      	mov	r0, r2
 800878a:	e7fc      	b.n	8008786 <strncmp+0x1e>

0800878c <__ssputs_r>:
 800878c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008790:	688e      	ldr	r6, [r1, #8]
 8008792:	429e      	cmp	r6, r3
 8008794:	4682      	mov	sl, r0
 8008796:	460c      	mov	r4, r1
 8008798:	4690      	mov	r8, r2
 800879a:	461f      	mov	r7, r3
 800879c:	d838      	bhi.n	8008810 <__ssputs_r+0x84>
 800879e:	898a      	ldrh	r2, [r1, #12]
 80087a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80087a4:	d032      	beq.n	800880c <__ssputs_r+0x80>
 80087a6:	6825      	ldr	r5, [r4, #0]
 80087a8:	6909      	ldr	r1, [r1, #16]
 80087aa:	eba5 0901 	sub.w	r9, r5, r1
 80087ae:	6965      	ldr	r5, [r4, #20]
 80087b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80087b8:	3301      	adds	r3, #1
 80087ba:	444b      	add	r3, r9
 80087bc:	106d      	asrs	r5, r5, #1
 80087be:	429d      	cmp	r5, r3
 80087c0:	bf38      	it	cc
 80087c2:	461d      	movcc	r5, r3
 80087c4:	0553      	lsls	r3, r2, #21
 80087c6:	d531      	bpl.n	800882c <__ssputs_r+0xa0>
 80087c8:	4629      	mov	r1, r5
 80087ca:	f000 fb39 	bl	8008e40 <_malloc_r>
 80087ce:	4606      	mov	r6, r0
 80087d0:	b950      	cbnz	r0, 80087e8 <__ssputs_r+0x5c>
 80087d2:	230c      	movs	r3, #12
 80087d4:	f8ca 3000 	str.w	r3, [sl]
 80087d8:	89a3      	ldrh	r3, [r4, #12]
 80087da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087de:	81a3      	strh	r3, [r4, #12]
 80087e0:	f04f 30ff 	mov.w	r0, #4294967295
 80087e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087e8:	6921      	ldr	r1, [r4, #16]
 80087ea:	464a      	mov	r2, r9
 80087ec:	f7ff ff86 	bl	80086fc <memcpy>
 80087f0:	89a3      	ldrh	r3, [r4, #12]
 80087f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80087f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80087fa:	81a3      	strh	r3, [r4, #12]
 80087fc:	6126      	str	r6, [r4, #16]
 80087fe:	6165      	str	r5, [r4, #20]
 8008800:	444e      	add	r6, r9
 8008802:	eba5 0509 	sub.w	r5, r5, r9
 8008806:	6026      	str	r6, [r4, #0]
 8008808:	60a5      	str	r5, [r4, #8]
 800880a:	463e      	mov	r6, r7
 800880c:	42be      	cmp	r6, r7
 800880e:	d900      	bls.n	8008812 <__ssputs_r+0x86>
 8008810:	463e      	mov	r6, r7
 8008812:	4632      	mov	r2, r6
 8008814:	6820      	ldr	r0, [r4, #0]
 8008816:	4641      	mov	r1, r8
 8008818:	f000 faa8 	bl	8008d6c <memmove>
 800881c:	68a3      	ldr	r3, [r4, #8]
 800881e:	6822      	ldr	r2, [r4, #0]
 8008820:	1b9b      	subs	r3, r3, r6
 8008822:	4432      	add	r2, r6
 8008824:	60a3      	str	r3, [r4, #8]
 8008826:	6022      	str	r2, [r4, #0]
 8008828:	2000      	movs	r0, #0
 800882a:	e7db      	b.n	80087e4 <__ssputs_r+0x58>
 800882c:	462a      	mov	r2, r5
 800882e:	f000 fb61 	bl	8008ef4 <_realloc_r>
 8008832:	4606      	mov	r6, r0
 8008834:	2800      	cmp	r0, #0
 8008836:	d1e1      	bne.n	80087fc <__ssputs_r+0x70>
 8008838:	6921      	ldr	r1, [r4, #16]
 800883a:	4650      	mov	r0, sl
 800883c:	f000 fab0 	bl	8008da0 <_free_r>
 8008840:	e7c7      	b.n	80087d2 <__ssputs_r+0x46>
	...

08008844 <_svfiprintf_r>:
 8008844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008848:	4698      	mov	r8, r3
 800884a:	898b      	ldrh	r3, [r1, #12]
 800884c:	061b      	lsls	r3, r3, #24
 800884e:	b09d      	sub	sp, #116	; 0x74
 8008850:	4607      	mov	r7, r0
 8008852:	460d      	mov	r5, r1
 8008854:	4614      	mov	r4, r2
 8008856:	d50e      	bpl.n	8008876 <_svfiprintf_r+0x32>
 8008858:	690b      	ldr	r3, [r1, #16]
 800885a:	b963      	cbnz	r3, 8008876 <_svfiprintf_r+0x32>
 800885c:	2140      	movs	r1, #64	; 0x40
 800885e:	f000 faef 	bl	8008e40 <_malloc_r>
 8008862:	6028      	str	r0, [r5, #0]
 8008864:	6128      	str	r0, [r5, #16]
 8008866:	b920      	cbnz	r0, 8008872 <_svfiprintf_r+0x2e>
 8008868:	230c      	movs	r3, #12
 800886a:	603b      	str	r3, [r7, #0]
 800886c:	f04f 30ff 	mov.w	r0, #4294967295
 8008870:	e0d1      	b.n	8008a16 <_svfiprintf_r+0x1d2>
 8008872:	2340      	movs	r3, #64	; 0x40
 8008874:	616b      	str	r3, [r5, #20]
 8008876:	2300      	movs	r3, #0
 8008878:	9309      	str	r3, [sp, #36]	; 0x24
 800887a:	2320      	movs	r3, #32
 800887c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008880:	f8cd 800c 	str.w	r8, [sp, #12]
 8008884:	2330      	movs	r3, #48	; 0x30
 8008886:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008a30 <_svfiprintf_r+0x1ec>
 800888a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800888e:	f04f 0901 	mov.w	r9, #1
 8008892:	4623      	mov	r3, r4
 8008894:	469a      	mov	sl, r3
 8008896:	f813 2b01 	ldrb.w	r2, [r3], #1
 800889a:	b10a      	cbz	r2, 80088a0 <_svfiprintf_r+0x5c>
 800889c:	2a25      	cmp	r2, #37	; 0x25
 800889e:	d1f9      	bne.n	8008894 <_svfiprintf_r+0x50>
 80088a0:	ebba 0b04 	subs.w	fp, sl, r4
 80088a4:	d00b      	beq.n	80088be <_svfiprintf_r+0x7a>
 80088a6:	465b      	mov	r3, fp
 80088a8:	4622      	mov	r2, r4
 80088aa:	4629      	mov	r1, r5
 80088ac:	4638      	mov	r0, r7
 80088ae:	f7ff ff6d 	bl	800878c <__ssputs_r>
 80088b2:	3001      	adds	r0, #1
 80088b4:	f000 80aa 	beq.w	8008a0c <_svfiprintf_r+0x1c8>
 80088b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088ba:	445a      	add	r2, fp
 80088bc:	9209      	str	r2, [sp, #36]	; 0x24
 80088be:	f89a 3000 	ldrb.w	r3, [sl]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	f000 80a2 	beq.w	8008a0c <_svfiprintf_r+0x1c8>
 80088c8:	2300      	movs	r3, #0
 80088ca:	f04f 32ff 	mov.w	r2, #4294967295
 80088ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088d2:	f10a 0a01 	add.w	sl, sl, #1
 80088d6:	9304      	str	r3, [sp, #16]
 80088d8:	9307      	str	r3, [sp, #28]
 80088da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80088de:	931a      	str	r3, [sp, #104]	; 0x68
 80088e0:	4654      	mov	r4, sl
 80088e2:	2205      	movs	r2, #5
 80088e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088e8:	4851      	ldr	r0, [pc, #324]	; (8008a30 <_svfiprintf_r+0x1ec>)
 80088ea:	f7f7 fc89 	bl	8000200 <memchr>
 80088ee:	9a04      	ldr	r2, [sp, #16]
 80088f0:	b9d8      	cbnz	r0, 800892a <_svfiprintf_r+0xe6>
 80088f2:	06d0      	lsls	r0, r2, #27
 80088f4:	bf44      	itt	mi
 80088f6:	2320      	movmi	r3, #32
 80088f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088fc:	0711      	lsls	r1, r2, #28
 80088fe:	bf44      	itt	mi
 8008900:	232b      	movmi	r3, #43	; 0x2b
 8008902:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008906:	f89a 3000 	ldrb.w	r3, [sl]
 800890a:	2b2a      	cmp	r3, #42	; 0x2a
 800890c:	d015      	beq.n	800893a <_svfiprintf_r+0xf6>
 800890e:	9a07      	ldr	r2, [sp, #28]
 8008910:	4654      	mov	r4, sl
 8008912:	2000      	movs	r0, #0
 8008914:	f04f 0c0a 	mov.w	ip, #10
 8008918:	4621      	mov	r1, r4
 800891a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800891e:	3b30      	subs	r3, #48	; 0x30
 8008920:	2b09      	cmp	r3, #9
 8008922:	d94e      	bls.n	80089c2 <_svfiprintf_r+0x17e>
 8008924:	b1b0      	cbz	r0, 8008954 <_svfiprintf_r+0x110>
 8008926:	9207      	str	r2, [sp, #28]
 8008928:	e014      	b.n	8008954 <_svfiprintf_r+0x110>
 800892a:	eba0 0308 	sub.w	r3, r0, r8
 800892e:	fa09 f303 	lsl.w	r3, r9, r3
 8008932:	4313      	orrs	r3, r2
 8008934:	9304      	str	r3, [sp, #16]
 8008936:	46a2      	mov	sl, r4
 8008938:	e7d2      	b.n	80088e0 <_svfiprintf_r+0x9c>
 800893a:	9b03      	ldr	r3, [sp, #12]
 800893c:	1d19      	adds	r1, r3, #4
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	9103      	str	r1, [sp, #12]
 8008942:	2b00      	cmp	r3, #0
 8008944:	bfbb      	ittet	lt
 8008946:	425b      	neglt	r3, r3
 8008948:	f042 0202 	orrlt.w	r2, r2, #2
 800894c:	9307      	strge	r3, [sp, #28]
 800894e:	9307      	strlt	r3, [sp, #28]
 8008950:	bfb8      	it	lt
 8008952:	9204      	strlt	r2, [sp, #16]
 8008954:	7823      	ldrb	r3, [r4, #0]
 8008956:	2b2e      	cmp	r3, #46	; 0x2e
 8008958:	d10c      	bne.n	8008974 <_svfiprintf_r+0x130>
 800895a:	7863      	ldrb	r3, [r4, #1]
 800895c:	2b2a      	cmp	r3, #42	; 0x2a
 800895e:	d135      	bne.n	80089cc <_svfiprintf_r+0x188>
 8008960:	9b03      	ldr	r3, [sp, #12]
 8008962:	1d1a      	adds	r2, r3, #4
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	9203      	str	r2, [sp, #12]
 8008968:	2b00      	cmp	r3, #0
 800896a:	bfb8      	it	lt
 800896c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008970:	3402      	adds	r4, #2
 8008972:	9305      	str	r3, [sp, #20]
 8008974:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008a40 <_svfiprintf_r+0x1fc>
 8008978:	7821      	ldrb	r1, [r4, #0]
 800897a:	2203      	movs	r2, #3
 800897c:	4650      	mov	r0, sl
 800897e:	f7f7 fc3f 	bl	8000200 <memchr>
 8008982:	b140      	cbz	r0, 8008996 <_svfiprintf_r+0x152>
 8008984:	2340      	movs	r3, #64	; 0x40
 8008986:	eba0 000a 	sub.w	r0, r0, sl
 800898a:	fa03 f000 	lsl.w	r0, r3, r0
 800898e:	9b04      	ldr	r3, [sp, #16]
 8008990:	4303      	orrs	r3, r0
 8008992:	3401      	adds	r4, #1
 8008994:	9304      	str	r3, [sp, #16]
 8008996:	f814 1b01 	ldrb.w	r1, [r4], #1
 800899a:	4826      	ldr	r0, [pc, #152]	; (8008a34 <_svfiprintf_r+0x1f0>)
 800899c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089a0:	2206      	movs	r2, #6
 80089a2:	f7f7 fc2d 	bl	8000200 <memchr>
 80089a6:	2800      	cmp	r0, #0
 80089a8:	d038      	beq.n	8008a1c <_svfiprintf_r+0x1d8>
 80089aa:	4b23      	ldr	r3, [pc, #140]	; (8008a38 <_svfiprintf_r+0x1f4>)
 80089ac:	bb1b      	cbnz	r3, 80089f6 <_svfiprintf_r+0x1b2>
 80089ae:	9b03      	ldr	r3, [sp, #12]
 80089b0:	3307      	adds	r3, #7
 80089b2:	f023 0307 	bic.w	r3, r3, #7
 80089b6:	3308      	adds	r3, #8
 80089b8:	9303      	str	r3, [sp, #12]
 80089ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089bc:	4433      	add	r3, r6
 80089be:	9309      	str	r3, [sp, #36]	; 0x24
 80089c0:	e767      	b.n	8008892 <_svfiprintf_r+0x4e>
 80089c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80089c6:	460c      	mov	r4, r1
 80089c8:	2001      	movs	r0, #1
 80089ca:	e7a5      	b.n	8008918 <_svfiprintf_r+0xd4>
 80089cc:	2300      	movs	r3, #0
 80089ce:	3401      	adds	r4, #1
 80089d0:	9305      	str	r3, [sp, #20]
 80089d2:	4619      	mov	r1, r3
 80089d4:	f04f 0c0a 	mov.w	ip, #10
 80089d8:	4620      	mov	r0, r4
 80089da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089de:	3a30      	subs	r2, #48	; 0x30
 80089e0:	2a09      	cmp	r2, #9
 80089e2:	d903      	bls.n	80089ec <_svfiprintf_r+0x1a8>
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d0c5      	beq.n	8008974 <_svfiprintf_r+0x130>
 80089e8:	9105      	str	r1, [sp, #20]
 80089ea:	e7c3      	b.n	8008974 <_svfiprintf_r+0x130>
 80089ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80089f0:	4604      	mov	r4, r0
 80089f2:	2301      	movs	r3, #1
 80089f4:	e7f0      	b.n	80089d8 <_svfiprintf_r+0x194>
 80089f6:	ab03      	add	r3, sp, #12
 80089f8:	9300      	str	r3, [sp, #0]
 80089fa:	462a      	mov	r2, r5
 80089fc:	4b0f      	ldr	r3, [pc, #60]	; (8008a3c <_svfiprintf_r+0x1f8>)
 80089fe:	a904      	add	r1, sp, #16
 8008a00:	4638      	mov	r0, r7
 8008a02:	f3af 8000 	nop.w
 8008a06:	1c42      	adds	r2, r0, #1
 8008a08:	4606      	mov	r6, r0
 8008a0a:	d1d6      	bne.n	80089ba <_svfiprintf_r+0x176>
 8008a0c:	89ab      	ldrh	r3, [r5, #12]
 8008a0e:	065b      	lsls	r3, r3, #25
 8008a10:	f53f af2c 	bmi.w	800886c <_svfiprintf_r+0x28>
 8008a14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a16:	b01d      	add	sp, #116	; 0x74
 8008a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a1c:	ab03      	add	r3, sp, #12
 8008a1e:	9300      	str	r3, [sp, #0]
 8008a20:	462a      	mov	r2, r5
 8008a22:	4b06      	ldr	r3, [pc, #24]	; (8008a3c <_svfiprintf_r+0x1f8>)
 8008a24:	a904      	add	r1, sp, #16
 8008a26:	4638      	mov	r0, r7
 8008a28:	f000 f87a 	bl	8008b20 <_printf_i>
 8008a2c:	e7eb      	b.n	8008a06 <_svfiprintf_r+0x1c2>
 8008a2e:	bf00      	nop
 8008a30:	08009280 	.word	0x08009280
 8008a34:	0800928a 	.word	0x0800928a
 8008a38:	00000000 	.word	0x00000000
 8008a3c:	0800878d 	.word	0x0800878d
 8008a40:	08009286 	.word	0x08009286

08008a44 <_printf_common>:
 8008a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a48:	4616      	mov	r6, r2
 8008a4a:	4699      	mov	r9, r3
 8008a4c:	688a      	ldr	r2, [r1, #8]
 8008a4e:	690b      	ldr	r3, [r1, #16]
 8008a50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a54:	4293      	cmp	r3, r2
 8008a56:	bfb8      	it	lt
 8008a58:	4613      	movlt	r3, r2
 8008a5a:	6033      	str	r3, [r6, #0]
 8008a5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a60:	4607      	mov	r7, r0
 8008a62:	460c      	mov	r4, r1
 8008a64:	b10a      	cbz	r2, 8008a6a <_printf_common+0x26>
 8008a66:	3301      	adds	r3, #1
 8008a68:	6033      	str	r3, [r6, #0]
 8008a6a:	6823      	ldr	r3, [r4, #0]
 8008a6c:	0699      	lsls	r1, r3, #26
 8008a6e:	bf42      	ittt	mi
 8008a70:	6833      	ldrmi	r3, [r6, #0]
 8008a72:	3302      	addmi	r3, #2
 8008a74:	6033      	strmi	r3, [r6, #0]
 8008a76:	6825      	ldr	r5, [r4, #0]
 8008a78:	f015 0506 	ands.w	r5, r5, #6
 8008a7c:	d106      	bne.n	8008a8c <_printf_common+0x48>
 8008a7e:	f104 0a19 	add.w	sl, r4, #25
 8008a82:	68e3      	ldr	r3, [r4, #12]
 8008a84:	6832      	ldr	r2, [r6, #0]
 8008a86:	1a9b      	subs	r3, r3, r2
 8008a88:	42ab      	cmp	r3, r5
 8008a8a:	dc26      	bgt.n	8008ada <_printf_common+0x96>
 8008a8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008a90:	1e13      	subs	r3, r2, #0
 8008a92:	6822      	ldr	r2, [r4, #0]
 8008a94:	bf18      	it	ne
 8008a96:	2301      	movne	r3, #1
 8008a98:	0692      	lsls	r2, r2, #26
 8008a9a:	d42b      	bmi.n	8008af4 <_printf_common+0xb0>
 8008a9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008aa0:	4649      	mov	r1, r9
 8008aa2:	4638      	mov	r0, r7
 8008aa4:	47c0      	blx	r8
 8008aa6:	3001      	adds	r0, #1
 8008aa8:	d01e      	beq.n	8008ae8 <_printf_common+0xa4>
 8008aaa:	6823      	ldr	r3, [r4, #0]
 8008aac:	68e5      	ldr	r5, [r4, #12]
 8008aae:	6832      	ldr	r2, [r6, #0]
 8008ab0:	f003 0306 	and.w	r3, r3, #6
 8008ab4:	2b04      	cmp	r3, #4
 8008ab6:	bf08      	it	eq
 8008ab8:	1aad      	subeq	r5, r5, r2
 8008aba:	68a3      	ldr	r3, [r4, #8]
 8008abc:	6922      	ldr	r2, [r4, #16]
 8008abe:	bf0c      	ite	eq
 8008ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ac4:	2500      	movne	r5, #0
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	bfc4      	itt	gt
 8008aca:	1a9b      	subgt	r3, r3, r2
 8008acc:	18ed      	addgt	r5, r5, r3
 8008ace:	2600      	movs	r6, #0
 8008ad0:	341a      	adds	r4, #26
 8008ad2:	42b5      	cmp	r5, r6
 8008ad4:	d11a      	bne.n	8008b0c <_printf_common+0xc8>
 8008ad6:	2000      	movs	r0, #0
 8008ad8:	e008      	b.n	8008aec <_printf_common+0xa8>
 8008ada:	2301      	movs	r3, #1
 8008adc:	4652      	mov	r2, sl
 8008ade:	4649      	mov	r1, r9
 8008ae0:	4638      	mov	r0, r7
 8008ae2:	47c0      	blx	r8
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	d103      	bne.n	8008af0 <_printf_common+0xac>
 8008ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8008aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008af0:	3501      	adds	r5, #1
 8008af2:	e7c6      	b.n	8008a82 <_printf_common+0x3e>
 8008af4:	18e1      	adds	r1, r4, r3
 8008af6:	1c5a      	adds	r2, r3, #1
 8008af8:	2030      	movs	r0, #48	; 0x30
 8008afa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008afe:	4422      	add	r2, r4
 8008b00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b08:	3302      	adds	r3, #2
 8008b0a:	e7c7      	b.n	8008a9c <_printf_common+0x58>
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	4622      	mov	r2, r4
 8008b10:	4649      	mov	r1, r9
 8008b12:	4638      	mov	r0, r7
 8008b14:	47c0      	blx	r8
 8008b16:	3001      	adds	r0, #1
 8008b18:	d0e6      	beq.n	8008ae8 <_printf_common+0xa4>
 8008b1a:	3601      	adds	r6, #1
 8008b1c:	e7d9      	b.n	8008ad2 <_printf_common+0x8e>
	...

08008b20 <_printf_i>:
 8008b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b24:	460c      	mov	r4, r1
 8008b26:	4691      	mov	r9, r2
 8008b28:	7e27      	ldrb	r7, [r4, #24]
 8008b2a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008b2c:	2f78      	cmp	r7, #120	; 0x78
 8008b2e:	4680      	mov	r8, r0
 8008b30:	469a      	mov	sl, r3
 8008b32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008b36:	d807      	bhi.n	8008b48 <_printf_i+0x28>
 8008b38:	2f62      	cmp	r7, #98	; 0x62
 8008b3a:	d80a      	bhi.n	8008b52 <_printf_i+0x32>
 8008b3c:	2f00      	cmp	r7, #0
 8008b3e:	f000 80d8 	beq.w	8008cf2 <_printf_i+0x1d2>
 8008b42:	2f58      	cmp	r7, #88	; 0x58
 8008b44:	f000 80a3 	beq.w	8008c8e <_printf_i+0x16e>
 8008b48:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008b4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b50:	e03a      	b.n	8008bc8 <_printf_i+0xa8>
 8008b52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b56:	2b15      	cmp	r3, #21
 8008b58:	d8f6      	bhi.n	8008b48 <_printf_i+0x28>
 8008b5a:	a001      	add	r0, pc, #4	; (adr r0, 8008b60 <_printf_i+0x40>)
 8008b5c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008b60:	08008bb9 	.word	0x08008bb9
 8008b64:	08008bcd 	.word	0x08008bcd
 8008b68:	08008b49 	.word	0x08008b49
 8008b6c:	08008b49 	.word	0x08008b49
 8008b70:	08008b49 	.word	0x08008b49
 8008b74:	08008b49 	.word	0x08008b49
 8008b78:	08008bcd 	.word	0x08008bcd
 8008b7c:	08008b49 	.word	0x08008b49
 8008b80:	08008b49 	.word	0x08008b49
 8008b84:	08008b49 	.word	0x08008b49
 8008b88:	08008b49 	.word	0x08008b49
 8008b8c:	08008cd9 	.word	0x08008cd9
 8008b90:	08008bfd 	.word	0x08008bfd
 8008b94:	08008cbb 	.word	0x08008cbb
 8008b98:	08008b49 	.word	0x08008b49
 8008b9c:	08008b49 	.word	0x08008b49
 8008ba0:	08008cfb 	.word	0x08008cfb
 8008ba4:	08008b49 	.word	0x08008b49
 8008ba8:	08008bfd 	.word	0x08008bfd
 8008bac:	08008b49 	.word	0x08008b49
 8008bb0:	08008b49 	.word	0x08008b49
 8008bb4:	08008cc3 	.word	0x08008cc3
 8008bb8:	680b      	ldr	r3, [r1, #0]
 8008bba:	1d1a      	adds	r2, r3, #4
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	600a      	str	r2, [r1, #0]
 8008bc0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008bc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e0a3      	b.n	8008d14 <_printf_i+0x1f4>
 8008bcc:	6825      	ldr	r5, [r4, #0]
 8008bce:	6808      	ldr	r0, [r1, #0]
 8008bd0:	062e      	lsls	r6, r5, #24
 8008bd2:	f100 0304 	add.w	r3, r0, #4
 8008bd6:	d50a      	bpl.n	8008bee <_printf_i+0xce>
 8008bd8:	6805      	ldr	r5, [r0, #0]
 8008bda:	600b      	str	r3, [r1, #0]
 8008bdc:	2d00      	cmp	r5, #0
 8008bde:	da03      	bge.n	8008be8 <_printf_i+0xc8>
 8008be0:	232d      	movs	r3, #45	; 0x2d
 8008be2:	426d      	negs	r5, r5
 8008be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008be8:	485e      	ldr	r0, [pc, #376]	; (8008d64 <_printf_i+0x244>)
 8008bea:	230a      	movs	r3, #10
 8008bec:	e019      	b.n	8008c22 <_printf_i+0x102>
 8008bee:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008bf2:	6805      	ldr	r5, [r0, #0]
 8008bf4:	600b      	str	r3, [r1, #0]
 8008bf6:	bf18      	it	ne
 8008bf8:	b22d      	sxthne	r5, r5
 8008bfa:	e7ef      	b.n	8008bdc <_printf_i+0xbc>
 8008bfc:	680b      	ldr	r3, [r1, #0]
 8008bfe:	6825      	ldr	r5, [r4, #0]
 8008c00:	1d18      	adds	r0, r3, #4
 8008c02:	6008      	str	r0, [r1, #0]
 8008c04:	0628      	lsls	r0, r5, #24
 8008c06:	d501      	bpl.n	8008c0c <_printf_i+0xec>
 8008c08:	681d      	ldr	r5, [r3, #0]
 8008c0a:	e002      	b.n	8008c12 <_printf_i+0xf2>
 8008c0c:	0669      	lsls	r1, r5, #25
 8008c0e:	d5fb      	bpl.n	8008c08 <_printf_i+0xe8>
 8008c10:	881d      	ldrh	r5, [r3, #0]
 8008c12:	4854      	ldr	r0, [pc, #336]	; (8008d64 <_printf_i+0x244>)
 8008c14:	2f6f      	cmp	r7, #111	; 0x6f
 8008c16:	bf0c      	ite	eq
 8008c18:	2308      	moveq	r3, #8
 8008c1a:	230a      	movne	r3, #10
 8008c1c:	2100      	movs	r1, #0
 8008c1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c22:	6866      	ldr	r6, [r4, #4]
 8008c24:	60a6      	str	r6, [r4, #8]
 8008c26:	2e00      	cmp	r6, #0
 8008c28:	bfa2      	ittt	ge
 8008c2a:	6821      	ldrge	r1, [r4, #0]
 8008c2c:	f021 0104 	bicge.w	r1, r1, #4
 8008c30:	6021      	strge	r1, [r4, #0]
 8008c32:	b90d      	cbnz	r5, 8008c38 <_printf_i+0x118>
 8008c34:	2e00      	cmp	r6, #0
 8008c36:	d04d      	beq.n	8008cd4 <_printf_i+0x1b4>
 8008c38:	4616      	mov	r6, r2
 8008c3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c3e:	fb03 5711 	mls	r7, r3, r1, r5
 8008c42:	5dc7      	ldrb	r7, [r0, r7]
 8008c44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c48:	462f      	mov	r7, r5
 8008c4a:	42bb      	cmp	r3, r7
 8008c4c:	460d      	mov	r5, r1
 8008c4e:	d9f4      	bls.n	8008c3a <_printf_i+0x11a>
 8008c50:	2b08      	cmp	r3, #8
 8008c52:	d10b      	bne.n	8008c6c <_printf_i+0x14c>
 8008c54:	6823      	ldr	r3, [r4, #0]
 8008c56:	07df      	lsls	r7, r3, #31
 8008c58:	d508      	bpl.n	8008c6c <_printf_i+0x14c>
 8008c5a:	6923      	ldr	r3, [r4, #16]
 8008c5c:	6861      	ldr	r1, [r4, #4]
 8008c5e:	4299      	cmp	r1, r3
 8008c60:	bfde      	ittt	le
 8008c62:	2330      	movle	r3, #48	; 0x30
 8008c64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c68:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c6c:	1b92      	subs	r2, r2, r6
 8008c6e:	6122      	str	r2, [r4, #16]
 8008c70:	f8cd a000 	str.w	sl, [sp]
 8008c74:	464b      	mov	r3, r9
 8008c76:	aa03      	add	r2, sp, #12
 8008c78:	4621      	mov	r1, r4
 8008c7a:	4640      	mov	r0, r8
 8008c7c:	f7ff fee2 	bl	8008a44 <_printf_common>
 8008c80:	3001      	adds	r0, #1
 8008c82:	d14c      	bne.n	8008d1e <_printf_i+0x1fe>
 8008c84:	f04f 30ff 	mov.w	r0, #4294967295
 8008c88:	b004      	add	sp, #16
 8008c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c8e:	4835      	ldr	r0, [pc, #212]	; (8008d64 <_printf_i+0x244>)
 8008c90:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008c94:	6823      	ldr	r3, [r4, #0]
 8008c96:	680e      	ldr	r6, [r1, #0]
 8008c98:	061f      	lsls	r7, r3, #24
 8008c9a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008c9e:	600e      	str	r6, [r1, #0]
 8008ca0:	d514      	bpl.n	8008ccc <_printf_i+0x1ac>
 8008ca2:	07d9      	lsls	r1, r3, #31
 8008ca4:	bf44      	itt	mi
 8008ca6:	f043 0320 	orrmi.w	r3, r3, #32
 8008caa:	6023      	strmi	r3, [r4, #0]
 8008cac:	b91d      	cbnz	r5, 8008cb6 <_printf_i+0x196>
 8008cae:	6823      	ldr	r3, [r4, #0]
 8008cb0:	f023 0320 	bic.w	r3, r3, #32
 8008cb4:	6023      	str	r3, [r4, #0]
 8008cb6:	2310      	movs	r3, #16
 8008cb8:	e7b0      	b.n	8008c1c <_printf_i+0xfc>
 8008cba:	6823      	ldr	r3, [r4, #0]
 8008cbc:	f043 0320 	orr.w	r3, r3, #32
 8008cc0:	6023      	str	r3, [r4, #0]
 8008cc2:	2378      	movs	r3, #120	; 0x78
 8008cc4:	4828      	ldr	r0, [pc, #160]	; (8008d68 <_printf_i+0x248>)
 8008cc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008cca:	e7e3      	b.n	8008c94 <_printf_i+0x174>
 8008ccc:	065e      	lsls	r6, r3, #25
 8008cce:	bf48      	it	mi
 8008cd0:	b2ad      	uxthmi	r5, r5
 8008cd2:	e7e6      	b.n	8008ca2 <_printf_i+0x182>
 8008cd4:	4616      	mov	r6, r2
 8008cd6:	e7bb      	b.n	8008c50 <_printf_i+0x130>
 8008cd8:	680b      	ldr	r3, [r1, #0]
 8008cda:	6826      	ldr	r6, [r4, #0]
 8008cdc:	6960      	ldr	r0, [r4, #20]
 8008cde:	1d1d      	adds	r5, r3, #4
 8008ce0:	600d      	str	r5, [r1, #0]
 8008ce2:	0635      	lsls	r5, r6, #24
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	d501      	bpl.n	8008cec <_printf_i+0x1cc>
 8008ce8:	6018      	str	r0, [r3, #0]
 8008cea:	e002      	b.n	8008cf2 <_printf_i+0x1d2>
 8008cec:	0671      	lsls	r1, r6, #25
 8008cee:	d5fb      	bpl.n	8008ce8 <_printf_i+0x1c8>
 8008cf0:	8018      	strh	r0, [r3, #0]
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	6123      	str	r3, [r4, #16]
 8008cf6:	4616      	mov	r6, r2
 8008cf8:	e7ba      	b.n	8008c70 <_printf_i+0x150>
 8008cfa:	680b      	ldr	r3, [r1, #0]
 8008cfc:	1d1a      	adds	r2, r3, #4
 8008cfe:	600a      	str	r2, [r1, #0]
 8008d00:	681e      	ldr	r6, [r3, #0]
 8008d02:	6862      	ldr	r2, [r4, #4]
 8008d04:	2100      	movs	r1, #0
 8008d06:	4630      	mov	r0, r6
 8008d08:	f7f7 fa7a 	bl	8000200 <memchr>
 8008d0c:	b108      	cbz	r0, 8008d12 <_printf_i+0x1f2>
 8008d0e:	1b80      	subs	r0, r0, r6
 8008d10:	6060      	str	r0, [r4, #4]
 8008d12:	6863      	ldr	r3, [r4, #4]
 8008d14:	6123      	str	r3, [r4, #16]
 8008d16:	2300      	movs	r3, #0
 8008d18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d1c:	e7a8      	b.n	8008c70 <_printf_i+0x150>
 8008d1e:	6923      	ldr	r3, [r4, #16]
 8008d20:	4632      	mov	r2, r6
 8008d22:	4649      	mov	r1, r9
 8008d24:	4640      	mov	r0, r8
 8008d26:	47d0      	blx	sl
 8008d28:	3001      	adds	r0, #1
 8008d2a:	d0ab      	beq.n	8008c84 <_printf_i+0x164>
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	079b      	lsls	r3, r3, #30
 8008d30:	d413      	bmi.n	8008d5a <_printf_i+0x23a>
 8008d32:	68e0      	ldr	r0, [r4, #12]
 8008d34:	9b03      	ldr	r3, [sp, #12]
 8008d36:	4298      	cmp	r0, r3
 8008d38:	bfb8      	it	lt
 8008d3a:	4618      	movlt	r0, r3
 8008d3c:	e7a4      	b.n	8008c88 <_printf_i+0x168>
 8008d3e:	2301      	movs	r3, #1
 8008d40:	4632      	mov	r2, r6
 8008d42:	4649      	mov	r1, r9
 8008d44:	4640      	mov	r0, r8
 8008d46:	47d0      	blx	sl
 8008d48:	3001      	adds	r0, #1
 8008d4a:	d09b      	beq.n	8008c84 <_printf_i+0x164>
 8008d4c:	3501      	adds	r5, #1
 8008d4e:	68e3      	ldr	r3, [r4, #12]
 8008d50:	9903      	ldr	r1, [sp, #12]
 8008d52:	1a5b      	subs	r3, r3, r1
 8008d54:	42ab      	cmp	r3, r5
 8008d56:	dcf2      	bgt.n	8008d3e <_printf_i+0x21e>
 8008d58:	e7eb      	b.n	8008d32 <_printf_i+0x212>
 8008d5a:	2500      	movs	r5, #0
 8008d5c:	f104 0619 	add.w	r6, r4, #25
 8008d60:	e7f5      	b.n	8008d4e <_printf_i+0x22e>
 8008d62:	bf00      	nop
 8008d64:	08009291 	.word	0x08009291
 8008d68:	080092a2 	.word	0x080092a2

08008d6c <memmove>:
 8008d6c:	4288      	cmp	r0, r1
 8008d6e:	b510      	push	{r4, lr}
 8008d70:	eb01 0402 	add.w	r4, r1, r2
 8008d74:	d902      	bls.n	8008d7c <memmove+0x10>
 8008d76:	4284      	cmp	r4, r0
 8008d78:	4623      	mov	r3, r4
 8008d7a:	d807      	bhi.n	8008d8c <memmove+0x20>
 8008d7c:	1e43      	subs	r3, r0, #1
 8008d7e:	42a1      	cmp	r1, r4
 8008d80:	d008      	beq.n	8008d94 <memmove+0x28>
 8008d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d8a:	e7f8      	b.n	8008d7e <memmove+0x12>
 8008d8c:	4402      	add	r2, r0
 8008d8e:	4601      	mov	r1, r0
 8008d90:	428a      	cmp	r2, r1
 8008d92:	d100      	bne.n	8008d96 <memmove+0x2a>
 8008d94:	bd10      	pop	{r4, pc}
 8008d96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d9e:	e7f7      	b.n	8008d90 <memmove+0x24>

08008da0 <_free_r>:
 8008da0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008da2:	2900      	cmp	r1, #0
 8008da4:	d048      	beq.n	8008e38 <_free_r+0x98>
 8008da6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008daa:	9001      	str	r0, [sp, #4]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f1a1 0404 	sub.w	r4, r1, #4
 8008db2:	bfb8      	it	lt
 8008db4:	18e4      	addlt	r4, r4, r3
 8008db6:	f000 f8d3 	bl	8008f60 <__malloc_lock>
 8008dba:	4a20      	ldr	r2, [pc, #128]	; (8008e3c <_free_r+0x9c>)
 8008dbc:	9801      	ldr	r0, [sp, #4]
 8008dbe:	6813      	ldr	r3, [r2, #0]
 8008dc0:	4615      	mov	r5, r2
 8008dc2:	b933      	cbnz	r3, 8008dd2 <_free_r+0x32>
 8008dc4:	6063      	str	r3, [r4, #4]
 8008dc6:	6014      	str	r4, [r2, #0]
 8008dc8:	b003      	add	sp, #12
 8008dca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008dce:	f000 b8cd 	b.w	8008f6c <__malloc_unlock>
 8008dd2:	42a3      	cmp	r3, r4
 8008dd4:	d90b      	bls.n	8008dee <_free_r+0x4e>
 8008dd6:	6821      	ldr	r1, [r4, #0]
 8008dd8:	1862      	adds	r2, r4, r1
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	bf04      	itt	eq
 8008dde:	681a      	ldreq	r2, [r3, #0]
 8008de0:	685b      	ldreq	r3, [r3, #4]
 8008de2:	6063      	str	r3, [r4, #4]
 8008de4:	bf04      	itt	eq
 8008de6:	1852      	addeq	r2, r2, r1
 8008de8:	6022      	streq	r2, [r4, #0]
 8008dea:	602c      	str	r4, [r5, #0]
 8008dec:	e7ec      	b.n	8008dc8 <_free_r+0x28>
 8008dee:	461a      	mov	r2, r3
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	b10b      	cbz	r3, 8008df8 <_free_r+0x58>
 8008df4:	42a3      	cmp	r3, r4
 8008df6:	d9fa      	bls.n	8008dee <_free_r+0x4e>
 8008df8:	6811      	ldr	r1, [r2, #0]
 8008dfa:	1855      	adds	r5, r2, r1
 8008dfc:	42a5      	cmp	r5, r4
 8008dfe:	d10b      	bne.n	8008e18 <_free_r+0x78>
 8008e00:	6824      	ldr	r4, [r4, #0]
 8008e02:	4421      	add	r1, r4
 8008e04:	1854      	adds	r4, r2, r1
 8008e06:	42a3      	cmp	r3, r4
 8008e08:	6011      	str	r1, [r2, #0]
 8008e0a:	d1dd      	bne.n	8008dc8 <_free_r+0x28>
 8008e0c:	681c      	ldr	r4, [r3, #0]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	6053      	str	r3, [r2, #4]
 8008e12:	4421      	add	r1, r4
 8008e14:	6011      	str	r1, [r2, #0]
 8008e16:	e7d7      	b.n	8008dc8 <_free_r+0x28>
 8008e18:	d902      	bls.n	8008e20 <_free_r+0x80>
 8008e1a:	230c      	movs	r3, #12
 8008e1c:	6003      	str	r3, [r0, #0]
 8008e1e:	e7d3      	b.n	8008dc8 <_free_r+0x28>
 8008e20:	6825      	ldr	r5, [r4, #0]
 8008e22:	1961      	adds	r1, r4, r5
 8008e24:	428b      	cmp	r3, r1
 8008e26:	bf04      	itt	eq
 8008e28:	6819      	ldreq	r1, [r3, #0]
 8008e2a:	685b      	ldreq	r3, [r3, #4]
 8008e2c:	6063      	str	r3, [r4, #4]
 8008e2e:	bf04      	itt	eq
 8008e30:	1949      	addeq	r1, r1, r5
 8008e32:	6021      	streq	r1, [r4, #0]
 8008e34:	6054      	str	r4, [r2, #4]
 8008e36:	e7c7      	b.n	8008dc8 <_free_r+0x28>
 8008e38:	b003      	add	sp, #12
 8008e3a:	bd30      	pop	{r4, r5, pc}
 8008e3c:	20013490 	.word	0x20013490

08008e40 <_malloc_r>:
 8008e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e42:	1ccd      	adds	r5, r1, #3
 8008e44:	f025 0503 	bic.w	r5, r5, #3
 8008e48:	3508      	adds	r5, #8
 8008e4a:	2d0c      	cmp	r5, #12
 8008e4c:	bf38      	it	cc
 8008e4e:	250c      	movcc	r5, #12
 8008e50:	2d00      	cmp	r5, #0
 8008e52:	4606      	mov	r6, r0
 8008e54:	db01      	blt.n	8008e5a <_malloc_r+0x1a>
 8008e56:	42a9      	cmp	r1, r5
 8008e58:	d903      	bls.n	8008e62 <_malloc_r+0x22>
 8008e5a:	230c      	movs	r3, #12
 8008e5c:	6033      	str	r3, [r6, #0]
 8008e5e:	2000      	movs	r0, #0
 8008e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e62:	f000 f87d 	bl	8008f60 <__malloc_lock>
 8008e66:	4921      	ldr	r1, [pc, #132]	; (8008eec <_malloc_r+0xac>)
 8008e68:	680a      	ldr	r2, [r1, #0]
 8008e6a:	4614      	mov	r4, r2
 8008e6c:	b99c      	cbnz	r4, 8008e96 <_malloc_r+0x56>
 8008e6e:	4f20      	ldr	r7, [pc, #128]	; (8008ef0 <_malloc_r+0xb0>)
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	b923      	cbnz	r3, 8008e7e <_malloc_r+0x3e>
 8008e74:	4621      	mov	r1, r4
 8008e76:	4630      	mov	r0, r6
 8008e78:	f000 f862 	bl	8008f40 <_sbrk_r>
 8008e7c:	6038      	str	r0, [r7, #0]
 8008e7e:	4629      	mov	r1, r5
 8008e80:	4630      	mov	r0, r6
 8008e82:	f000 f85d 	bl	8008f40 <_sbrk_r>
 8008e86:	1c43      	adds	r3, r0, #1
 8008e88:	d123      	bne.n	8008ed2 <_malloc_r+0x92>
 8008e8a:	230c      	movs	r3, #12
 8008e8c:	6033      	str	r3, [r6, #0]
 8008e8e:	4630      	mov	r0, r6
 8008e90:	f000 f86c 	bl	8008f6c <__malloc_unlock>
 8008e94:	e7e3      	b.n	8008e5e <_malloc_r+0x1e>
 8008e96:	6823      	ldr	r3, [r4, #0]
 8008e98:	1b5b      	subs	r3, r3, r5
 8008e9a:	d417      	bmi.n	8008ecc <_malloc_r+0x8c>
 8008e9c:	2b0b      	cmp	r3, #11
 8008e9e:	d903      	bls.n	8008ea8 <_malloc_r+0x68>
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	441c      	add	r4, r3
 8008ea4:	6025      	str	r5, [r4, #0]
 8008ea6:	e004      	b.n	8008eb2 <_malloc_r+0x72>
 8008ea8:	6863      	ldr	r3, [r4, #4]
 8008eaa:	42a2      	cmp	r2, r4
 8008eac:	bf0c      	ite	eq
 8008eae:	600b      	streq	r3, [r1, #0]
 8008eb0:	6053      	strne	r3, [r2, #4]
 8008eb2:	4630      	mov	r0, r6
 8008eb4:	f000 f85a 	bl	8008f6c <__malloc_unlock>
 8008eb8:	f104 000b 	add.w	r0, r4, #11
 8008ebc:	1d23      	adds	r3, r4, #4
 8008ebe:	f020 0007 	bic.w	r0, r0, #7
 8008ec2:	1ac2      	subs	r2, r0, r3
 8008ec4:	d0cc      	beq.n	8008e60 <_malloc_r+0x20>
 8008ec6:	1a1b      	subs	r3, r3, r0
 8008ec8:	50a3      	str	r3, [r4, r2]
 8008eca:	e7c9      	b.n	8008e60 <_malloc_r+0x20>
 8008ecc:	4622      	mov	r2, r4
 8008ece:	6864      	ldr	r4, [r4, #4]
 8008ed0:	e7cc      	b.n	8008e6c <_malloc_r+0x2c>
 8008ed2:	1cc4      	adds	r4, r0, #3
 8008ed4:	f024 0403 	bic.w	r4, r4, #3
 8008ed8:	42a0      	cmp	r0, r4
 8008eda:	d0e3      	beq.n	8008ea4 <_malloc_r+0x64>
 8008edc:	1a21      	subs	r1, r4, r0
 8008ede:	4630      	mov	r0, r6
 8008ee0:	f000 f82e 	bl	8008f40 <_sbrk_r>
 8008ee4:	3001      	adds	r0, #1
 8008ee6:	d1dd      	bne.n	8008ea4 <_malloc_r+0x64>
 8008ee8:	e7cf      	b.n	8008e8a <_malloc_r+0x4a>
 8008eea:	bf00      	nop
 8008eec:	20013490 	.word	0x20013490
 8008ef0:	20013494 	.word	0x20013494

08008ef4 <_realloc_r>:
 8008ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ef6:	4607      	mov	r7, r0
 8008ef8:	4614      	mov	r4, r2
 8008efa:	460e      	mov	r6, r1
 8008efc:	b921      	cbnz	r1, 8008f08 <_realloc_r+0x14>
 8008efe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008f02:	4611      	mov	r1, r2
 8008f04:	f7ff bf9c 	b.w	8008e40 <_malloc_r>
 8008f08:	b922      	cbnz	r2, 8008f14 <_realloc_r+0x20>
 8008f0a:	f7ff ff49 	bl	8008da0 <_free_r>
 8008f0e:	4625      	mov	r5, r4
 8008f10:	4628      	mov	r0, r5
 8008f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f14:	f000 f830 	bl	8008f78 <_malloc_usable_size_r>
 8008f18:	42a0      	cmp	r0, r4
 8008f1a:	d20f      	bcs.n	8008f3c <_realloc_r+0x48>
 8008f1c:	4621      	mov	r1, r4
 8008f1e:	4638      	mov	r0, r7
 8008f20:	f7ff ff8e 	bl	8008e40 <_malloc_r>
 8008f24:	4605      	mov	r5, r0
 8008f26:	2800      	cmp	r0, #0
 8008f28:	d0f2      	beq.n	8008f10 <_realloc_r+0x1c>
 8008f2a:	4631      	mov	r1, r6
 8008f2c:	4622      	mov	r2, r4
 8008f2e:	f7ff fbe5 	bl	80086fc <memcpy>
 8008f32:	4631      	mov	r1, r6
 8008f34:	4638      	mov	r0, r7
 8008f36:	f7ff ff33 	bl	8008da0 <_free_r>
 8008f3a:	e7e9      	b.n	8008f10 <_realloc_r+0x1c>
 8008f3c:	4635      	mov	r5, r6
 8008f3e:	e7e7      	b.n	8008f10 <_realloc_r+0x1c>

08008f40 <_sbrk_r>:
 8008f40:	b538      	push	{r3, r4, r5, lr}
 8008f42:	4d06      	ldr	r5, [pc, #24]	; (8008f5c <_sbrk_r+0x1c>)
 8008f44:	2300      	movs	r3, #0
 8008f46:	4604      	mov	r4, r0
 8008f48:	4608      	mov	r0, r1
 8008f4a:	602b      	str	r3, [r5, #0]
 8008f4c:	f7f9 f904 	bl	8002158 <_sbrk>
 8008f50:	1c43      	adds	r3, r0, #1
 8008f52:	d102      	bne.n	8008f5a <_sbrk_r+0x1a>
 8008f54:	682b      	ldr	r3, [r5, #0]
 8008f56:	b103      	cbz	r3, 8008f5a <_sbrk_r+0x1a>
 8008f58:	6023      	str	r3, [r4, #0]
 8008f5a:	bd38      	pop	{r3, r4, r5, pc}
 8008f5c:	20013ad0 	.word	0x20013ad0

08008f60 <__malloc_lock>:
 8008f60:	4801      	ldr	r0, [pc, #4]	; (8008f68 <__malloc_lock+0x8>)
 8008f62:	f000 b811 	b.w	8008f88 <__retarget_lock_acquire_recursive>
 8008f66:	bf00      	nop
 8008f68:	20013ad8 	.word	0x20013ad8

08008f6c <__malloc_unlock>:
 8008f6c:	4801      	ldr	r0, [pc, #4]	; (8008f74 <__malloc_unlock+0x8>)
 8008f6e:	f000 b80c 	b.w	8008f8a <__retarget_lock_release_recursive>
 8008f72:	bf00      	nop
 8008f74:	20013ad8 	.word	0x20013ad8

08008f78 <_malloc_usable_size_r>:
 8008f78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f7c:	1f18      	subs	r0, r3, #4
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	bfbc      	itt	lt
 8008f82:	580b      	ldrlt	r3, [r1, r0]
 8008f84:	18c0      	addlt	r0, r0, r3
 8008f86:	4770      	bx	lr

08008f88 <__retarget_lock_acquire_recursive>:
 8008f88:	4770      	bx	lr

08008f8a <__retarget_lock_release_recursive>:
 8008f8a:	4770      	bx	lr

08008f8c <_init>:
 8008f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f8e:	bf00      	nop
 8008f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f92:	bc08      	pop	{r3}
 8008f94:	469e      	mov	lr, r3
 8008f96:	4770      	bx	lr

08008f98 <_fini>:
 8008f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f9a:	bf00      	nop
 8008f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f9e:	bc08      	pop	{r3}
 8008fa0:	469e      	mov	lr, r3
 8008fa2:	4770      	bx	lr
