diff --speed-large-files --no-dereference --minimal -Naur u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-generic.dts u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-generic.dts
--- u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-generic.dts	1970-01-01 01:00:00.000000000 +0100
+++ u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-generic.dts	2025-06-24 18:32:56.000000000 +0200
@@ -0,0 +1,45 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Minimal generic DT for RK3576 with eMMC and SD-card enabled
+ */
+
+/dts-v1/;
+#include "rk3576.dtsi"
+
+/ {
+	model = "Generic RK3576";
+	compatible = "rockchip,rk3576";
+
+	aliases {
+		mmc0 = &sdhci;
+		mmc1 = &sdmmc;
+	};
+
+	chosen {
+		stdout-path = "serial0:1500000n8";
+	};
+};
+
+&sdhci {
+	bus-width = <8>;
+	cap-mmc-highspeed;
+	mmc-hs200-1_8v;
+	no-sd;
+	no-sdio;
+	non-removable;
+	status = "okay";
+};
+
+&sdmmc {
+	bus-width = <4>;
+	cap-sd-highspeed;
+	disable-wp;
+	no-mmc;
+	no-sdio;
+	status = "okay";
+};
+
+&uart0 {
+	pinctrl-0 = <&uart0m0_xfer>;
+	status = "okay";
+};
diff --speed-large-files --no-dereference --minimal -Naur u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-generic-u-boot.dtsi u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-generic-u-boot.dtsi
--- u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-generic-u-boot.dtsi	1970-01-01 01:00:00.000000000 +0100
+++ u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-generic-u-boot.dtsi	2025-06-24 18:32:56.000000000 +0200
@@ -0,0 +1,3 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+
+#include "rk3576-u-boot.dtsi"
diff --speed-large-files --no-dereference --minimal -Naur u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-rock-4d-u-boot.dtsi u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-rock-4d-u-boot.dtsi
--- u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-rock-4d-u-boot.dtsi	1970-01-01 01:00:00.000000000 +0100
+++ u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-rock-4d-u-boot.dtsi	2025-06-24 18:32:56.000000000 +0200
@@ -0,0 +1,26 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+
+#include "rk3576-u-boot.dtsi"
+
+/ {
+	aliases {
+		mmc0 = &sdmmc;
+		spi0 = &sfc0;
+	};
+};
+
+&sfc0 {
+	u-boot,spl-sfc-no-dma;
+	bootph-pre-ram;
+	bootph-some-ram;
+
+	flash@0 {
+		bootph-pre-ram;
+		bootph-some-ram;
+	};
+};
+
+&fspi0_pins {
+	bootph-pre-ram;
+	bootph-some-ram;
+};
diff --speed-large-files --no-dereference --minimal -Naur u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-u-boot.dtsi u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-u-boot.dtsi
--- u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-u-boot.dtsi	2025-07-07 17:48:28.000000000 +0200
+++ u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/arch/arm/dts/rk3576-u-boot.dtsi	2025-06-24 18:32:56.000000000 +0200
@@ -14,7 +14,25 @@
 		compatible = "rockchip,rk3576-dmc";
 		bootph-all;
 	};
+
+	soc {
+		rng: rng@2a410000 {
+			compatible = "rockchip,rkrng";
+			reg = <0x0 0x2a410000 0x0 0x200>;
+		};
+	};
+};
+
+#ifdef CONFIG_ROCKCHIP_SPI_IMAGE
+&binman {
+	simple-bin-spi {
+		mkimage {
+			args = "-n", CONFIG_SYS_SOC, "-T", "rksd";
+			offset = <0x8000>;
+		};
+	};
 };
+#endif
 
 &cru {
 	bootph-all;
@@ -49,6 +67,10 @@
 	bootph-all;
 };
 
+&otp {
+	bootph-some-ram;
+};
+
 &pcfg_pull_none {
 	bootph-all;
 };
diff --speed-large-files --no-dereference --minimal -Naur u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/configs/generic-rk3576_defconfig u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/configs/generic-rk3576_defconfig
--- u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/configs/generic-rk3576_defconfig	1970-01-01 01:00:00.000000000 +0100
+++ u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/configs/generic-rk3576_defconfig	2025-07-08 17:46:44.681683842 +0200
@@ -0,0 +1,41 @@
+CONFIG_ARM=y
+CONFIG_SKIP_LOWLEVEL_INIT=y
+CONFIG_COUNTER_FREQUENCY=24000000
+CONFIG_ARCH_ROCKCHIP=y
+CONFIG_DEFAULT_DEVICE_TREE="rk3576-generic"
+CONFIG_ROCKCHIP_RK3576=y
+CONFIG_SYS_LOAD_ADDR=0x40c00800
+CONFIG_DEBUG_UART_BASE=0x2AD40000
+CONFIG_DEBUG_UART_CLOCK=24000000
+CONFIG_DEBUG_UART=y
+# CONFIG_BOOTMETH_VBE is not set
+CONFIG_DEFAULT_FDT_FILE="rockchip/rk3576-generic.dtb"
+# CONFIG_DISPLAY_CPUINFO is not set
+CONFIG_SPL_MAX_SIZE=0x40000
+CONFIG_SPL_PAD_TO=0x7f8000
+# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_MEMINFO_MAP=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_MISC=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_SETEXPR is not set
+CONFIG_CMD_RNG=y
+# CONFIG_SPL_DOS_PARTITION is not set
+# CONFIG_OF_UPSTREAM is not set
+CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
+CONFIG_NO_NET=y
+# CONFIG_ADC is not set
+CONFIG_ROCKCHIP_GPIO=y
+CONFIG_SUPPORT_EMMC_RPMB=y
+CONFIG_MMC_DW=y
+CONFIG_MMC_DW_ROCKCHIP=y
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_SDMA=y
+CONFIG_MMC_SDHCI_ROCKCHIP=y
+CONFIG_BAUDRATE=1500000
+CONFIG_DEBUG_UART_SHIFT=2
+CONFIG_SYS_NS16550_MEM32=y
+CONFIG_SYSRESET_PSCI=y
+CONFIG_ERRNO_STR=y
diff --speed-large-files --no-dereference --minimal -Naur u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/dts/upstream/src/arm64/rockchip/rk3576.dtsi u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/dts/upstream/src/arm64/rockchip/rk3576.dtsi
--- u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/dts/upstream/src/arm64/rockchip/rk3576.dtsi	2025-07-07 17:48:28.000000000 +0200
+++ u-boot-e37de002fac3895e8d0b60ae2015e17bb33e2b5b/dts/upstream/src/arm64/rockchip/rk3576.dtsi	2025-06-24 18:32:56.000000000 +0200
@@ -1221,6 +1221,18 @@
 			};
 		};
 
+		sfc1: spi@2a300000 {
+			compatible = "rockchip,sfc";
+			reg = <0x0 0x2a300000 0x0 0x4000>;
+			interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cru SCLK_FSPI1_X2>, <&cru HCLK_FSPI1>;
+			clock-names = "clk_sfc", "hclk_sfc";
+			rockchip,max-dll = <0xFF>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "disabled";
+		};
+
 		sdmmc: mmc@2a310000 {
 			compatible = "rockchip,rk3576-dw-mshc";
 			reg = <0x0 0x2a310000 0x0 0x4000>;
@@ -1260,6 +1272,18 @@
 			status = "disabled";
 		};
 
+		sfc0: spi@2a340000 {
+			compatible = "rockchip,sfc";
+			reg = <0x0 0x2a340000 0x0 0x4000>;
+			interrupts = <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cru SCLK_FSPI_X2>, <&cru HCLK_FSPI>;
+			clock-names = "clk_sfc", "hclk_sfc";
+			rockchip,max-dll = <0xFF>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			status = "disabled";
+		};
+
 		otp: otp@2a580000 {
 			compatible = "rockchip,rk3576-otp";
 			reg = <0x0 0x2a580000 0x0 0x400>;
