
*** Running vivado
    with args -log top_screen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_screen.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_screen.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 374.430 ; gain = 46.891
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Poker/graphics_controller_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Poker/anna_poker/anna_poker.srcs/utils_1/imports/synth_1/top_screen.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Poker/anna_poker/anna_poker.srcs/utils_1/imports/synth_1/top_screen.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_screen -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56636
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 822.754 ; gain = 408.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_screen' [C:/Poker/graphics/Top_Screen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Poker/graphics/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [C:/Poker/graphics/font_rom.sv:1]
INFO: [Synth 8-6157] synthesizing module 'start_screen' [C:/Poker/graphics/Start_Screen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'start_screen' (0#1) [C:/Poker/graphics/Start_Screen.sv:2]
INFO: [Synth 8-6157] synthesizing module 'game_screen' [C:/Poker/graphics/Game_Screen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'card_text_display' [C:/Poker/graphics/card_text_display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'card_text_display' (0#1) [C:/Poker/graphics/card_text_display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'button_display' [C:/Poker/graphics/button_display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'button_display' (0#1) [C:/Poker/graphics/button_display.sv:3]
INFO: [Synth 8-6157] synthesizing module 'money_display' [C:/Poker/graphics/money_display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'money_display' (0#1) [C:/Poker/graphics/money_display.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'game_screen' (0#1) [C:/Poker/graphics/Game_Screen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wait_screen' [C:/Poker/graphics/Wait_Screen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'wait_screen' (0#1) [C:/Poker/graphics/Wait_Screen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'top_screen' (0#1) [C:/Poker/graphics/Top_Screen.sv:3]
WARNING: [Synth 8-87] always_comb on 'red_font_reg' did not result in combinational logic [C:/Poker/graphics/Start_Screen.sv:65]
WARNING: [Synth 8-87] always_comb on 'black_font_reg' did not result in combinational logic [C:/Poker/graphics/Start_Screen.sv:66]
WARNING: [Synth 8-87] always_comb on 'font_address_reg' did not result in combinational logic [C:/Poker/graphics/Start_Screen.sv:76]
WARNING: [Synth 8-87] always_comb on 'font_x_reg' did not result in combinational logic [C:/Poker/graphics/Start_Screen.sv:78]
WARNING: [Synth 8-87] always_comb on 'Red_reg' did not result in combinational logic [C:/Poker/graphics/Start_Screen.sv:142]
WARNING: [Synth 8-87] always_comb on 'Green_reg' did not result in combinational logic [C:/Poker/graphics/Start_Screen.sv:143]
WARNING: [Synth 8-87] always_comb on 'Blue_reg' did not result in combinational logic [C:/Poker/graphics/Start_Screen.sv:144]
WARNING: [Synth 8-87] always_comb on 'font_y_reg' did not result in combinational logic [C:/Poker/graphics/card_text_display.sv:59]
WARNING: [Synth 8-87] always_comb on 'font_x_reg' did not result in combinational logic [C:/Poker/graphics/card_text_display.sv:63]
WARNING: [Synth 8-87] always_comb on 'card_reg[rank]' did not result in combinational logic [C:/Poker/graphics/card_text_display.sv:64]
WARNING: [Synth 8-87] always_comb on 'card_reg[suit]' did not result in combinational logic [C:/Poker/graphics/card_text_display.sv:64]
WARNING: [Synth 8-87] always_comb on 'Red_reg' did not result in combinational logic [C:/Poker/graphics/Game_Screen.sv:143]
WARNING: [Synth 8-87] always_comb on 'Green_reg' did not result in combinational logic [C:/Poker/graphics/Game_Screen.sv:144]
WARNING: [Synth 8-87] always_comb on 'Blue_reg' did not result in combinational logic [C:/Poker/graphics/Game_Screen.sv:145]
WARNING: [Synth 8-87] always_comb on 'font_address_reg' did not result in combinational logic [C:/Poker/graphics/Wait_Screen.sv:47]
WARNING: [Synth 8-7129] Port clk in module wait_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module game_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_count[2] in module game_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_count[1] in module game_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_count[0] in module game_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module start_screen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 930.574 ; gain = 516.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 930.574 ; gain = 516.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 930.574 ; gain = 516.219
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
WARNING: [Synth 8-327] inferring latch for variable 'font_address_reg' [C:/Poker/graphics/Start_Screen.sv:76]
WARNING: [Synth 8-327] inferring latch for variable 'Red_reg' [C:/Poker/graphics/Start_Screen.sv:142]
WARNING: [Synth 8-327] inferring latch for variable 'Green_reg' [C:/Poker/graphics/Start_Screen.sv:143]
WARNING: [Synth 8-327] inferring latch for variable 'Blue_reg' [C:/Poker/graphics/Start_Screen.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'font_x_reg' [C:/Poker/graphics/Start_Screen.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'red_font_reg' [C:/Poker/graphics/Start_Screen.sv:65]
WARNING: [Synth 8-327] inferring latch for variable 'black_font_reg' [C:/Poker/graphics/Start_Screen.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'card_reg[suit]' [C:/Poker/graphics/card_text_display.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'font_x_reg' [C:/Poker/graphics/card_text_display.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'card_reg[rank]' [C:/Poker/graphics/card_text_display.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'font_y_reg' [C:/Poker/graphics/card_text_display.sv:59]
WARNING: [Synth 8-327] inferring latch for variable 'Red_reg' [C:/Poker/graphics/Game_Screen.sv:143]
WARNING: [Synth 8-327] inferring latch for variable 'Green_reg' [C:/Poker/graphics/Game_Screen.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'Blue_reg' [C:/Poker/graphics/Game_Screen.sv:145]
WARNING: [Synth 8-327] inferring latch for variable 'font_address_reg' [C:/Poker/graphics/Wait_Screen.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 930.574 ; gain = 516.219
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 27    
	   3 Input   32 Bit       Adders := 4     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 20    
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 3     
+---Multipliers : 
	              32x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	  22 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 43    
	   9 Input   11 Bit        Muxes := 6     
	   7 Input   11 Bit        Muxes := 2     
	   6 Input   11 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 48    
	   7 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 56    
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP text_on3, operation Mode is: A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: Generating DSP text_on3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
DSP Report: operator text_on3 is absorbed into DSP text_on3.
WARNING: [Synth 8-7129] Port clk in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_count[2] in module top_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_count[1] in module top_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port player_count[0] in module top_screen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 1463.898 ; gain = 1049.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|font_rom    | ROM        | 2048x8        | LUT            | 
|top_screen  | fonts/ROM  | 2048x8        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|money_display | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:41 . Memory (MB): peak = 1463.898 ; gain = 1049.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:33 ; elapsed = 00:02:45 . Memory (MB): peak = 1463.898 ; gain = 1049.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:03:00 . Memory (MB): peak = 1463.898 ; gain = 1049.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:03:00 . Memory (MB): peak = 1463.898 ; gain = 1049.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:03:00 . Memory (MB): peak = 1463.898 ; gain = 1049.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:03:00 . Memory (MB): peak = 1463.898 ; gain = 1049.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:03:00 . Memory (MB): peak = 1463.898 ; gain = 1049.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:01 . Memory (MB): peak = 1463.898 ; gain = 1049.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|money_display | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|money_display | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   274|
|2     |DSP48E1 |     6|
|3     |LUT1    |   104|
|4     |LUT2    |   477|
|5     |LUT3    |   289|
|6     |LUT4    |   250|
|7     |LUT5    |   331|
|8     |LUT6    |   895|
|9     |MUXF7   |   114|
|10    |MUXF8   |    48|
|11    |LD      |    46|
|12    |LDC     |     8|
|13    |LDP     |     6|
|14    |IBUF    |   139|
|15    |OBUF    |    12|
+------+--------+------+

Report Instance Areas: 
+------+---------------+------------------+------+
|      |Instance       |Module            |Cells |
+------+---------------+------------------+------+
|1     |top            |                  |  2999|
|2     |  game_screen  |game_screen       |   988|
|3     |    card_texts |card_text_display |   125|
|4     |    money      |money_display     |   116|
|5     |  start_screen |start_screen      |  1286|
|6     |  wait_screen  |wait_screen       |    26|
+------+---------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:01 . Memory (MB): peak = 1463.898 ; gain = 1049.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:48 ; elapsed = 00:03:01 . Memory (MB): peak = 1463.898 ; gain = 1049.543
Synthesis Optimization Complete : Time (s): cpu = 00:02:48 ; elapsed = 00:03:01 . Memory (MB): peak = 1463.898 ; gain = 1049.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1463.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 502 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1463.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  LD => LDCE: 46 instances
  LDC => LDCE: 6 instances
  LDC => LDCE (inverted pins: G): 2 instances
  LDP => LDPE: 4 instances
  LDP => LDPE (inverted pins: G): 2 instances

Synth Design complete, checksum: 1848d069
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:55 ; elapsed = 00:03:09 . Memory (MB): peak = 1463.898 ; gain = 1059.648
INFO: [Common 17-1381] The checkpoint 'C:/Poker/anna_poker/anna_poker.runs/synth_1/top_screen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_screen_utilization_synth.rpt -pb top_screen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  8 15:45:35 2025...
