//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_61, texmode_independent
.address_size 64

	// .globl	computePairsKernelTwoArrays
// computePairsKernelBarrier$numActiveWgItems has been demoted
// computePairsKernelBarrier$breakRequest has been demoted
// computePairsKernelLocalSharedMemory$numActiveWgItems has been demoted
// computePairsKernelLocalSharedMemory$breakRequest has been demoted
// computePairsKernelLocalSharedMemory$localAabbs has been demoted

.entry computePairsKernelTwoArrays(
	.param .u64 .ptr .global .align 16 computePairsKernelTwoArrays_param_0,
	.param .u64 .ptr .global .align 4 computePairsKernelTwoArrays_param_1,
	.param .u64 .ptr .global .align 4 computePairsKernelTwoArrays_param_2,
	.param .u64 .ptr .global .align 16 computePairsKernelTwoArrays_param_3,
	.param .u64 .ptr .global .align 4 computePairsKernelTwoArrays_param_4,
	.param .u32 computePairsKernelTwoArrays_param_5,
	.param .u32 computePairsKernelTwoArrays_param_6,
	.param .u32 computePairsKernelTwoArrays_param_7,
	.param .u32 computePairsKernelTwoArrays_param_8
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<47>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd3, [computePairsKernelTwoArrays_param_0];
	ld.param.u64 	%rd4, [computePairsKernelTwoArrays_param_1];
	ld.param.u64 	%rd5, [computePairsKernelTwoArrays_param_2];
	ld.param.u64 	%rd6, [computePairsKernelTwoArrays_param_3];
	ld.param.u64 	%rd7, [computePairsKernelTwoArrays_param_4];
	ld.param.u32 	%r12, [computePairsKernelTwoArrays_param_5];
	ld.param.u32 	%r10, [computePairsKernelTwoArrays_param_6];
	ld.param.u32 	%r11, [computePairsKernelTwoArrays_param_8];
	mov.b32	%r13, %envreg3;
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %ntid.x;
	mad.lo.s32 	%r16, %r14, %r15, %r13;
	mov.u32 	%r17, %tid.x;
	add.s32 	%r1, %r16, %r17;
	setp.ge.s32	%p1, %r1, %r12;
	@%p1 bra 	BB0_12;

	mov.b32	%r18, %envreg4;
	mov.u32 	%r19, %ctaid.y;
	mov.u32 	%r20, %ntid.y;
	mad.lo.s32 	%r21, %r19, %r20, %r18;
	mov.u32 	%r22, %tid.y;
	add.s32 	%r2, %r21, %r22;
	setp.ge.s32	%p2, %r2, %r10;
	@%p2 bra 	BB0_12;

	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd4, %rd8;
	ld.global.u32 	%r24, [%rd9];
	mul.wide.s32 	%rd10, %r24, 32;
	add.s64 	%rd1, %rd3, %rd10;
	mul.wide.s32 	%rd11, %r2, 4;
	add.s64 	%rd12, %rd5, %rd11;
	ld.global.u32 	%r25, [%rd12];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd1];
	mov.u32 	%r36, 0;
	mul.wide.s32 	%rd13, %r25, 32;
	add.s64 	%rd14, %rd3, %rd13;
	add.s64 	%rd2, %rd14, 16;
	ld.global.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd14+16];
	setp.gt.f32	%p3, %f9, %f13;
	mov.u32 	%r35, %r36;
	@%p3 bra 	BB0_5;

	ld.global.v4.f32 	{%f17, %f18, %f19, %f20}, [%rd1+16];
	ld.global.v4.f32 	{%f22, %f23, %f24, %f25}, [%rd2+-16];
	setp.lt.f32	%p4, %f17, %f22;
	mov.u32 	%r35, %r36;
	@%p4 bra 	BB0_5;

	mov.u32 	%r35, 1;

BB0_5:
	setp.gt.f32	%p5, %f11, %f15;
	@%p5 bra 	BB0_8;

	ld.global.v4.f32 	{%f27, %f28, %f29, %f30}, [%rd1+16];
	ld.global.v4.f32 	{%f32, %f33, %f34, %f35}, [%rd2+-16];
	setp.lt.f32	%p6, %f29, %f34;
	@%p6 bra 	BB0_8;

	mov.u32 	%r36, %r35;

BB0_8:
	setp.gt.f32	%p7, %f10, %f14;
	@%p7 bra 	BB0_12;

	ld.global.v4.f32 	{%f37, %f38, %f39, %f40}, [%rd1+16];
	ld.global.v4.f32 	{%f42, %f43, %f44, %f45}, [%rd2+-16];
	setp.lt.f32	%p8, %f38, %f43;
	setp.eq.s32	%p9, %r36, 0;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	BB0_12;

	ld.global.u32 	%r30, [%rd2+-4];
	ld.global.u32 	%r31, [%rd1+12];
	min.s32 	%r5, %r30, %r31;
	max.s32 	%r6, %r31, %r30;
	atom.global.add.u32 	%r9, [%rd7], 1;
	setp.ge.s32	%p11, %r9, %r11;
	@%p11 bra 	BB0_12;

	mov.u32 	%r34, -1;
	mul.wide.s32 	%rd15, %r9, 16;
	add.s64 	%rd16, %rd6, %rd15;
	st.volatile.global.v4.u32 	[%rd16], {%r5, %r6, %r34, %r34};

BB0_12:
	ret;
}

	// .globl	computePairsKernelBruteForce
.entry computePairsKernelBruteForce(
	.param .u64 .ptr .global .align 16 computePairsKernelBruteForce_param_0,
	.param .u64 .ptr .global .align 16 computePairsKernelBruteForce_param_1,
	.param .u64 .ptr .global .align 4 computePairsKernelBruteForce_param_2,
	.param .u32 computePairsKernelBruteForce_param_3,
	.param .u32 computePairsKernelBruteForce_param_4,
	.param .u32 computePairsKernelBruteForce_param_5
)
{
	.reg .pred 	%p<71>;
	.reg .f32 	%f<323>;
	.reg .b32 	%r<150>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd12, [computePairsKernelBruteForce_param_0];
	ld.param.u64 	%rd13, [computePairsKernelBruteForce_param_1];
	ld.param.u64 	%rd14, [computePairsKernelBruteForce_param_2];
	ld.param.u32 	%r65, [computePairsKernelBruteForce_param_3];
	ld.param.u32 	%r66, [computePairsKernelBruteForce_param_5];
	mov.b32	%r1, %envreg3;
	mov.u32 	%r67, %ctaid.x;
	mov.u32 	%r68, %ntid.x;
	mul.lo.s32 	%r2, %r67, %r68;
	add.s32 	%r69, %r2, %r1;
	mov.u32 	%r3, %tid.x;
	add.s32 	%r4, %r69, %r3;
	cvt.s64.s32	%rd1, %r4;
	setp.ge.s32	%p1, %r4, %r65;
	@%p1 bra 	BB1_81;

	add.s32 	%r134, %r4, 1;
	setp.ge.s32	%p2, %r134, %r65;
	@%p2 bra 	BB1_81;

	mul.wide.s32 	%rd15, %r4, 32;
	add.s64 	%rd3, %rd12, %rd15;
	add.s32 	%r70, %r65, -1;
	sub.s32 	%r71, %r70, %r2;
	sub.s32 	%r72, %r71, %r1;
	sub.s32 	%r6, %r72, %r3;
	and.b32  	%r7, %r6, 3;
	setp.eq.s32	%p3, %r7, 0;
	@%p3 bra 	BB1_38;

	setp.eq.s32	%p4, %r7, 1;
	@%p4 bra 	BB1_27;

	setp.eq.s32	%p5, %r7, 2;
	@%p5 bra 	BB1_16;

	ld.global.v4.f32 	{%f57, %f58, %f59, %f60}, [%rd3];
	mov.u32 	%r133, 0;
	ld.global.v4.f32 	{%f61, %f62, %f63, %f64}, [%rd3+48];
	setp.gt.f32	%p6, %f57, %f61;
	mov.u32 	%r132, %r133;
	@%p6 bra 	BB1_8;

	ld.global.v4.f32 	{%f65, %f66, %f67, %f68}, [%rd3+16];
	ld.global.v4.f32 	{%f70, %f71, %f72, %f73}, [%rd3+32];
	setp.lt.f32	%p7, %f65, %f70;
	mov.u32 	%r132, %r133;
	@%p7 bra 	BB1_8;

	mov.u32 	%r132, 1;

BB1_8:
	setp.gt.f32	%p8, %f59, %f63;
	@%p8 bra 	BB1_11;

	ld.global.v4.f32 	{%f75, %f76, %f77, %f78}, [%rd3+16];
	ld.global.v4.f32 	{%f80, %f81, %f82, %f83}, [%rd3+32];
	setp.lt.f32	%p9, %f77, %f82;
	@%p9 bra 	BB1_11;

	mov.u32 	%r133, %r132;

BB1_11:
	setp.gt.f32	%p10, %f58, %f62;
	@%p10 bra 	BB1_15;

	ld.global.v4.f32 	{%f85, %f86, %f87, %f88}, [%rd3+16];
	ld.global.v4.f32 	{%f90, %f91, %f92, %f93}, [%rd3+32];
	setp.lt.f32	%p11, %f86, %f91;
	setp.eq.s32	%p12, %r133, 0;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	BB1_15;

	ld.global.u32 	%r10, [%rd3+12];
	ld.global.u32 	%r11, [%rd3+44];
	atom.global.add.u32 	%r14, [%rd14], 1;
	setp.ge.s32	%p14, %r14, %r66;
	@%p14 bra 	BB1_15;

	mov.u32 	%r80, -1;
	mul.wide.s32 	%rd16, %r14, 16;
	add.s64 	%rd17, %rd13, %rd16;
	st.volatile.global.v4.u32 	[%rd17], {%r10, %r11, %r80, %r80};

BB1_15:
	cvt.u32.u64	%r81, %rd1;
	add.s32 	%r134, %r81, 2;

BB1_16:
	ld.global.v4.f32 	{%f95, %f96, %f97, %f98}, [%rd3];
	mov.u32 	%r136, 0;
	cvt.s64.s32	%rd4, %r134;
	mul.wide.s32 	%rd18, %r134, 32;
	add.s64 	%rd19, %rd12, %rd18;
	add.s64 	%rd5, %rd19, 16;
	ld.global.v4.f32 	{%f99, %f100, %f101, %f102}, [%rd19+16];
	setp.gt.f32	%p15, %f95, %f99;
	mov.u32 	%r135, %r136;
	@%p15 bra 	BB1_19;

	ld.global.v4.f32 	{%f103, %f104, %f105, %f106}, [%rd3+16];
	ld.global.v4.f32 	{%f108, %f109, %f110, %f111}, [%rd5+-16];
	setp.lt.f32	%p16, %f103, %f108;
	mov.u32 	%r135, %r136;
	@%p16 bra 	BB1_19;

	mov.u32 	%r135, 1;

BB1_19:
	setp.gt.f32	%p17, %f97, %f101;
	@%p17 bra 	BB1_22;

	ld.global.v4.f32 	{%f113, %f114, %f115, %f116}, [%rd3+16];
	ld.global.v4.f32 	{%f118, %f119, %f120, %f121}, [%rd5+-16];
	setp.lt.f32	%p18, %f115, %f120;
	@%p18 bra 	BB1_22;

	mov.u32 	%r136, %r135;

BB1_22:
	setp.gt.f32	%p19, %f96, %f100;
	@%p19 bra 	BB1_26;

	ld.global.v4.f32 	{%f123, %f124, %f125, %f126}, [%rd3+16];
	ld.global.v4.f32 	{%f128, %f129, %f130, %f131}, [%rd5+-16];
	setp.lt.f32	%p20, %f124, %f129;
	setp.eq.s32	%p21, %r136, 0;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB1_26;

	ld.global.u32 	%r19, [%rd3+12];
	ld.global.u32 	%r20, [%rd5+-4];
	atom.global.add.u32 	%r23, [%rd14], 1;
	setp.ge.s32	%p23, %r23, %r66;
	@%p23 bra 	BB1_26;

	mov.u32 	%r89, -1;
	mul.wide.s32 	%rd20, %r23, 16;
	add.s64 	%rd21, %rd13, %rd20;
	st.volatile.global.v4.u32 	[%rd21], {%r19, %r20, %r89, %r89};

BB1_26:
	cvt.u32.u64	%r90, %rd4;
	add.s32 	%r134, %r90, 1;

BB1_27:
	ld.global.v4.f32 	{%f133, %f134, %f135, %f136}, [%rd3];
	mov.u32 	%r139, 0;
	cvt.s64.s32	%rd6, %r134;
	mul.wide.s32 	%rd22, %r134, 32;
	add.s64 	%rd23, %rd12, %rd22;
	add.s64 	%rd7, %rd23, 16;
	ld.global.v4.f32 	{%f137, %f138, %f139, %f140}, [%rd23+16];
	setp.gt.f32	%p24, %f133, %f137;
	mov.u32 	%r138, %r139;
	@%p24 bra 	BB1_30;

	ld.global.v4.f32 	{%f141, %f142, %f143, %f144}, [%rd3+16];
	ld.global.v4.f32 	{%f146, %f147, %f148, %f149}, [%rd7+-16];
	setp.lt.f32	%p25, %f141, %f146;
	mov.u32 	%r138, %r139;
	@%p25 bra 	BB1_30;

	mov.u32 	%r138, 1;

BB1_30:
	setp.gt.f32	%p26, %f135, %f139;
	@%p26 bra 	BB1_33;

	ld.global.v4.f32 	{%f151, %f152, %f153, %f154}, [%rd3+16];
	ld.global.v4.f32 	{%f156, %f157, %f158, %f159}, [%rd7+-16];
	setp.lt.f32	%p27, %f153, %f158;
	@%p27 bra 	BB1_33;

	mov.u32 	%r139, %r138;

BB1_33:
	setp.gt.f32	%p28, %f134, %f138;
	@%p28 bra 	BB1_37;

	ld.global.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd3+16];
	ld.global.v4.f32 	{%f166, %f167, %f168, %f169}, [%rd7+-16];
	setp.lt.f32	%p29, %f162, %f167;
	setp.eq.s32	%p30, %r139, 0;
	or.pred  	%p31, %p29, %p30;
	@%p31 bra 	BB1_37;

	ld.global.u32 	%r28, [%rd3+12];
	ld.global.u32 	%r29, [%rd7+-4];
	atom.global.add.u32 	%r32, [%rd14], 1;
	setp.ge.s32	%p32, %r32, %r66;
	@%p32 bra 	BB1_37;

	mov.u32 	%r98, -1;
	mul.wide.s32 	%rd24, %r32, 16;
	add.s64 	%rd25, %rd13, %rd24;
	st.volatile.global.v4.u32 	[%rd25], {%r28, %r29, %r98, %r98};

BB1_37:
	cvt.u32.u64	%r99, %rd6;
	add.s32 	%r134, %r99, 1;

BB1_38:
	setp.lt.u32	%p33, %r6, 4;
	@%p33 bra 	BB1_81;

	mul.wide.s32 	%rd26, %r134, 32;
	add.s64 	%rd27, %rd12, %rd26;
	add.s64 	%rd36, %rd27, 16;

BB1_40:
	ld.global.v4.f32 	{%f171, %f172, %f173, %f174}, [%rd3];
	mov.u32 	%r143, 0;
	ld.global.v4.f32 	{%f175, %f176, %f177, %f178}, [%rd36];
	setp.gt.f32	%p34, %f171, %f175;
	mov.u32 	%r142, %r143;
	@%p34 bra 	BB1_43;

	ld.global.v4.f32 	{%f179, %f180, %f181, %f182}, [%rd3+16];
	ld.global.v4.f32 	{%f184, %f185, %f186, %f187}, [%rd36+-16];
	setp.lt.f32	%p35, %f179, %f184;
	mov.u32 	%r142, %r143;
	@%p35 bra 	BB1_43;

	mov.u32 	%r142, 1;

BB1_43:
	setp.gt.f32	%p36, %f173, %f177;
	@%p36 bra 	BB1_46;

	ld.global.v4.f32 	{%f189, %f190, %f191, %f192}, [%rd3+16];
	ld.global.v4.f32 	{%f194, %f195, %f196, %f197}, [%rd36+-16];
	setp.lt.f32	%p37, %f191, %f196;
	@%p37 bra 	BB1_46;

	mov.u32 	%r143, %r142;

BB1_46:
	setp.gt.f32	%p38, %f172, %f176;
	@%p38 bra 	BB1_50;

	ld.global.v4.f32 	{%f199, %f200, %f201, %f202}, [%rd3+16];
	ld.global.v4.f32 	{%f204, %f205, %f206, %f207}, [%rd36+-16];
	setp.lt.f32	%p39, %f200, %f205;
	setp.eq.s32	%p40, %r143, 0;
	or.pred  	%p41, %p39, %p40;
	@%p41 bra 	BB1_50;

	ld.global.u32 	%r38, [%rd3+12];
	ld.global.u32 	%r39, [%rd36+-4];
	atom.global.add.u32 	%r42, [%rd14], 1;
	setp.ge.s32	%p42, %r42, %r66;
	@%p42 bra 	BB1_50;

	mov.u32 	%r107, -1;
	mul.wide.s32 	%rd28, %r42, 16;
	add.s64 	%rd29, %rd13, %rd28;
	st.volatile.global.v4.u32 	[%rd29], {%r38, %r39, %r107, %r107};

BB1_50:
	ld.global.v4.f32 	{%f209, %f210, %f211, %f212}, [%rd3];
	mov.u32 	%r145, 0;
	ld.global.v4.f32 	{%f213, %f214, %f215, %f216}, [%rd36+32];
	setp.gt.f32	%p43, %f209, %f213;
	mov.u32 	%r144, %r145;
	@%p43 bra 	BB1_53;

	ld.global.v4.f32 	{%f217, %f218, %f219, %f220}, [%rd3+16];
	ld.global.v4.f32 	{%f222, %f223, %f224, %f225}, [%rd36+16];
	setp.lt.f32	%p44, %f217, %f222;
	mov.u32 	%r144, %r145;
	@%p44 bra 	BB1_53;

	mov.u32 	%r144, 1;

BB1_53:
	setp.gt.f32	%p45, %f211, %f215;
	@%p45 bra 	BB1_56;

	ld.global.v4.f32 	{%f227, %f228, %f229, %f230}, [%rd3+16];
	ld.global.v4.f32 	{%f232, %f233, %f234, %f235}, [%rd36+16];
	setp.lt.f32	%p46, %f229, %f234;
	@%p46 bra 	BB1_56;

	mov.u32 	%r145, %r144;

BB1_56:
	setp.gt.f32	%p47, %f210, %f214;
	@%p47 bra 	BB1_60;

	ld.global.v4.f32 	{%f237, %f238, %f239, %f240}, [%rd3+16];
	ld.global.v4.f32 	{%f242, %f243, %f244, %f245}, [%rd36+16];
	setp.lt.f32	%p48, %f238, %f243;
	setp.eq.s32	%p49, %r145, 0;
	or.pred  	%p50, %p48, %p49;
	@%p50 bra 	BB1_60;

	ld.global.u32 	%r45, [%rd3+12];
	ld.global.u32 	%r46, [%rd36+28];
	atom.global.add.u32 	%r49, [%rd14], 1;
	setp.ge.s32	%p51, %r49, %r66;
	@%p51 bra 	BB1_60;

	mov.u32 	%r115, -1;
	mul.wide.s32 	%rd30, %r49, 16;
	add.s64 	%rd31, %rd13, %rd30;
	st.volatile.global.v4.u32 	[%rd31], {%r45, %r46, %r115, %r115};

BB1_60:
	ld.global.v4.f32 	{%f247, %f248, %f249, %f250}, [%rd3];
	mov.u32 	%r147, 0;
	ld.global.v4.f32 	{%f251, %f252, %f253, %f254}, [%rd36+64];
	setp.gt.f32	%p52, %f247, %f251;
	mov.u32 	%r146, %r147;
	@%p52 bra 	BB1_63;

	ld.global.v4.f32 	{%f255, %f256, %f257, %f258}, [%rd3+16];
	ld.global.v4.f32 	{%f260, %f261, %f262, %f263}, [%rd36+48];
	setp.lt.f32	%p53, %f255, %f260;
	mov.u32 	%r146, %r147;
	@%p53 bra 	BB1_63;

	mov.u32 	%r146, 1;

BB1_63:
	setp.gt.f32	%p54, %f249, %f253;
	@%p54 bra 	BB1_66;

	ld.global.v4.f32 	{%f265, %f266, %f267, %f268}, [%rd3+16];
	ld.global.v4.f32 	{%f270, %f271, %f272, %f273}, [%rd36+48];
	setp.lt.f32	%p55, %f267, %f272;
	@%p55 bra 	BB1_66;

	mov.u32 	%r147, %r146;

BB1_66:
	setp.gt.f32	%p56, %f248, %f252;
	@%p56 bra 	BB1_70;

	ld.global.v4.f32 	{%f275, %f276, %f277, %f278}, [%rd3+16];
	ld.global.v4.f32 	{%f280, %f281, %f282, %f283}, [%rd36+48];
	setp.lt.f32	%p57, %f276, %f281;
	setp.eq.s32	%p58, %r147, 0;
	or.pred  	%p59, %p57, %p58;
	@%p59 bra 	BB1_70;

	ld.global.u32 	%r52, [%rd3+12];
	ld.global.u32 	%r53, [%rd36+60];
	atom.global.add.u32 	%r56, [%rd14], 1;
	setp.ge.s32	%p60, %r56, %r66;
	@%p60 bra 	BB1_70;

	mov.u32 	%r123, -1;
	mul.wide.s32 	%rd32, %r56, 16;
	add.s64 	%rd33, %rd13, %rd32;
	st.volatile.global.v4.u32 	[%rd33], {%r52, %r53, %r123, %r123};

BB1_70:
	ld.global.v4.f32 	{%f285, %f286, %f287, %f288}, [%rd3];
	mov.u32 	%r149, 0;
	ld.global.v4.f32 	{%f289, %f290, %f291, %f292}, [%rd36+96];
	setp.gt.f32	%p61, %f285, %f289;
	mov.u32 	%r148, %r149;
	@%p61 bra 	BB1_73;

	ld.global.v4.f32 	{%f293, %f294, %f295, %f296}, [%rd3+16];
	ld.global.v4.f32 	{%f298, %f299, %f300, %f301}, [%rd36+80];
	setp.lt.f32	%p62, %f293, %f298;
	mov.u32 	%r148, %r149;
	@%p62 bra 	BB1_73;

	mov.u32 	%r148, 1;

BB1_73:
	setp.gt.f32	%p63, %f287, %f291;
	@%p63 bra 	BB1_76;

	ld.global.v4.f32 	{%f303, %f304, %f305, %f306}, [%rd3+16];
	ld.global.v4.f32 	{%f308, %f309, %f310, %f311}, [%rd36+80];
	setp.lt.f32	%p64, %f305, %f310;
	@%p64 bra 	BB1_76;

	mov.u32 	%r149, %r148;

BB1_76:
	setp.gt.f32	%p65, %f286, %f290;
	@%p65 bra 	BB1_80;

	ld.global.v4.f32 	{%f313, %f314, %f315, %f316}, [%rd3+16];
	ld.global.v4.f32 	{%f318, %f319, %f320, %f321}, [%rd36+80];
	setp.lt.f32	%p66, %f314, %f319;
	setp.eq.s32	%p67, %r149, 0;
	or.pred  	%p68, %p66, %p67;
	@%p68 bra 	BB1_80;

	ld.global.u32 	%r59, [%rd3+12];
	ld.global.u32 	%r60, [%rd36+92];
	atom.global.add.u32 	%r63, [%rd14], 1;
	setp.ge.s32	%p69, %r63, %r66;
	@%p69 bra 	BB1_80;

	mov.u32 	%r131, -1;
	mul.wide.s32 	%rd34, %r63, 16;
	add.s64 	%rd35, %rd13, %rd34;
	st.volatile.global.v4.u32 	[%rd35], {%r59, %r60, %r131, %r131};

BB1_80:
	add.s32 	%r134, %r134, 4;
	setp.lt.s32	%p70, %r134, %r65;
	add.s64 	%rd36, %rd36, 128;
	@%p70 bra 	BB1_40;

BB1_81:
	ret;
}

	// .globl	computePairsKernelOriginal
.entry computePairsKernelOriginal(
	.param .u64 .ptr .global .align 16 computePairsKernelOriginal_param_0,
	.param .u64 .ptr .global .align 16 computePairsKernelOriginal_param_1,
	.param .u64 .ptr .global .align 4 computePairsKernelOriginal_param_2,
	.param .u32 computePairsKernelOriginal_param_3,
	.param .u32 computePairsKernelOriginal_param_4,
	.param .u32 computePairsKernelOriginal_param_5
)
{
	.reg .pred 	%p<14>;
	.reg .f32 	%f<49>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd8, [computePairsKernelOriginal_param_0];
	ld.param.u64 	%rd9, [computePairsKernelOriginal_param_1];
	ld.param.u64 	%rd10, [computePairsKernelOriginal_param_2];
	ld.param.u32 	%r12, [computePairsKernelOriginal_param_3];
	ld.param.u32 	%r13, [computePairsKernelOriginal_param_4];
	ld.param.u32 	%r14, [computePairsKernelOriginal_param_5];
	mov.b32	%r15, %envreg3;
	mov.u32 	%r16, %ctaid.x;
	mov.u32 	%r17, %ntid.x;
	mad.lo.s32 	%r18, %r16, %r17, %r15;
	mov.u32 	%r19, %tid.x;
	add.s32 	%r1, %r18, %r19;
	cvt.s64.s32	%rd1, %r1;
	setp.ge.s32	%p1, %r1, %r12;
	@%p1 bra 	BB2_15;

	cvt.u32.u64	%r20, %rd1;
	cvt.s64.s32	%rd2, %r13;
	add.s32 	%r30, %r20, 1;
	setp.ge.s32	%p2, %r30, %r12;
	@%p2 bra 	BB2_15;

	mul.wide.s32 	%rd11, %r1, 32;
	add.s64 	%rd4, %rd8, %rd11;
	shl.b64 	%rd12, %rd2, 2;
	add.s64 	%rd13, %rd4, %rd12;
	add.s64 	%rd5, %rd13, 16;

BB2_3:
	cvt.s64.s32	%rd6, %r30;
	mul.wide.s32 	%rd14, %r30, 32;
	add.s64 	%rd15, %rd8, %rd14;
	add.s64 	%rd17, %rd15, %rd12;
	ld.global.f32 	%f9, [%rd17];
	ld.global.f32 	%f10, [%rd5];
	setp.lt.f32	%p3, %f10, %f9;
	@%p3 bra 	BB2_15;

	ld.global.v4.f32 	{%f11, %f12, %f13, %f14}, [%rd4];
	mov.u32 	%r32, 0;
	shl.b64 	%rd18, %rd6, 5;
	add.s64 	%rd19, %rd8, %rd18;
	add.s64 	%rd7, %rd19, 16;
	ld.global.v4.f32 	{%f15, %f16, %f17, %f18}, [%rd19+16];
	setp.gt.f32	%p4, %f11, %f15;
	mov.u32 	%r31, %r32;
	@%p4 bra 	BB2_7;

	ld.global.v4.f32 	{%f19, %f20, %f21, %f22}, [%rd4+16];
	ld.global.v4.f32 	{%f24, %f25, %f26, %f27}, [%rd7+-16];
	setp.lt.f32	%p5, %f19, %f24;
	mov.u32 	%r31, %r32;
	@%p5 bra 	BB2_7;

	mov.u32 	%r31, 1;

BB2_7:
	setp.gt.f32	%p6, %f13, %f17;
	@%p6 bra 	BB2_10;

	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd4+16];
	ld.global.v4.f32 	{%f34, %f35, %f36, %f37}, [%rd7+-16];
	setp.lt.f32	%p7, %f31, %f36;
	@%p7 bra 	BB2_10;

	mov.u32 	%r32, %r31;

BB2_10:
	setp.gt.f32	%p8, %f12, %f16;
	@%p8 bra 	BB2_14;

	ld.global.v4.f32 	{%f39, %f40, %f41, %f42}, [%rd4+16];
	ld.global.v4.f32 	{%f44, %f45, %f46, %f47}, [%rd7+-16];
	setp.lt.f32	%p9, %f40, %f45;
	setp.eq.s32	%p10, %r32, 0;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	BB2_14;

	ld.global.u32 	%r6, [%rd4+12];
	ld.global.u32 	%r7, [%rd7+-4];
	atom.global.add.u32 	%r10, [%rd10], 1;
	setp.ge.s32	%p12, %r10, %r14;
	@%p12 bra 	BB2_14;

	mov.u32 	%r28, -1;
	mul.wide.s32 	%rd20, %r10, 16;
	add.s64 	%rd21, %rd9, %rd20;
	st.volatile.global.v4.u32 	[%rd21], {%r6, %r7, %r28, %r28};

BB2_14:
	cvt.u32.u64	%r29, %rd6;
	add.s32 	%r30, %r29, 1;
	setp.lt.s32	%p13, %r30, %r12;
	@%p13 bra 	BB2_3;

BB2_15:
	ret;
}

	// .globl	computePairsKernelBarrier
.entry computePairsKernelBarrier(
	.param .u64 .ptr .global .align 16 computePairsKernelBarrier_param_0,
	.param .u64 .ptr .global .align 16 computePairsKernelBarrier_param_1,
	.param .u64 .ptr .global .align 4 computePairsKernelBarrier_param_2,
	.param .u32 computePairsKernelBarrier_param_3,
	.param .u32 computePairsKernelBarrier_param_4,
	.param .u32 computePairsKernelBarrier_param_5
)
{
	.reg .pred 	%p<20>;
	.reg .f32 	%f<49>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<24>;
	// demoted variable
	.shared .align 4 .b8 computePairsKernelBarrier$numActiveWgItems[4];
	// demoted variable
	.shared .align 4 .b8 computePairsKernelBarrier$breakRequest[4];

	ld.param.u64 	%rd5, [computePairsKernelBarrier_param_0];
	ld.param.u64 	%rd6, [computePairsKernelBarrier_param_1];
	ld.param.u64 	%rd7, [computePairsKernelBarrier_param_2];
	ld.param.u32 	%r14, [computePairsKernelBarrier_param_3];
	ld.param.u32 	%r15, [computePairsKernelBarrier_param_4];
	ld.param.u32 	%r16, [computePairsKernelBarrier_param_5];
	mov.b32	%r17, %envreg3;
	mov.u32 	%r18, %ctaid.x;
	mov.u32 	%r19, %ntid.x;
	mad.lo.s32 	%r20, %r18, %r19, %r17;
	mov.u32 	%r21, %tid.x;
	add.s32 	%r40, %r20, %r21;
	setp.ne.s32	%p1, %r21, 0;
	@%p1 bra 	BB3_2;

	mov.u32 	%r22, 0;
	st.shared.u32 	[computePairsKernelBarrier$numActiveWgItems], %r22;
	st.shared.u32 	[computePairsKernelBarrier$breakRequest], %r22;

BB3_2:
	bar.sync 	0;
	mov.u64 	%rd8, computePairsKernelBarrier$numActiveWgItems;
	atom.shared.add.u32 	%r23, [%rd8], 1;
	bar.sync 	0;
	mul.wide.s32 	%rd9, %r40, 32;
	add.s64 	%rd3, %rd5, %rd9;
	mul.wide.s32 	%rd10, %r15, 4;
	add.s64 	%rd11, %rd3, %rd10;
	add.s64 	%rd1, %rd11, 16;
	mov.u32 	%r41, 0;

BB3_3:
	bar.sync 	0;
	add.s32 	%r40, %r40, 1;
	setp.ge.s32	%p2, %r40, %r14;
	@%p2 bra 	BB3_6;

	ld.global.f32 	%f9, [%rd1];
	mul.wide.s32 	%rd12, %r40, 32;
	add.s64 	%rd13, %rd5, %rd12;
	add.s64 	%rd15, %rd13, %rd10;
	ld.global.f32 	%f10, [%rd15];
	setp.lt.f32	%p3, %f9, %f10;
	setp.eq.s32	%p4, %r41, 0;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB3_6;
	bra.uni 	BB3_5;

BB3_5:
	mov.u32 	%r41, 1;
	mov.u64 	%rd16, computePairsKernelBarrier$breakRequest;
	atom.shared.add.u32 	%r26, [%rd16], 1;

BB3_6:
	bar.sync 	0;
	setp.eq.s32	%p6, %r41, 0;
	and.pred  	%p8, %p2, %p6;
	@!%p8 bra 	BB3_8;
	bra.uni 	BB3_7;

BB3_7:
	mov.u32 	%r41, 1;
	mov.u64 	%rd17, computePairsKernelBarrier$breakRequest;
	atom.shared.add.u32 	%r28, [%rd17], 1;

BB3_8:
	bar.sync 	0;
	setp.ne.s32	%p9, %r41, 0;
	@%p9 bra 	BB3_19;

	ld.global.v4.f32 	{%f11, %f12, %f13, %f14}, [%rd3];
	mov.u32 	%r44, 0;
	mul.wide.s32 	%rd18, %r40, 32;
	add.s64 	%rd19, %rd5, %rd18;
	add.s64 	%rd4, %rd19, 16;
	ld.global.v4.f32 	{%f15, %f16, %f17, %f18}, [%rd19+16];
	setp.gt.f32	%p10, %f11, %f15;
	mov.u32 	%r43, %r44;
	@%p10 bra 	BB3_12;

	ld.global.v4.f32 	{%f19, %f20, %f21, %f22}, [%rd3+16];
	ld.global.v4.f32 	{%f24, %f25, %f26, %f27}, [%rd4+-16];
	setp.lt.f32	%p11, %f19, %f24;
	mov.u32 	%r43, %r44;
	@%p11 bra 	BB3_12;

	mov.u32 	%r43, 1;

BB3_12:
	setp.gt.f32	%p12, %f13, %f17;
	@%p12 bra 	BB3_15;

	ld.global.v4.f32 	{%f29, %f30, %f31, %f32}, [%rd3+16];
	ld.global.v4.f32 	{%f34, %f35, %f36, %f37}, [%rd4+-16];
	setp.lt.f32	%p13, %f31, %f36;
	@%p13 bra 	BB3_15;

	mov.u32 	%r44, %r43;

BB3_15:
	setp.gt.f32	%p14, %f12, %f16;
	@%p14 bra 	BB3_19;

	ld.global.v4.f32 	{%f39, %f40, %f41, %f42}, [%rd3+16];
	ld.global.v4.f32 	{%f44, %f45, %f46, %f47}, [%rd4+-16];
	setp.lt.f32	%p15, %f40, %f45;
	setp.eq.s32	%p16, %r44, 0;
	or.pred  	%p17, %p15, %p16;
	@%p17 bra 	BB3_19;

	ld.global.u32 	%r9, [%rd3+12];
	ld.global.u32 	%r10, [%rd19+12];
	atom.global.add.u32 	%r13, [%rd7], 1;
	setp.ge.s32	%p18, %r13, %r16;
	@%p18 bra 	BB3_19;

	mov.u32 	%r36, -1;
	mul.wide.s32 	%rd22, %r13, 16;
	add.s64 	%rd23, %rd6, %rd22;
	st.volatile.global.v4.u32 	[%rd23], {%r9, %r10, %r36, %r36};

BB3_19:
	ld.shared.u32 	%r37, [computePairsKernelBarrier$breakRequest];
	ld.shared.u32 	%r38, [computePairsKernelBarrier$numActiveWgItems];
	setp.lt.s32	%p19, %r37, %r38;
	@%p19 bra 	BB3_3;

	ret;
}

	// .globl	computePairsKernelLocalSharedMemory
.entry computePairsKernelLocalSharedMemory(
	.param .u64 .ptr .global .align 16 computePairsKernelLocalSharedMemory_param_0,
	.param .u64 .ptr .global .align 16 computePairsKernelLocalSharedMemory_param_1,
	.param .u64 .ptr .global .align 4 computePairsKernelLocalSharedMemory_param_2,
	.param .u32 computePairsKernelLocalSharedMemory_param_3,
	.param .u32 computePairsKernelLocalSharedMemory_param_4,
	.param .u32 computePairsKernelLocalSharedMemory_param_5
)
{
	.local .align 16 .b8 	__local_depot4[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<26>;
	.reg .f32 	%f<209>;
	.reg .b32 	%r<66>;
	.reg .b64 	%rd<48>;
	// demoted variable
	.shared .align 4 .b8 computePairsKernelLocalSharedMemory$numActiveWgItems[4];
	// demoted variable
	.shared .align 4 .b8 computePairsKernelLocalSharedMemory$breakRequest[4];
	// demoted variable
	.shared .align 16 .b8 computePairsKernelLocalSharedMemory$localAabbs[4096];

	mov.u64 	%SPL, __local_depot4;
	ld.param.u64 	%rd13, [computePairsKernelLocalSharedMemory_param_0];
	ld.param.u64 	%rd14, [computePairsKernelLocalSharedMemory_param_1];
	ld.param.u64 	%rd15, [computePairsKernelLocalSharedMemory_param_2];
	ld.param.u32 	%r24, [computePairsKernelLocalSharedMemory_param_3];
	ld.param.u32 	%r25, [computePairsKernelLocalSharedMemory_param_4];
	ld.param.u32 	%r26, [computePairsKernelLocalSharedMemory_param_5];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r27, %ctaid.x;
	mov.u32 	%r28, %ntid.x;
	mov.b32	%r29, %envreg3;
	mad.lo.s32 	%r30, %r27, %r28, %r29;
	mov.u32 	%r1, %tid.x;
	add.s32 	%r2, %r30, %r1;
	cvt.s64.s32	%rd2, %r2;
	cvt.s64.s32	%rd3, %r1;
	setp.lt.s32	%p1, %r2, %r24;
	mul.wide.s32 	%rd17, %r2, 32;
	add.s64 	%rd6, %rd13, %rd17;
	@%p1 bra 	BB4_2;
	bra.uni 	BB4_1;

BB4_2:
	ld.global.v4.f32 	{%f26, %f27, %f28, %f29}, [%rd6];
	ld.global.v4.f32 	{%f34, %f35, %f36, %f37}, [%rd6+16];
	st.local.v4.f32 	[%rd1], {%f26, %f27, %f28, %f29};
	st.local.v4.f32 	[%rd1+16], {%f34, %f35, %f36, %f37};
	bra.uni 	BB4_3;

BB4_1:
	ld.global.v4.f32 	{%f10, %f11, %f12, %f13}, [%rd13];
	ld.global.v4.f32 	{%f18, %f19, %f20, %f21}, [%rd13+16];
	st.local.v4.f32 	[%rd1], {%f10, %f11, %f12, %f13};
	st.local.v4.f32 	[%rd1+16], {%f18, %f19, %f20, %f21};

BB4_3:
	cvt.s64.s32	%rd7, %r25;
	mul.wide.s32 	%rd18, %r25, 4;
	add.s64 	%rd19, %rd1, %rd18;
	ld.local.f32 	%f1, [%rd19+16];
	setp.ne.s32	%p2, %r1, 0;
	@%p2 bra 	BB4_5;

	mov.u32 	%r31, 0;
	st.shared.u32 	[computePairsKernelLocalSharedMemory$numActiveWgItems], %r31;
	st.shared.u32 	[computePairsKernelLocalSharedMemory$breakRequest], %r31;

BB4_5:
	shl.b64 	%rd20, %rd3, 5;
	mov.u64 	%rd21, computePairsKernelLocalSharedMemory$localAabbs;
	add.s64 	%rd8, %rd21, %rd20;
	@%p1 bra 	BB4_7;
	bra.uni 	BB4_6;

BB4_7:
	ld.global.v4.f32 	{%f58, %f59, %f60, %f61}, [%rd6];
	ld.global.v4.f32 	{%f66, %f67, %f68, %f69}, [%rd6+16];
	st.shared.v4.f32 	[%rd8], {%f58, %f59, %f60, %f61};
	st.shared.v4.f32 	[%rd8+16], {%f66, %f67, %f68, %f69};
	bra.uni 	BB4_8;

BB4_6:
	ld.global.v4.f32 	{%f42, %f43, %f44, %f45}, [%rd13];
	ld.global.v4.f32 	{%f50, %f51, %f52, %f53}, [%rd13+16];
	st.shared.v4.f32 	[%rd8], {%f42, %f43, %f44, %f45};
	st.shared.v4.f32 	[%rd8+16], {%f50, %f51, %f52, %f53};

BB4_8:
	shl.b64 	%rd22, %rd3, 32;
	add.s64 	%rd23, %rd22, 274877906944;
	shr.s64 	%rd24, %rd23, 32;
	shl.b64 	%rd25, %rd24, 5;
	add.s64 	%rd9, %rd21, %rd25;
	add.s32 	%r3, %r2, 64;
	setp.lt.s32	%p4, %r3, %r24;
	@%p4 bra 	BB4_10;
	bra.uni 	BB4_9;

BB4_10:
	shl.b64 	%rd27, %rd2, 32;
	add.s64 	%rd28, %rd27, 274877906944;
	shr.s64 	%rd29, %rd28, 32;
	shl.b64 	%rd30, %rd29, 5;
	add.s64 	%rd31, %rd13, %rd30;
	ld.global.v4.f32 	{%f90, %f91, %f92, %f93}, [%rd31];
	ld.global.v4.f32 	{%f98, %f99, %f100, %f101}, [%rd31+16];
	st.shared.v4.f32 	[%rd9], {%f90, %f91, %f92, %f93};
	st.shared.v4.f32 	[%rd9+16], {%f98, %f99, %f100, %f101};
	bra.uni 	BB4_11;

BB4_9:
	ld.global.v4.f32 	{%f74, %f75, %f76, %f77}, [%rd13];
	ld.global.v4.f32 	{%f82, %f83, %f84, %f85}, [%rd13+16];
	st.shared.v4.f32 	[%rd9], {%f74, %f75, %f76, %f77};
	st.shared.v4.f32 	[%rd9+16], {%f82, %f83, %f84, %f85};

BB4_11:
	cvt.u32.u64	%r4, %rd3;
	bar.sync 	0;
	mov.u64 	%rd32, computePairsKernelLocalSharedMemory$numActiveWgItems;
	atom.shared.add.u32 	%r32, [%rd32], 1;
	bar.sync 	0;
	add.s32 	%r5, %r4, 1;
	add.s64 	%rd10, %rd1, 12;
	mov.u32 	%r64, 0;
	shl.b64 	%rd38, %rd7, 2;
	mov.u32 	%r65, %r64;
	mov.u32 	%r60, %r64;
	mov.u32 	%r59, %r2;

BB4_12:
	bar.sync 	0;
	add.s32 	%r59, %r59, 1;
	setp.ge.s32	%p5, %r59, %r24;
	@%p5 bra 	BB4_15;

	add.s32 	%r36, %r5, %r64;
	mul.wide.s32 	%rd35, %r36, 32;
	add.s64 	%rd37, %rd21, %rd35;
	add.s64 	%rd39, %rd37, %rd38;
	ld.shared.f32 	%f106, [%rd39];
	setp.lt.f32	%p6, %f1, %f106;
	setp.eq.s32	%p7, %r60, 0;
	and.pred  	%p8, %p6, %p7;
	@!%p8 bra 	BB4_15;
	bra.uni 	BB4_14;

BB4_14:
	mov.u32 	%r60, 1;
	mov.u64 	%rd40, computePairsKernelLocalSharedMemory$breakRequest;
	atom.shared.add.u32 	%r38, [%rd40], 1;

BB4_15:
	bar.sync 	0;
	setp.eq.s32	%p9, %r60, 0;
	and.pred  	%p11, %p5, %p9;
	@!%p11 bra 	BB4_17;
	bra.uni 	BB4_16;

BB4_16:
	mov.u32 	%r60, 1;
	mov.u64 	%rd41, computePairsKernelLocalSharedMemory$breakRequest;
	atom.shared.add.u32 	%r40, [%rd41], 1;

BB4_17:
	bar.sync 	0;
	setp.ne.s32	%p12, %r60, 0;
	@%p12 bra 	BB4_28;

	add.s32 	%r42, %r5, %r64;
	ld.local.v4.f32 	{%f107, %f108, %f109, %f110}, [%rd1];
	mov.u32 	%r63, 0;
	mul.wide.s32 	%rd42, %r42, 32;
	add.s64 	%rd44, %rd21, %rd42;
	add.s64 	%rd11, %rd44, 16;
	ld.shared.v4.f32 	{%f111, %f112, %f113, %f114}, [%rd44+16];
	setp.gt.f32	%p13, %f107, %f111;
	mov.u32 	%r62, %r63;
	@%p13 bra 	BB4_21;

	ld.local.v4.f32 	{%f115, %f116, %f117, %f118}, [%rd1+16];
	ld.shared.v4.f32 	{%f120, %f121, %f122, %f123}, [%rd11+-16];
	setp.lt.f32	%p14, %f115, %f120;
	mov.u32 	%r62, %r63;
	@%p14 bra 	BB4_21;

	mov.u32 	%r62, 1;

BB4_21:
	setp.gt.f32	%p15, %f109, %f113;
	@%p15 bra 	BB4_24;

	ld.local.v4.f32 	{%f125, %f126, %f127, %f128}, [%rd1+16];
	ld.shared.v4.f32 	{%f130, %f131, %f132, %f133}, [%rd11+-16];
	setp.lt.f32	%p16, %f127, %f132;
	@%p16 bra 	BB4_24;

	mov.u32 	%r63, %r62;

BB4_24:
	setp.gt.f32	%p17, %f108, %f112;
	@%p17 bra 	BB4_28;

	ld.local.v4.f32 	{%f135, %f136, %f137, %f138}, [%rd1+16];
	ld.shared.v4.f32 	{%f140, %f141, %f142, %f143}, [%rd11+-16];
	setp.lt.f32	%p18, %f136, %f141;
	setp.eq.s32	%p19, %r63, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	BB4_28;

	ld.local.u32 	%r15, [%rd10];
	ld.shared.u32 	%r16, [%rd11+-4];
	atom.global.add.u32 	%r19, [%rd15], 1;
	setp.ge.s32	%p21, %r19, %r26;
	@%p21 bra 	BB4_28;

	mov.u32 	%r49, -1;
	mul.wide.s32 	%rd45, %r19, 16;
	add.s64 	%rd46, %rd14, %rd45;
	st.volatile.global.v4.u32 	[%rd46], {%r15, %r16, %r49, %r49};

BB4_28:
	bar.sync 	0;
	add.s32 	%r64, %r64, 1;
	setp.ne.s32	%p22, %r64, 64;
	@%p22 bra 	BB4_36;

	add.s32 	%r65, %r65, 64;
	add.s32 	%r50, %r65, %r2;
	setp.lt.s32	%p23, %r50, %r24;
	mul.wide.s32 	%rd47, %r50, 32;
	add.s64 	%rd12, %rd13, %rd47;
	@%p23 bra 	BB4_31;
	bra.uni 	BB4_30;

BB4_31:
	ld.global.v4.f32 	{%f161, %f162, %f163, %f164}, [%rd12];
	ld.global.v4.f32 	{%f169, %f170, %f171, %f172}, [%rd12+16];
	st.shared.v4.f32 	[%rd8], {%f161, %f162, %f163, %f164};
	st.shared.v4.f32 	[%rd8+16], {%f169, %f170, %f171, %f172};
	bra.uni 	BB4_32;

BB4_30:
	ld.global.v4.f32 	{%f145, %f146, %f147, %f148}, [%rd13];
	ld.global.v4.f32 	{%f153, %f154, %f155, %f156}, [%rd13+16];
	st.shared.v4.f32 	[%rd8], {%f145, %f146, %f147, %f148};
	st.shared.v4.f32 	[%rd8+16], {%f153, %f154, %f155, %f156};

BB4_32:
	add.s32 	%r51, %r65, %r3;
	setp.lt.s32	%p24, %r51, %r24;
	@%p24 bra 	BB4_34;
	bra.uni 	BB4_33;

BB4_34:
	ld.global.v4.f32 	{%f193, %f194, %f195, %f196}, [%rd12+2048];
	ld.global.v4.f32 	{%f201, %f202, %f203, %f204}, [%rd12+2064];
	st.shared.v4.f32 	[%rd9], {%f193, %f194, %f195, %f196};
	st.shared.v4.f32 	[%rd9+16], {%f201, %f202, %f203, %f204};
	bra.uni 	BB4_35;

BB4_33:
	ld.global.v4.f32 	{%f177, %f178, %f179, %f180}, [%rd13];
	ld.global.v4.f32 	{%f185, %f186, %f187, %f188}, [%rd13+16];
	st.shared.v4.f32 	[%rd9], {%f177, %f178, %f179, %f180};
	st.shared.v4.f32 	[%rd9+16], {%f185, %f186, %f187, %f188};

BB4_35:
	mov.u32 	%r64, 0;

BB4_36:
	ld.shared.u32 	%r54, [computePairsKernelLocalSharedMemory$numActiveWgItems];
	ld.shared.u32 	%r55, [computePairsKernelLocalSharedMemory$breakRequest];
	setp.lt.s32	%p25, %r55, %r54;
	@%p25 bra 	BB4_12;

	ret;
}

	// .globl	copyAabbsKernel
.entry copyAabbsKernel(
	.param .u64 .ptr .global .align 16 copyAabbsKernel_param_0,
	.param .u64 .ptr .global .align 16 copyAabbsKernel_param_1,
	.param .u32 copyAabbsKernel_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [copyAabbsKernel_param_0];
	ld.param.u64 	%rd2, [copyAabbsKernel_param_1];
	ld.param.u32 	%r2, [copyAabbsKernel_param_2];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB5_2;

	mul.wide.s32 	%rd3, %r1, 32;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.u32 	%r8, [%rd4+28];
	mul.wide.s32 	%rd5, %r8, 32;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd6+16];
	st.global.v4.f32 	[%rd4], {%f1, %f2, %f3, %f4};
	st.global.v4.f32 	[%rd4+16], {%f9, %f10, %f11, %f12};
	st.global.u32 	[%rd4+28], %r8;

BB5_2:
	ret;
}

	// .globl	flipFloatKernel
.entry flipFloatKernel(
	.param .u64 .ptr .global .align 16 flipFloatKernel_param_0,
	.param .u64 .ptr .global .align 4 flipFloatKernel_param_1,
	.param .u64 .ptr .global .align 8 flipFloatKernel_param_2,
	.param .u32 flipFloatKernel_param_3,
	.param .u32 flipFloatKernel_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd1, [flipFloatKernel_param_0];
	ld.param.u64 	%rd2, [flipFloatKernel_param_1];
	ld.param.u64 	%rd3, [flipFloatKernel_param_2];
	ld.param.u32 	%r3, [flipFloatKernel_param_3];
	ld.param.u32 	%r2, [flipFloatKernel_param_4];
	mov.b32	%r4, %envreg3;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mad.lo.s32 	%r7, %r5, %r6, %r4;
	mov.u32 	%r8, %tid.x;
	add.s32 	%r1, %r7, %r8;
	setp.ge.s32	%p1, %r1, %r3;
	@%p1 bra 	BB6_2;

	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd2, %rd4;
	ld.global.u32 	%r9, [%rd5];
	mul.wide.s32 	%rd6, %r9, 32;
	add.s64 	%rd7, %rd1, %rd6;
	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r10, [%rd9];
	shr.s32 	%r11, %r10, 31;
	or.b32  	%r12, %r11, -2147483648;
	xor.b32  	%r13, %r12, %r10;
	mul.wide.s32 	%rd10, %r1, 8;
	add.s64 	%rd11, %rd3, %rd10;
	st.global.v2.u32 	[%rd11], {%r13, %r1};

BB6_2:
	ret;
}

	// .globl	scatterKernel
.entry scatterKernel(
	.param .u64 .ptr .global .align 16 scatterKernel_param_0,
	.param .u64 .ptr .global .align 4 scatterKernel_param_1,
	.param .u64 .ptr .global .align 8 scatterKernel_param_2,
	.param .u64 .ptr .global .align 16 scatterKernel_param_3,
	.param .u32 scatterKernel_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd1, [scatterKernel_param_0];
	ld.param.u64 	%rd2, [scatterKernel_param_1];
	ld.param.u64 	%rd3, [scatterKernel_param_2];
	ld.param.u64 	%rd4, [scatterKernel_param_3];
	ld.param.u32 	%r2, [scatterKernel_param_4];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB7_2;

	mul.wide.s32 	%rd5, %r1, 32;
	add.s64 	%rd6, %rd4, %rd5;
	mul.wide.s32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd3, %rd7;
	ld.volatile.global.v2.u32 	{%r8, %r9}, [%rd8];
	mul.wide.s32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd2, %rd9;
	ld.global.u32 	%r11, [%rd10];
	mul.wide.s32 	%rd11, %r11, 32;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd12];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd12+16];
	st.global.v4.f32 	[%rd6], {%f1, %f2, %f3, %f4};
	st.global.v4.f32 	[%rd6+16], {%f9, %f10, %f11, %f12};

BB7_2:
	ret;
}

	// .globl	prepareSumVarianceKernel
.entry prepareSumVarianceKernel(
	.param .u64 .ptr .global .align 16 prepareSumVarianceKernel_param_0,
	.param .u64 .ptr .global .align 4 prepareSumVarianceKernel_param_1,
	.param .u64 .ptr .global .align 16 prepareSumVarianceKernel_param_2,
	.param .u64 .ptr .global .align 16 prepareSumVarianceKernel_param_3,
	.param .u32 prepareSumVarianceKernel_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<29>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd1, [prepareSumVarianceKernel_param_0];
	ld.param.u64 	%rd2, [prepareSumVarianceKernel_param_1];
	ld.param.u64 	%rd3, [prepareSumVarianceKernel_param_2];
	ld.param.u64 	%rd4, [prepareSumVarianceKernel_param_3];
	ld.param.u32 	%r2, [prepareSumVarianceKernel_param_4];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB8_2;

	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd2, %rd5;
	ld.global.u32 	%r8, [%rd6];
	mul.wide.s32 	%rd7, %r8, 32;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd8];
	ld.global.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd8+16];
	add.f32 	%f17, %f9, %f1;
	add.f32 	%f18, %f10, %f2;
	add.f32 	%f19, %f11, %f3;
	add.f32 	%f20, %f12, %f4;
	mul.wide.s32 	%rd9, %r1, 16;
	add.s64 	%rd10, %rd3, %rd9;
	mul.f32 	%f21, %f20, 0f3F000000;
	mul.f32 	%f22, %f19, 0f3F000000;
	mul.f32 	%f23, %f18, 0f3F000000;
	mul.f32 	%f24, %f17, 0f3F000000;
	st.global.v4.f32 	[%rd10], {%f24, %f23, %f22, %f21};
	add.s64 	%rd11, %rd4, %rd9;
	mul.f32 	%f25, %f21, %f21;
	mul.f32 	%f26, %f22, %f22;
	mul.f32 	%f27, %f23, %f23;
	mul.f32 	%f28, %f24, %f24;
	st.global.v4.f32 	[%rd11], {%f28, %f27, %f26, %f25};

BB8_2:
	ret;
}


  