Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 18 22:35:01 2021
| Host         : DESKTOP-REPUBLIC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopWatch_timing_summary_routed.rpt -pb stopWatch_timing_summary_routed.pb -rpx stopWatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopWatch
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: t/oneHz_enable_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.905        0.000                      0                  177        0.219        0.000                      0                  177        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.905        0.000                      0                  177        0.219        0.000                      0                  177        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 t/oneHz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/oneHz_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.162ns (38.570%)  route 3.443ns (61.430%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t/oneHz_counter_reg[0]/Q
                         net (fo=4, routed)           0.539     6.143    t/oneHz_counter_reg[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.738 r  t/oneHz_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.738    t/oneHz_counter_reg[0]_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  t/oneHz_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.855    t/oneHz_counter_reg[0]_i_12_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  t/oneHz_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.972    t/oneHz_counter_reg[0]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 f  t/oneHz_counter_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.994     8.289    t/oneHz_counter0[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.595 r  t/oneHz_counter[0]_i_17/O
                         net (fo=1, routed)           0.417     9.012    t/oneHz_counter[0]_i_17_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.136 r  t/oneHz_counter[0]_i_5/O
                         net (fo=1, routed)           0.669     9.805    t/oneHz_counter[0]_i_5_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  t/oneHz_counter[0]_i_1/O
                         net (fo=29, routed)          0.824    10.753    t/oneHz_counter[0]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  t/oneHz_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.848    t/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  t/oneHz_counter_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    14.658    t/oneHz_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 t/oneHz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/oneHz_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.162ns (38.570%)  route 3.443ns (61.430%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t/oneHz_counter_reg[0]/Q
                         net (fo=4, routed)           0.539     6.143    t/oneHz_counter_reg[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.738 r  t/oneHz_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.738    t/oneHz_counter_reg[0]_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  t/oneHz_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.855    t/oneHz_counter_reg[0]_i_12_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  t/oneHz_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.972    t/oneHz_counter_reg[0]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 f  t/oneHz_counter_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.994     8.289    t/oneHz_counter0[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.595 r  t/oneHz_counter[0]_i_17/O
                         net (fo=1, routed)           0.417     9.012    t/oneHz_counter[0]_i_17_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.136 r  t/oneHz_counter[0]_i_5/O
                         net (fo=1, routed)           0.669     9.805    t/oneHz_counter[0]_i_5_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  t/oneHz_counter[0]_i_1/O
                         net (fo=29, routed)          0.824    10.753    t/oneHz_counter[0]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  t/oneHz_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.848    t/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  t/oneHz_counter_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    14.658    t/oneHz_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 t/oneHz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/oneHz_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.162ns (38.570%)  route 3.443ns (61.430%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t/oneHz_counter_reg[0]/Q
                         net (fo=4, routed)           0.539     6.143    t/oneHz_counter_reg[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.738 r  t/oneHz_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.738    t/oneHz_counter_reg[0]_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  t/oneHz_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.855    t/oneHz_counter_reg[0]_i_12_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  t/oneHz_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.972    t/oneHz_counter_reg[0]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 f  t/oneHz_counter_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.994     8.289    t/oneHz_counter0[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.595 r  t/oneHz_counter[0]_i_17/O
                         net (fo=1, routed)           0.417     9.012    t/oneHz_counter[0]_i_17_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.136 r  t/oneHz_counter[0]_i_5/O
                         net (fo=1, routed)           0.669     9.805    t/oneHz_counter[0]_i_5_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  t/oneHz_counter[0]_i_1/O
                         net (fo=29, routed)          0.824    10.753    t/oneHz_counter[0]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  t/oneHz_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.848    t/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  t/oneHz_counter_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_R)       -0.429    14.658    t/oneHz_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 t/oneHz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/oneHz_counter_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 2.162ns (38.570%)  route 3.443ns (61.430%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t/oneHz_counter_reg[0]/Q
                         net (fo=4, routed)           0.539     6.143    t/oneHz_counter_reg[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.738 r  t/oneHz_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.738    t/oneHz_counter_reg[0]_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  t/oneHz_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.855    t/oneHz_counter_reg[0]_i_12_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  t/oneHz_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.972    t/oneHz_counter_reg[0]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 f  t/oneHz_counter_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.994     8.289    t/oneHz_counter0[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.595 r  t/oneHz_counter[0]_i_17/O
                         net (fo=1, routed)           0.417     9.012    t/oneHz_counter[0]_i_17_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.136 r  t/oneHz_counter[0]_i_5/O
                         net (fo=1, routed)           0.669     9.805    t/oneHz_counter[0]_i_5_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  t/oneHz_counter[0]_i_1/O
                         net (fo=29, routed)          0.824    10.753    t/oneHz_counter[0]_i_1_n_0
    SLICE_X61Y20         FDSE                                         r  t/oneHz_counter_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.848    t/clk_IBUF_BUFG
    SLICE_X61Y20         FDSE                                         r  t/oneHz_counter_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDSE (Setup_fdse_C_S)       -0.429    14.658    t/oneHz_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 t/oneHz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/oneHz_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.162ns (38.552%)  route 3.446ns (61.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t/oneHz_counter_reg[0]/Q
                         net (fo=4, routed)           0.539     6.143    t/oneHz_counter_reg[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.738 r  t/oneHz_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.738    t/oneHz_counter_reg[0]_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  t/oneHz_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.855    t/oneHz_counter_reg[0]_i_12_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  t/oneHz_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.972    t/oneHz_counter_reg[0]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 f  t/oneHz_counter_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.994     8.289    t/oneHz_counter0[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.595 r  t/oneHz_counter[0]_i_17/O
                         net (fo=1, routed)           0.417     9.012    t/oneHz_counter[0]_i_17_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.136 r  t/oneHz_counter[0]_i_5/O
                         net (fo=1, routed)           0.669     9.805    t/oneHz_counter[0]_i_5_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  t/oneHz_counter[0]_i_1/O
                         net (fo=29, routed)          0.826    10.755    t/oneHz_counter[0]_i_1_n_0
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.508    14.849    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429    14.683    t/oneHz_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 t/oneHz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/oneHz_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.162ns (38.552%)  route 3.446ns (61.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t/oneHz_counter_reg[0]/Q
                         net (fo=4, routed)           0.539     6.143    t/oneHz_counter_reg[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.738 r  t/oneHz_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.738    t/oneHz_counter_reg[0]_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  t/oneHz_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.855    t/oneHz_counter_reg[0]_i_12_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  t/oneHz_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.972    t/oneHz_counter_reg[0]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 f  t/oneHz_counter_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.994     8.289    t/oneHz_counter0[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.595 r  t/oneHz_counter[0]_i_17/O
                         net (fo=1, routed)           0.417     9.012    t/oneHz_counter[0]_i_17_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.136 r  t/oneHz_counter[0]_i_5/O
                         net (fo=1, routed)           0.669     9.805    t/oneHz_counter[0]_i_5_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  t/oneHz_counter[0]_i_1/O
                         net (fo=29, routed)          0.826    10.755    t/oneHz_counter[0]_i_1_n_0
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.508    14.849    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[1]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429    14.683    t/oneHz_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 t/oneHz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/oneHz_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.162ns (38.552%)  route 3.446ns (61.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t/oneHz_counter_reg[0]/Q
                         net (fo=4, routed)           0.539     6.143    t/oneHz_counter_reg[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.738 r  t/oneHz_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.738    t/oneHz_counter_reg[0]_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  t/oneHz_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.855    t/oneHz_counter_reg[0]_i_12_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  t/oneHz_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.972    t/oneHz_counter_reg[0]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 f  t/oneHz_counter_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.994     8.289    t/oneHz_counter0[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.595 r  t/oneHz_counter[0]_i_17/O
                         net (fo=1, routed)           0.417     9.012    t/oneHz_counter[0]_i_17_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.136 r  t/oneHz_counter[0]_i_5/O
                         net (fo=1, routed)           0.669     9.805    t/oneHz_counter[0]_i_5_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  t/oneHz_counter[0]_i_1/O
                         net (fo=29, routed)          0.826    10.755    t/oneHz_counter[0]_i_1_n_0
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.508    14.849    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[2]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429    14.683    t/oneHz_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 t/oneHz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/oneHz_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.162ns (38.552%)  route 3.446ns (61.448%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t/oneHz_counter_reg[0]/Q
                         net (fo=4, routed)           0.539     6.143    t/oneHz_counter_reg[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.738 r  t/oneHz_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.738    t/oneHz_counter_reg[0]_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  t/oneHz_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.855    t/oneHz_counter_reg[0]_i_12_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  t/oneHz_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.972    t/oneHz_counter_reg[0]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 f  t/oneHz_counter_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.994     8.289    t/oneHz_counter0[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.595 r  t/oneHz_counter[0]_i_17/O
                         net (fo=1, routed)           0.417     9.012    t/oneHz_counter[0]_i_17_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.136 r  t/oneHz_counter[0]_i_5/O
                         net (fo=1, routed)           0.669     9.805    t/oneHz_counter[0]_i_5_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  t/oneHz_counter[0]_i_1/O
                         net (fo=29, routed)          0.826    10.755    t/oneHz_counter[0]_i_1_n_0
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.508    14.849    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[3]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X61Y18         FDRE (Setup_fdre_C_R)       -0.429    14.683    t/oneHz_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 t/oneHz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/oneHz_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 2.162ns (39.328%)  route 3.335ns (60.672%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t/oneHz_counter_reg[0]/Q
                         net (fo=4, routed)           0.539     6.143    t/oneHz_counter_reg[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.738 r  t/oneHz_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.738    t/oneHz_counter_reg[0]_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  t/oneHz_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.855    t/oneHz_counter_reg[0]_i_12_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  t/oneHz_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.972    t/oneHz_counter_reg[0]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 f  t/oneHz_counter_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.994     8.289    t/oneHz_counter0[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.595 r  t/oneHz_counter[0]_i_17/O
                         net (fo=1, routed)           0.417     9.012    t/oneHz_counter[0]_i_17_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.136 r  t/oneHz_counter[0]_i_5/O
                         net (fo=1, routed)           0.669     9.805    t/oneHz_counter[0]_i_5_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  t/oneHz_counter[0]_i_1/O
                         net (fo=29, routed)          0.716    10.645    t/oneHz_counter[0]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  t/oneHz_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501    14.842    t/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  t/oneHz_counter_reg[28]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    t/oneHz_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 t/oneHz_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/oneHz_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.162ns (39.543%)  route 3.305ns (60.457%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.626     5.147    t/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  t/oneHz_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  t/oneHz_counter_reg[0]/Q
                         net (fo=4, routed)           0.539     6.143    t/oneHz_counter_reg[0]
    SLICE_X60Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.738 r  t/oneHz_counter_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.738    t/oneHz_counter_reg[0]_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  t/oneHz_counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.855    t/oneHz_counter_reg[0]_i_12_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  t/oneHz_counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.972    t/oneHz_counter_reg[0]_i_13_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 f  t/oneHz_counter_reg[0]_i_29/O[1]
                         net (fo=1, routed)           0.994     8.289    t/oneHz_counter0[14]
    SLICE_X62Y21         LUT4 (Prop_lut4_I0_O)        0.306     8.595 r  t/oneHz_counter[0]_i_17/O
                         net (fo=1, routed)           0.417     9.012    t/oneHz_counter[0]_i_17_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.136 r  t/oneHz_counter[0]_i_5/O
                         net (fo=1, routed)           0.669     9.805    t/oneHz_counter[0]_i_5_n_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     9.929 r  t/oneHz_counter[0]_i_1/O
                         net (fo=29, routed)          0.686    10.615    t/oneHz_counter[0]_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  t/oneHz_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501    14.842    t/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  t/oneHz_counter_reg[24]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y24         FDRE (Setup_fdre_C_R)       -0.429    14.652    t/oneHz_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -10.615    
  -------------------------------------------------------------------
                         slack                                  4.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 resetbtn/DFF2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetbtn/DB_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.586     1.469    resetbtn/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  resetbtn/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  resetbtn/DFF2_reg/Q
                         net (fo=3, routed)           0.083     1.680    resetbtn/DFF2
    SLICE_X59Y19         LUT3 (Prop_lut3_I0_O)        0.099     1.779 r  resetbtn/DB_out_i_1/O
                         net (fo=1, routed)           0.000     1.779    resetbtn/DB_out_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  resetbtn/DB_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    resetbtn/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  resetbtn/DB_out_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.091     1.560    resetbtn/DB_out_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pausebtn/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pausebtn/q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.536%)  route 0.132ns (41.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    pausebtn/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  pausebtn/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pausebtn/q_reg_reg[6]/Q
                         net (fo=5, routed)           0.132     1.737    pausebtn/q_reg[6]
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  pausebtn/q_reg[10]_i_3/O
                         net (fo=1, routed)           0.000     1.782    pausebtn/q_next0[10]
    SLICE_X59Y25         FDRE                                         r  pausebtn/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.848     1.975    pausebtn/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  pausebtn/q_reg_reg[10]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.092     1.556    pausebtn/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 resetbtn/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetbtn/q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.248%)  route 0.133ns (41.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.586     1.469    resetbtn/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  resetbtn/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  resetbtn/q_reg_reg[6]/Q
                         net (fo=5, routed)           0.133     1.743    resetbtn/q_reg_reg_n_0_[6]
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  resetbtn/q_reg[10]_i_3__0/O
                         net (fo=1, routed)           0.000     1.788    resetbtn/q_reg[10]_i_3__0_n_0
    SLICE_X58Y19         FDRE                                         r  resetbtn/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    resetbtn/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  resetbtn/q_reg_reg[10]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.092     1.561    resetbtn/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 pausebtn/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pausebtn/q_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    pausebtn/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  pausebtn/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pausebtn/q_reg_reg[6]/Q
                         net (fo=5, routed)           0.169     1.774    pausebtn/q_reg[6]
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.043     1.817 r  pausebtn/q_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.817    pausebtn/q_next0[9]
    SLICE_X59Y25         FDRE                                         r  pausebtn/q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.848     1.975    pausebtn/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  pausebtn/q_reg_reg[9]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.107     1.571    pausebtn/q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 pausebtn/q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pausebtn/DB_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.187ns (47.416%)  route 0.207ns (52.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.581     1.464    pausebtn/clk_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  pausebtn/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pausebtn/q_reg_reg[10]/Q
                         net (fo=3, routed)           0.207     1.813    pausebtn/q_reg[10]
    SLICE_X60Y25         LUT3 (Prop_lut3_I1_O)        0.046     1.859 r  pausebtn/DB_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    pausebtn/DB_out_i_1__0_n_0
    SLICE_X60Y25         FDRE                                         r  pausebtn/DB_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.848     1.975    pausebtn/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  pausebtn/DB_out_reg/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.133     1.610    pausebtn/DB_out_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 resetbtn/DFF1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetbtn/DFF2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.653%)  route 0.220ns (57.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.560     1.443    resetbtn/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  resetbtn/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  resetbtn/DFF1_reg/Q
                         net (fo=3, routed)           0.220     1.828    resetbtn/DFF1
    SLICE_X59Y19         FDRE                                         r  resetbtn/DFF2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    resetbtn/clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  resetbtn/DFF2_reg/C
                         clock pessimism             -0.478     1.503    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.075     1.578    resetbtn/DFF2_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dD/refresh_rate_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dD/refresh_rate_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.583     1.466    dD/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  dD/refresh_rate_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dD/refresh_rate_reg[11]/Q
                         net (fo=1, routed)           0.108     1.715    dD/refresh_rate_reg_n_0_[11]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  dD/refresh_rate_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    dD/refresh_rate_reg[8]_i_1_n_4
    SLICE_X65Y23         FDRE                                         r  dD/refresh_rate_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.851     1.978    dD/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  dD/refresh_rate_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    dD/refresh_rate_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dD/refresh_rate_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dD/refresh_rate_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.582     1.465    dD/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  dD/refresh_rate_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dD/refresh_rate_reg[15]/Q
                         net (fo=1, routed)           0.108     1.714    dD/refresh_rate_reg_n_0_[15]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  dD/refresh_rate_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    dD/refresh_rate_reg[12]_i_1_n_4
    SLICE_X65Y24         FDRE                                         r  dD/refresh_rate_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.850     1.977    dD/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  dD/refresh_rate_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    dD/refresh_rate_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dD/refresh_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dD/refresh_rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.468    dD/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  dD/refresh_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  dD/refresh_rate_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    dD/refresh_rate_reg_n_0_[3]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  dD/refresh_rate_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    dD/refresh_rate_reg[0]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  dD/refresh_rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.854     1.981    dD/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  dD/refresh_rate_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    dD/refresh_rate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dD/refresh_rate_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dD/refresh_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.585     1.468    dD/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  dD/refresh_rate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  dD/refresh_rate_reg[7]/Q
                         net (fo=1, routed)           0.108     1.717    dD/refresh_rate_reg_n_0_[7]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  dD/refresh_rate_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    dD/refresh_rate_reg[4]_i_1_n_4
    SLICE_X65Y22         FDRE                                         r  dD/refresh_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.853     1.980    dD/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  dD/refresh_rate_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    dD/refresh_rate_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   dD/refresh_rate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   dD/refresh_rate_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   dD/refresh_rate_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   dD/refresh_rate_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   dD/refresh_rate_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   dD/refresh_rate_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   dD/refresh_rate_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   dD/refresh_rate_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   dD/refresh_rate_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   resetbtn/q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   resetbtn/q_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   resetbtn/q_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   resetbtn/q_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   t/oneHz_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   t/oneHz_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   t/oneHz_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   t/oneHz_counter_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   t/oneHz_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   t/oneHz_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   dD/refresh_rate_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   dD/refresh_rate_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   dD/refresh_rate_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   dD/refresh_rate_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   dD/refresh_rate_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   dD/refresh_rate_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   dD/refresh_rate_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   dD/refresh_rate_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   dD/refresh_rate_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   dD/refresh_rate_reg[5]/C



