

================================================================
== Vitis HLS Report for 'crc24a'
================================================================
* Date:           Mon Jul  3 15:27:32 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        vitis_ap
* Solution:       sol_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_crc24a_Pipeline_loop2_fu_189  |crc24a_Pipeline_loop2  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crc_V_loc = alloca i64 1"   --->   Operation 9 'alloca' 'crc_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crc_V_1_loc = alloca i64 1"   --->   Operation 10 'alloca' 'crc_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crc_V_2_loc = alloca i64 1"   --->   Operation 11 'alloca' 'crc_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_V_3_loc = alloca i64 1"   --->   Operation 12 'alloca' 'crc_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crc_V_4_loc = alloca i64 1"   --->   Operation 13 'alloca' 'crc_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crc_V_5_loc = alloca i64 1"   --->   Operation 14 'alloca' 'crc_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%crc_V_6_loc = alloca i64 1"   --->   Operation 15 'alloca' 'crc_V_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%crc_V_86_loc = alloca i64 1"   --->   Operation 16 'alloca' 'crc_V_86_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%crc_V_8_loc = alloca i64 1"   --->   Operation 17 'alloca' 'crc_V_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%crc_V_9_loc = alloca i64 1"   --->   Operation 18 'alloca' 'crc_V_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%crc_V_10_loc = alloca i64 1"   --->   Operation 19 'alloca' 'crc_V_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%crc_V_11_loc = alloca i64 1"   --->   Operation 20 'alloca' 'crc_V_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%crc_V_87_loc = alloca i64 1"   --->   Operation 21 'alloca' 'crc_V_87_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%crc_V_88_loc = alloca i64 1"   --->   Operation 22 'alloca' 'crc_V_88_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crc_V_14_loc = alloca i64 1"   --->   Operation 23 'alloca' 'crc_V_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%crc_V_15_loc = alloca i64 1"   --->   Operation 24 'alloca' 'crc_V_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%crc_V_89_loc = alloca i64 1"   --->   Operation 25 'alloca' 'crc_V_89_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%crc_V_17_loc = alloca i64 1"   --->   Operation 26 'alloca' 'crc_V_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crc_V_18_loc = alloca i64 1"   --->   Operation 27 'alloca' 'crc_V_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crc_V_90_loc = alloca i64 1"   --->   Operation 28 'alloca' 'crc_V_90_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%crc_V_91_loc = alloca i64 1"   --->   Operation 29 'alloca' 'crc_V_91_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%crc_V_21_loc = alloca i64 1"   --->   Operation 30 'alloca' 'crc_V_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%crc_V_22_loc = alloca i64 1"   --->   Operation 31 'alloca' 'crc_V_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%crc_V_92_loc = alloca i64 1"   --->   Operation 32 'alloca' 'crc_V_92_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%crc_V_93_loc = alloca i64 1"   --->   Operation 33 'alloca' 'crc_V_93_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%crc_V_94_loc = alloca i64 1"   --->   Operation 34 'alloca' 'crc_V_94_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%crc_V_95_loc = alloca i64 1"   --->   Operation 35 'alloca' 'crc_V_95_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%crc_V_96_loc = alloca i64 1"   --->   Operation 36 'alloca' 'crc_V_96_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%crc_V_28_loc = alloca i64 1"   --->   Operation 37 'alloca' 'crc_V_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%crc_V_97_loc = alloca i64 1"   --->   Operation 38 'alloca' 'crc_V_97_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%crc_V_98_loc = alloca i64 1"   --->   Operation 39 'alloca' 'crc_V_98_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%crc_V_31_loc = alloca i64 1"   --->   Operation 40 'alloca' 'crc_V_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%d_V = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %input_r" [codes/crc.cpp:13]   --->   Operation 41 'read' 'd_V' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%crc_V = trunc i8 %d_V"   --->   Operation 42 'trunc' 'crc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%crc_V_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_V, i32 1"   --->   Operation 43 'bitselect' 'crc_V_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%crc_V_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_V, i32 2"   --->   Operation 44 'bitselect' 'crc_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%crc_V_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_V, i32 3"   --->   Operation 45 'bitselect' 'crc_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%crc_V_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_V, i32 4"   --->   Operation 46 'bitselect' 'crc_V_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%crc_V_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_V, i32 5"   --->   Operation 47 'bitselect' 'crc_V_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%crc_V_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_V, i32 6"   --->   Operation 48 'bitselect' 'crc_V_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%crc_V_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_V, i32 7"   --->   Operation 49 'bitselect' 'crc_V_97' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%input_r_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %input_r" [codes/crc.cpp:19]   --->   Operation 50 'read' 'input_r_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%last = trunc i8 %input_r_read"   --->   Operation 51 'trunc' 'last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.44ns)   --->   "%call_ln668 = call void @crc24a_Pipeline_loop2, i1 %crc_V_97, i1 %crc_V_96, i1 %crc_V_95, i1 %crc_V_94, i1 %crc_V_93, i1 %crc_V_92, i1 %crc_V_91, i1 %crc_V, i1 %last, i1 %crc_V_31_loc, i1 %crc_V_98_loc, i1 %crc_V_97_loc, i1 %crc_V_28_loc, i1 %crc_V_96_loc, i1 %crc_V_95_loc, i1 %crc_V_94_loc, i1 %crc_V_93_loc, i1 %crc_V_92_loc, i1 %crc_V_22_loc, i1 %crc_V_21_loc, i1 %crc_V_91_loc, i1 %crc_V_90_loc, i1 %crc_V_18_loc, i1 %crc_V_17_loc, i1 %crc_V_89_loc, i1 %crc_V_15_loc, i1 %crc_V_14_loc, i1 %crc_V_88_loc, i1 %crc_V_87_loc, i1 %crc_V_11_loc, i1 %crc_V_10_loc, i1 %crc_V_9_loc, i1 %crc_V_8_loc, i1 %crc_V_86_loc, i1 %crc_V_6_loc, i1 %crc_V_5_loc, i1 %crc_V_4_loc, i1 %crc_V_3_loc, i1 %crc_V_2_loc, i1 %crc_V_1_loc, i1 %crc_V_loc"   --->   Operation 52 'call' 'call_ln668' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 53 [1/2] (1.14ns)   --->   "%call_ln668 = call void @crc24a_Pipeline_loop2, i1 %crc_V_97, i1 %crc_V_96, i1 %crc_V_95, i1 %crc_V_94, i1 %crc_V_93, i1 %crc_V_92, i1 %crc_V_91, i1 %crc_V, i1 %last, i1 %crc_V_31_loc, i1 %crc_V_98_loc, i1 %crc_V_97_loc, i1 %crc_V_28_loc, i1 %crc_V_96_loc, i1 %crc_V_95_loc, i1 %crc_V_94_loc, i1 %crc_V_93_loc, i1 %crc_V_92_loc, i1 %crc_V_22_loc, i1 %crc_V_21_loc, i1 %crc_V_91_loc, i1 %crc_V_90_loc, i1 %crc_V_18_loc, i1 %crc_V_17_loc, i1 %crc_V_89_loc, i1 %crc_V_15_loc, i1 %crc_V_14_loc, i1 %crc_V_88_loc, i1 %crc_V_87_loc, i1 %crc_V_11_loc, i1 %crc_V_10_loc, i1 %crc_V_9_loc, i1 %crc_V_8_loc, i1 %crc_V_86_loc, i1 %crc_V_6_loc, i1 %crc_V_5_loc, i1 %crc_V_4_loc, i1 %crc_V_3_loc, i1 %crc_V_2_loc, i1 %crc_V_1_loc, i1 %crc_V_loc"   --->   Operation 53 'call' 'call_ln668' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.28>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%crc_V_86_loc_load = load i1 %crc_V_86_loc"   --->   Operation 54 'load' 'crc_V_86_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%crc_V_6_loc_load = load i1 %crc_V_6_loc"   --->   Operation 55 'load' 'crc_V_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%crc_V_5_loc_load = load i1 %crc_V_5_loc"   --->   Operation 56 'load' 'crc_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%crc_V_4_loc_load = load i1 %crc_V_4_loc"   --->   Operation 57 'load' 'crc_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%crc_V_3_loc_load = load i1 %crc_V_3_loc"   --->   Operation 58 'load' 'crc_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%crc_V_2_loc_load = load i1 %crc_V_2_loc"   --->   Operation 59 'load' 'crc_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%crc_V_1_loc_load = load i1 %crc_V_1_loc"   --->   Operation 60 'load' 'crc_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%crc_V_loc_load = load i1 %crc_V_loc"   --->   Operation 61 'load' 'crc_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.28ns)   --->   "%ret_V = xor i1 %crc_V_loc_load, i1 %crc_V"   --->   Operation 62 'xor' 'ret_V' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.28ns)   --->   "%ret_V_6 = xor i1 %crc_V_1_loc_load, i1 %crc_V_91"   --->   Operation 63 'xor' 'ret_V_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.28ns)   --->   "%ret_V_7 = xor i1 %crc_V_2_loc_load, i1 %crc_V_92"   --->   Operation 64 'xor' 'ret_V_7' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.28ns)   --->   "%ret_V_8 = xor i1 %crc_V_3_loc_load, i1 %crc_V_93"   --->   Operation 65 'xor' 'ret_V_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.28ns)   --->   "%ret_V_9 = xor i1 %crc_V_4_loc_load, i1 %crc_V_94"   --->   Operation 66 'xor' 'ret_V_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.28ns)   --->   "%ret_V_10 = xor i1 %crc_V_5_loc_load, i1 %crc_V_95"   --->   Operation 67 'xor' 'ret_V_10' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.28ns)   --->   "%ret_V_11 = xor i1 %crc_V_6_loc_load, i1 %crc_V_96"   --->   Operation 68 'xor' 'ret_V_11' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.28ns)   --->   "%ret_V_12 = xor i1 %crc_V_86_loc_load, i1 %crc_V_97"   --->   Operation 69 'xor' 'ret_V_12' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %ret_V_12, i1 %ret_V_11, i1 %ret_V_10, i1 %ret_V_9, i1 %ret_V_8, i1 %ret_V_7, i1 %ret_V_6, i1 %ret_V"   --->   Operation 70 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_s" [codes/crc.cpp:49]   --->   Operation 71 'write' 'write_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%crc_V_15_loc_load = load i1 %crc_V_15_loc"   --->   Operation 72 'load' 'crc_V_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%crc_V_14_loc_load = load i1 %crc_V_14_loc"   --->   Operation 73 'load' 'crc_V_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%crc_V_88_loc_load = load i1 %crc_V_88_loc"   --->   Operation 74 'load' 'crc_V_88_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%crc_V_87_loc_load = load i1 %crc_V_87_loc"   --->   Operation 75 'load' 'crc_V_87_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%crc_V_11_loc_load = load i1 %crc_V_11_loc"   --->   Operation 76 'load' 'crc_V_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%crc_V_10_loc_load = load i1 %crc_V_10_loc"   --->   Operation 77 'load' 'crc_V_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%crc_V_9_loc_load = load i1 %crc_V_9_loc"   --->   Operation 78 'load' 'crc_V_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%crc_V_8_loc_load = load i1 %crc_V_8_loc"   --->   Operation 79 'load' 'crc_V_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %crc_V_15_loc_load, i1 %crc_V_14_loc_load, i1 %crc_V_88_loc_load, i1 %crc_V_87_loc_load, i1 %crc_V_11_loc_load, i1 %crc_V_10_loc_load, i1 %crc_V_9_loc_load, i1 %crc_V_8_loc_load"   --->   Operation 80 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_s" [codes/crc.cpp:49]   --->   Operation 81 'write' 'write_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 82 [2/2] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_1" [codes/crc.cpp:50]   --->   Operation 82 'write' 'write_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%crc_V_92_loc_load = load i1 %crc_V_92_loc"   --->   Operation 83 'load' 'crc_V_92_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%crc_V_22_loc_load = load i1 %crc_V_22_loc"   --->   Operation 84 'load' 'crc_V_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%crc_V_21_loc_load = load i1 %crc_V_21_loc"   --->   Operation 85 'load' 'crc_V_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%crc_V_91_loc_load = load i1 %crc_V_91_loc"   --->   Operation 86 'load' 'crc_V_91_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%crc_V_90_loc_load = load i1 %crc_V_90_loc"   --->   Operation 87 'load' 'crc_V_90_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%crc_V_18_loc_load = load i1 %crc_V_18_loc"   --->   Operation 88 'load' 'crc_V_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%crc_V_17_loc_load = load i1 %crc_V_17_loc"   --->   Operation 89 'load' 'crc_V_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%crc_V_89_loc_load = load i1 %crc_V_89_loc"   --->   Operation 90 'load' 'crc_V_89_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %crc_V_92_loc_load, i1 %crc_V_22_loc_load, i1 %crc_V_21_loc_load, i1 %crc_V_91_loc_load, i1 %crc_V_90_loc_load, i1 %crc_V_18_loc_load, i1 %crc_V_17_loc_load, i1 %crc_V_89_loc_load"   --->   Operation 91 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/2] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_1" [codes/crc.cpp:50]   --->   Operation 92 'write' 'write_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 93 [2/2] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_2" [codes/crc.cpp:51]   --->   Operation 93 'write' 'write_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%crc_V_31_loc_load = load i1 %crc_V_31_loc"   --->   Operation 94 'load' 'crc_V_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%crc_V_98_loc_load = load i1 %crc_V_98_loc"   --->   Operation 95 'load' 'crc_V_98_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%crc_V_97_loc_load = load i1 %crc_V_97_loc"   --->   Operation 96 'load' 'crc_V_97_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%crc_V_28_loc_load = load i1 %crc_V_28_loc"   --->   Operation 97 'load' 'crc_V_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%crc_V_96_loc_load = load i1 %crc_V_96_loc"   --->   Operation 98 'load' 'crc_V_96_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%crc_V_95_loc_load = load i1 %crc_V_95_loc"   --->   Operation 99 'load' 'crc_V_95_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%crc_V_94_loc_load = load i1 %crc_V_94_loc"   --->   Operation 100 'load' 'crc_V_94_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%crc_V_93_loc_load = load i1 %crc_V_93_loc"   --->   Operation 101 'load' 'crc_V_93_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %crc_V_31_loc_load, i1 %crc_V_98_loc_load, i1 %crc_V_97_loc_load, i1 %crc_V_28_loc_load, i1 %crc_V_96_loc_load, i1 %crc_V_95_loc_load, i1 %crc_V_94_loc_load, i1 %crc_V_93_loc_load"   --->   Operation 102 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_2" [codes/crc.cpp:51]   --->   Operation 103 'write' 'write_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 104 [2/2] (0.00ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_3" [codes/crc.cpp:52]   --->   Operation 104 'write' 'write_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [codes/crc.cpp:3]   --->   Operation 105 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/2] (0.00ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %output_r, i8 %p_Result_3" [codes/crc.cpp:52]   --->   Operation 110 'write' 'write_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [codes/crc.cpp:56]   --->   Operation 111 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
crc_V_loc         (alloca        ) [ 001110000]
crc_V_1_loc       (alloca        ) [ 001110000]
crc_V_2_loc       (alloca        ) [ 001110000]
crc_V_3_loc       (alloca        ) [ 001110000]
crc_V_4_loc       (alloca        ) [ 001110000]
crc_V_5_loc       (alloca        ) [ 001110000]
crc_V_6_loc       (alloca        ) [ 001110000]
crc_V_86_loc      (alloca        ) [ 001110000]
crc_V_8_loc       (alloca        ) [ 001111000]
crc_V_9_loc       (alloca        ) [ 001111000]
crc_V_10_loc      (alloca        ) [ 001111000]
crc_V_11_loc      (alloca        ) [ 001111000]
crc_V_87_loc      (alloca        ) [ 001111000]
crc_V_88_loc      (alloca        ) [ 001111000]
crc_V_14_loc      (alloca        ) [ 001111000]
crc_V_15_loc      (alloca        ) [ 001111000]
crc_V_89_loc      (alloca        ) [ 001111100]
crc_V_17_loc      (alloca        ) [ 001111100]
crc_V_18_loc      (alloca        ) [ 001111100]
crc_V_90_loc      (alloca        ) [ 001111100]
crc_V_91_loc      (alloca        ) [ 001111100]
crc_V_21_loc      (alloca        ) [ 001111100]
crc_V_22_loc      (alloca        ) [ 001111100]
crc_V_92_loc      (alloca        ) [ 001111100]
crc_V_93_loc      (alloca        ) [ 001111110]
crc_V_94_loc      (alloca        ) [ 001111110]
crc_V_95_loc      (alloca        ) [ 001111110]
crc_V_96_loc      (alloca        ) [ 001111110]
crc_V_28_loc      (alloca        ) [ 001111110]
crc_V_97_loc      (alloca        ) [ 001111110]
crc_V_98_loc      (alloca        ) [ 001111110]
crc_V_31_loc      (alloca        ) [ 001111110]
d_V               (read          ) [ 000000000]
crc_V             (trunc         ) [ 001110000]
crc_V_91          (bitselect     ) [ 001110000]
crc_V_92          (bitselect     ) [ 001110000]
crc_V_93          (bitselect     ) [ 001110000]
crc_V_94          (bitselect     ) [ 001110000]
crc_V_95          (bitselect     ) [ 001110000]
crc_V_96          (bitselect     ) [ 001110000]
crc_V_97          (bitselect     ) [ 001110000]
input_r_read      (read          ) [ 000000000]
last              (trunc         ) [ 000100000]
call_ln668        (call          ) [ 000000000]
crc_V_86_loc_load (load          ) [ 000000000]
crc_V_6_loc_load  (load          ) [ 000000000]
crc_V_5_loc_load  (load          ) [ 000000000]
crc_V_4_loc_load  (load          ) [ 000000000]
crc_V_3_loc_load  (load          ) [ 000000000]
crc_V_2_loc_load  (load          ) [ 000000000]
crc_V_1_loc_load  (load          ) [ 000000000]
crc_V_loc_load    (load          ) [ 000000000]
ret_V             (xor           ) [ 000000000]
ret_V_6           (xor           ) [ 000000000]
ret_V_7           (xor           ) [ 000000000]
ret_V_8           (xor           ) [ 000000000]
ret_V_9           (xor           ) [ 000000000]
ret_V_10          (xor           ) [ 000000000]
ret_V_11          (xor           ) [ 000000000]
ret_V_12          (xor           ) [ 000000000]
p_Result_s        (bitconcatenate) [ 000001000]
crc_V_15_loc_load (load          ) [ 000000000]
crc_V_14_loc_load (load          ) [ 000000000]
crc_V_88_loc_load (load          ) [ 000000000]
crc_V_87_loc_load (load          ) [ 000000000]
crc_V_11_loc_load (load          ) [ 000000000]
crc_V_10_loc_load (load          ) [ 000000000]
crc_V_9_loc_load  (load          ) [ 000000000]
crc_V_8_loc_load  (load          ) [ 000000000]
p_Result_1        (bitconcatenate) [ 000000100]
write_ln49        (write         ) [ 000000000]
crc_V_92_loc_load (load          ) [ 000000000]
crc_V_22_loc_load (load          ) [ 000000000]
crc_V_21_loc_load (load          ) [ 000000000]
crc_V_91_loc_load (load          ) [ 000000000]
crc_V_90_loc_load (load          ) [ 000000000]
crc_V_18_loc_load (load          ) [ 000000000]
crc_V_17_loc_load (load          ) [ 000000000]
crc_V_89_loc_load (load          ) [ 000000000]
p_Result_2        (bitconcatenate) [ 000000010]
write_ln50        (write         ) [ 000000000]
crc_V_31_loc_load (load          ) [ 000000000]
crc_V_98_loc_load (load          ) [ 000000000]
crc_V_97_loc_load (load          ) [ 000000000]
crc_V_28_loc_load (load          ) [ 000000000]
crc_V_96_loc_load (load          ) [ 000000000]
crc_V_95_loc_load (load          ) [ 000000000]
crc_V_94_loc_load (load          ) [ 000000000]
crc_V_93_loc_load (load          ) [ 000000000]
p_Result_3        (bitconcatenate) [ 000000001]
write_ln51        (write         ) [ 000000000]
spectopmodule_ln3 (spectopmodule ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000]
specinterface_ln0 (specinterface ) [ 000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000]
write_ln52        (write         ) [ 000000000]
ret_ln56          (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crc24a_Pipeline_loop2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="crc_V_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="crc_V_1_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_1_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="crc_V_2_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_2_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="crc_V_3_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_3_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="crc_V_4_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_4_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="crc_V_5_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_5_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="crc_V_6_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_6_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="crc_V_86_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_86_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="crc_V_8_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_8_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="crc_V_9_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_9_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="crc_V_10_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_10_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="crc_V_11_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_11_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="crc_V_87_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_87_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="crc_V_88_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_88_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="crc_V_14_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_14_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="crc_V_15_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_15_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="crc_V_89_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_89_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="crc_V_17_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_17_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="crc_V_18_loc_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_18_loc/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="crc_V_90_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_90_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="crc_V_91_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_91_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="crc_V_21_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_21_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="crc_V_22_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_22_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="crc_V_92_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_92_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="crc_V_93_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_93_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="crc_V_94_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_94_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="crc_V_95_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_95_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="crc_V_96_loc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_96_loc/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="crc_V_28_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_28_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="crc_V_97_loc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_97_loc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="crc_V_98_loc_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_98_loc/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="crc_V_31_loc_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_V_31_loc/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_V/1 input_r_read/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/4 write_ln50/5 write_ln51/6 write_ln52/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_crc24a_Pipeline_loop2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="1"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="1" slack="1"/>
<pin id="194" dir="0" index="4" bw="1" slack="1"/>
<pin id="195" dir="0" index="5" bw="1" slack="1"/>
<pin id="196" dir="0" index="6" bw="1" slack="1"/>
<pin id="197" dir="0" index="7" bw="1" slack="1"/>
<pin id="198" dir="0" index="8" bw="1" slack="1"/>
<pin id="199" dir="0" index="9" bw="1" slack="0"/>
<pin id="200" dir="0" index="10" bw="1" slack="1"/>
<pin id="201" dir="0" index="11" bw="1" slack="1"/>
<pin id="202" dir="0" index="12" bw="1" slack="1"/>
<pin id="203" dir="0" index="13" bw="1" slack="1"/>
<pin id="204" dir="0" index="14" bw="1" slack="1"/>
<pin id="205" dir="0" index="15" bw="1" slack="1"/>
<pin id="206" dir="0" index="16" bw="1" slack="1"/>
<pin id="207" dir="0" index="17" bw="1" slack="1"/>
<pin id="208" dir="0" index="18" bw="1" slack="1"/>
<pin id="209" dir="0" index="19" bw="1" slack="1"/>
<pin id="210" dir="0" index="20" bw="1" slack="1"/>
<pin id="211" dir="0" index="21" bw="1" slack="1"/>
<pin id="212" dir="0" index="22" bw="1" slack="1"/>
<pin id="213" dir="0" index="23" bw="1" slack="1"/>
<pin id="214" dir="0" index="24" bw="1" slack="1"/>
<pin id="215" dir="0" index="25" bw="1" slack="1"/>
<pin id="216" dir="0" index="26" bw="1" slack="1"/>
<pin id="217" dir="0" index="27" bw="1" slack="1"/>
<pin id="218" dir="0" index="28" bw="1" slack="1"/>
<pin id="219" dir="0" index="29" bw="1" slack="1"/>
<pin id="220" dir="0" index="30" bw="1" slack="1"/>
<pin id="221" dir="0" index="31" bw="1" slack="1"/>
<pin id="222" dir="0" index="32" bw="1" slack="1"/>
<pin id="223" dir="0" index="33" bw="1" slack="1"/>
<pin id="224" dir="0" index="34" bw="1" slack="1"/>
<pin id="225" dir="0" index="35" bw="1" slack="1"/>
<pin id="226" dir="0" index="36" bw="1" slack="1"/>
<pin id="227" dir="0" index="37" bw="1" slack="1"/>
<pin id="228" dir="0" index="38" bw="1" slack="1"/>
<pin id="229" dir="0" index="39" bw="1" slack="1"/>
<pin id="230" dir="0" index="40" bw="1" slack="1"/>
<pin id="231" dir="0" index="41" bw="1" slack="1"/>
<pin id="232" dir="1" index="42" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln668/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="crc_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="crc_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="crc_V_91_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_91/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="crc_V_92_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_92/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="crc_V_93_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_93/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="crc_V_94_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_94/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="crc_V_95_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_95/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="crc_V_96_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_96/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="crc_V_97_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="crc_V_97/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="last_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="last/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="crc_V_86_loc_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="3"/>
<pin id="301" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_86_loc_load/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="crc_V_6_loc_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="3"/>
<pin id="304" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_6_loc_load/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="crc_V_5_loc_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="3"/>
<pin id="307" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_5_loc_load/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="crc_V_4_loc_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="3"/>
<pin id="310" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_4_loc_load/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="crc_V_3_loc_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="3"/>
<pin id="313" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_3_loc_load/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="crc_V_2_loc_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="3"/>
<pin id="316" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_2_loc_load/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="crc_V_1_loc_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="3"/>
<pin id="319" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_1_loc_load/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="crc_V_loc_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="3"/>
<pin id="322" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_loc_load/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="ret_V_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="3"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="ret_V_6_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="3"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_6/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="ret_V_7_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="3"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_7/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="ret_V_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="3"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_8/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="ret_V_9_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="3"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_9/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="ret_V_10_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="3"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_10/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="ret_V_11_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="3"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_11/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="ret_V_12_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="3"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_12/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Result_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="0" index="3" bw="1" slack="0"/>
<pin id="368" dir="0" index="4" bw="1" slack="0"/>
<pin id="369" dir="0" index="5" bw="1" slack="0"/>
<pin id="370" dir="0" index="6" bw="1" slack="0"/>
<pin id="371" dir="0" index="7" bw="1" slack="0"/>
<pin id="372" dir="0" index="8" bw="1" slack="0"/>
<pin id="373" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="crc_V_15_loc_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="4"/>
<pin id="386" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_15_loc_load/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="crc_V_14_loc_load_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="4"/>
<pin id="389" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_14_loc_load/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="crc_V_88_loc_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="4"/>
<pin id="392" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_88_loc_load/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="crc_V_87_loc_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="4"/>
<pin id="395" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_87_loc_load/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="crc_V_11_loc_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="4"/>
<pin id="398" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_11_loc_load/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="crc_V_10_loc_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="4"/>
<pin id="401" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_10_loc_load/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="crc_V_9_loc_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="4"/>
<pin id="404" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_9_loc_load/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="crc_V_8_loc_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="4"/>
<pin id="407" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_8_loc_load/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Result_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="0" index="3" bw="1" slack="0"/>
<pin id="413" dir="0" index="4" bw="1" slack="0"/>
<pin id="414" dir="0" index="5" bw="1" slack="0"/>
<pin id="415" dir="0" index="6" bw="1" slack="0"/>
<pin id="416" dir="0" index="7" bw="1" slack="0"/>
<pin id="417" dir="0" index="8" bw="1" slack="0"/>
<pin id="418" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="crc_V_92_loc_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="5"/>
<pin id="431" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_92_loc_load/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="crc_V_22_loc_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="5"/>
<pin id="434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_22_loc_load/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="crc_V_21_loc_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="5"/>
<pin id="437" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_21_loc_load/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="crc_V_91_loc_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="5"/>
<pin id="440" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_91_loc_load/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="crc_V_90_loc_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="5"/>
<pin id="443" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_90_loc_load/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="crc_V_18_loc_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="5"/>
<pin id="446" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_18_loc_load/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="crc_V_17_loc_load_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="5"/>
<pin id="449" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_17_loc_load/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="crc_V_89_loc_load_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="5"/>
<pin id="452" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_89_loc_load/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_Result_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="0" index="3" bw="1" slack="0"/>
<pin id="458" dir="0" index="4" bw="1" slack="0"/>
<pin id="459" dir="0" index="5" bw="1" slack="0"/>
<pin id="460" dir="0" index="6" bw="1" slack="0"/>
<pin id="461" dir="0" index="7" bw="1" slack="0"/>
<pin id="462" dir="0" index="8" bw="1" slack="0"/>
<pin id="463" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="crc_V_31_loc_load_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="6"/>
<pin id="476" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_31_loc_load/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="crc_V_98_loc_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="6"/>
<pin id="479" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_98_loc_load/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="crc_V_97_loc_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="6"/>
<pin id="482" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_97_loc_load/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="crc_V_28_loc_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="6"/>
<pin id="485" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_28_loc_load/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="crc_V_96_loc_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="6"/>
<pin id="488" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_96_loc_load/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="crc_V_95_loc_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="6"/>
<pin id="491" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_95_loc_load/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="crc_V_94_loc_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="6"/>
<pin id="494" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_94_loc_load/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="crc_V_93_loc_load_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="6"/>
<pin id="497" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_V_93_loc_load/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Result_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="0" index="3" bw="1" slack="0"/>
<pin id="503" dir="0" index="4" bw="1" slack="0"/>
<pin id="504" dir="0" index="5" bw="1" slack="0"/>
<pin id="505" dir="0" index="6" bw="1" slack="0"/>
<pin id="506" dir="0" index="7" bw="1" slack="0"/>
<pin id="507" dir="0" index="8" bw="1" slack="0"/>
<pin id="508" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/7 "/>
</bind>
</comp>

<comp id="519" class="1005" name="crc_V_loc_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_loc "/>
</bind>
</comp>

<comp id="525" class="1005" name="crc_V_1_loc_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_1_loc "/>
</bind>
</comp>

<comp id="531" class="1005" name="crc_V_2_loc_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_2_loc "/>
</bind>
</comp>

<comp id="537" class="1005" name="crc_V_3_loc_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_3_loc "/>
</bind>
</comp>

<comp id="543" class="1005" name="crc_V_4_loc_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_4_loc "/>
</bind>
</comp>

<comp id="549" class="1005" name="crc_V_5_loc_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_5_loc "/>
</bind>
</comp>

<comp id="555" class="1005" name="crc_V_6_loc_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_6_loc "/>
</bind>
</comp>

<comp id="561" class="1005" name="crc_V_86_loc_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_86_loc "/>
</bind>
</comp>

<comp id="567" class="1005" name="crc_V_8_loc_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_8_loc "/>
</bind>
</comp>

<comp id="573" class="1005" name="crc_V_9_loc_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_9_loc "/>
</bind>
</comp>

<comp id="579" class="1005" name="crc_V_10_loc_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_10_loc "/>
</bind>
</comp>

<comp id="585" class="1005" name="crc_V_11_loc_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_11_loc "/>
</bind>
</comp>

<comp id="591" class="1005" name="crc_V_87_loc_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_87_loc "/>
</bind>
</comp>

<comp id="597" class="1005" name="crc_V_88_loc_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_88_loc "/>
</bind>
</comp>

<comp id="603" class="1005" name="crc_V_14_loc_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_14_loc "/>
</bind>
</comp>

<comp id="609" class="1005" name="crc_V_15_loc_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_15_loc "/>
</bind>
</comp>

<comp id="615" class="1005" name="crc_V_89_loc_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_89_loc "/>
</bind>
</comp>

<comp id="621" class="1005" name="crc_V_17_loc_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_17_loc "/>
</bind>
</comp>

<comp id="627" class="1005" name="crc_V_18_loc_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_18_loc "/>
</bind>
</comp>

<comp id="633" class="1005" name="crc_V_90_loc_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_90_loc "/>
</bind>
</comp>

<comp id="639" class="1005" name="crc_V_91_loc_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_91_loc "/>
</bind>
</comp>

<comp id="645" class="1005" name="crc_V_21_loc_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_21_loc "/>
</bind>
</comp>

<comp id="651" class="1005" name="crc_V_22_loc_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_22_loc "/>
</bind>
</comp>

<comp id="657" class="1005" name="crc_V_92_loc_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_92_loc "/>
</bind>
</comp>

<comp id="663" class="1005" name="crc_V_93_loc_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_93_loc "/>
</bind>
</comp>

<comp id="669" class="1005" name="crc_V_94_loc_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_94_loc "/>
</bind>
</comp>

<comp id="675" class="1005" name="crc_V_95_loc_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_95_loc "/>
</bind>
</comp>

<comp id="681" class="1005" name="crc_V_96_loc_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_96_loc "/>
</bind>
</comp>

<comp id="687" class="1005" name="crc_V_28_loc_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="1"/>
<pin id="689" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_28_loc "/>
</bind>
</comp>

<comp id="693" class="1005" name="crc_V_97_loc_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_97_loc "/>
</bind>
</comp>

<comp id="699" class="1005" name="crc_V_98_loc_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_98_loc "/>
</bind>
</comp>

<comp id="705" class="1005" name="crc_V_31_loc_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_31_loc "/>
</bind>
</comp>

<comp id="711" class="1005" name="crc_V_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V "/>
</bind>
</comp>

<comp id="717" class="1005" name="crc_V_91_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_91 "/>
</bind>
</comp>

<comp id="723" class="1005" name="crc_V_92_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_92 "/>
</bind>
</comp>

<comp id="729" class="1005" name="crc_V_93_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_93 "/>
</bind>
</comp>

<comp id="735" class="1005" name="crc_V_94_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_94 "/>
</bind>
</comp>

<comp id="741" class="1005" name="crc_V_95_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_95 "/>
</bind>
</comp>

<comp id="747" class="1005" name="crc_V_96_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_96 "/>
</bind>
</comp>

<comp id="753" class="1005" name="crc_V_97_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="crc_V_97 "/>
</bind>
</comp>

<comp id="759" class="1005" name="last_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="764" class="1005" name="p_Result_s_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="1"/>
<pin id="766" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="769" class="1005" name="p_Result_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="1"/>
<pin id="771" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="p_Result_2_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="1"/>
<pin id="776" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="779" class="1005" name="p_Result_3_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="1"/>
<pin id="781" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="237"><net_src comp="176" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="176" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="176" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="176" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="176" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="8" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="176" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="176" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="20" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="8" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="176" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="176" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="189" pin=9"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="317" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="314" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="311" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="308" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="305" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="302" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="299" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="375"><net_src comp="358" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="376"><net_src comp="353" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="377"><net_src comp="348" pin="2"/><net_sink comp="363" pin=3"/></net>

<net id="378"><net_src comp="343" pin="2"/><net_sink comp="363" pin=4"/></net>

<net id="379"><net_src comp="338" pin="2"/><net_sink comp="363" pin=5"/></net>

<net id="380"><net_src comp="333" pin="2"/><net_sink comp="363" pin=6"/></net>

<net id="381"><net_src comp="328" pin="2"/><net_sink comp="363" pin=7"/></net>

<net id="382"><net_src comp="323" pin="2"/><net_sink comp="363" pin=8"/></net>

<net id="383"><net_src comp="363" pin="9"/><net_sink comp="182" pin=2"/></net>

<net id="419"><net_src comp="26" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="384" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="421"><net_src comp="387" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="422"><net_src comp="390" pin="1"/><net_sink comp="408" pin=3"/></net>

<net id="423"><net_src comp="393" pin="1"/><net_sink comp="408" pin=4"/></net>

<net id="424"><net_src comp="396" pin="1"/><net_sink comp="408" pin=5"/></net>

<net id="425"><net_src comp="399" pin="1"/><net_sink comp="408" pin=6"/></net>

<net id="426"><net_src comp="402" pin="1"/><net_sink comp="408" pin=7"/></net>

<net id="427"><net_src comp="405" pin="1"/><net_sink comp="408" pin=8"/></net>

<net id="428"><net_src comp="408" pin="9"/><net_sink comp="182" pin=2"/></net>

<net id="464"><net_src comp="26" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="465"><net_src comp="429" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="466"><net_src comp="432" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="467"><net_src comp="435" pin="1"/><net_sink comp="453" pin=3"/></net>

<net id="468"><net_src comp="438" pin="1"/><net_sink comp="453" pin=4"/></net>

<net id="469"><net_src comp="441" pin="1"/><net_sink comp="453" pin=5"/></net>

<net id="470"><net_src comp="444" pin="1"/><net_sink comp="453" pin=6"/></net>

<net id="471"><net_src comp="447" pin="1"/><net_sink comp="453" pin=7"/></net>

<net id="472"><net_src comp="450" pin="1"/><net_sink comp="453" pin=8"/></net>

<net id="473"><net_src comp="453" pin="9"/><net_sink comp="182" pin=2"/></net>

<net id="509"><net_src comp="26" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="510"><net_src comp="474" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="511"><net_src comp="477" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="512"><net_src comp="480" pin="1"/><net_sink comp="498" pin=3"/></net>

<net id="513"><net_src comp="483" pin="1"/><net_sink comp="498" pin=4"/></net>

<net id="514"><net_src comp="486" pin="1"/><net_sink comp="498" pin=5"/></net>

<net id="515"><net_src comp="489" pin="1"/><net_sink comp="498" pin=6"/></net>

<net id="516"><net_src comp="492" pin="1"/><net_sink comp="498" pin=7"/></net>

<net id="517"><net_src comp="495" pin="1"/><net_sink comp="498" pin=8"/></net>

<net id="518"><net_src comp="498" pin="9"/><net_sink comp="182" pin=2"/></net>

<net id="522"><net_src comp="48" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="189" pin=41"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="528"><net_src comp="52" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="189" pin=40"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="534"><net_src comp="56" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="189" pin=39"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="540"><net_src comp="60" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="189" pin=38"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="546"><net_src comp="64" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="189" pin=37"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="552"><net_src comp="68" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="189" pin=36"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="558"><net_src comp="72" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="189" pin=35"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="564"><net_src comp="76" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="189" pin=34"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="570"><net_src comp="80" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="189" pin=33"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="576"><net_src comp="84" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="189" pin=32"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="582"><net_src comp="88" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="189" pin=31"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="588"><net_src comp="92" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="189" pin=30"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="594"><net_src comp="96" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="189" pin=29"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="600"><net_src comp="100" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="189" pin=28"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="606"><net_src comp="104" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="189" pin=27"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="612"><net_src comp="108" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="189" pin=26"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="618"><net_src comp="112" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="189" pin=25"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="624"><net_src comp="116" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="189" pin=24"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="630"><net_src comp="120" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="189" pin=23"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="636"><net_src comp="124" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="189" pin=22"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="642"><net_src comp="128" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="189" pin=21"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="648"><net_src comp="132" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="189" pin=20"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="654"><net_src comp="136" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="189" pin=19"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="660"><net_src comp="140" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="189" pin=18"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="666"><net_src comp="144" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="189" pin=17"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="672"><net_src comp="148" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="189" pin=16"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="678"><net_src comp="152" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="189" pin=15"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="684"><net_src comp="156" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="189" pin=14"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="690"><net_src comp="160" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="189" pin=13"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="696"><net_src comp="164" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="189" pin=12"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="702"><net_src comp="168" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="189" pin=11"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="708"><net_src comp="172" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="189" pin=10"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="714"><net_src comp="234" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="189" pin=8"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="720"><net_src comp="238" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="189" pin=7"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="726"><net_src comp="246" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="189" pin=6"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="732"><net_src comp="254" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="189" pin=5"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="738"><net_src comp="262" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="744"><net_src comp="270" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="750"><net_src comp="278" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="756"><net_src comp="286" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="762"><net_src comp="294" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="189" pin=9"/></net>

<net id="767"><net_src comp="363" pin="9"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="772"><net_src comp="408" pin="9"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="777"><net_src comp="453" pin="9"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="782"><net_src comp="498" pin="9"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="182" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 6 7 8 }
 - Input state : 
	Port: crc24a : input_r | {1 2 }
  - Chain level:
	State 1
	State 2
		call_ln668 : 1
	State 3
	State 4
		ret_V : 1
		ret_V_6 : 1
		ret_V_7 : 1
		ret_V_8 : 1
		ret_V_9 : 1
		ret_V_10 : 1
		ret_V_11 : 1
		ret_V_12 : 1
		p_Result_s : 1
		write_ln49 : 2
	State 5
		p_Result_1 : 1
		write_ln50 : 2
	State 6
		p_Result_2 : 1
		write_ln51 : 2
	State 7
		p_Result_3 : 1
		write_ln52 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   call   | grp_crc24a_Pipeline_loop2_fu_189 |    68   |   452   |
|----------|----------------------------------|---------|---------|
|          |           ret_V_fu_323           |    0    |    2    |
|          |          ret_V_6_fu_328          |    0    |    2    |
|          |          ret_V_7_fu_333          |    0    |    2    |
|    xor   |          ret_V_8_fu_338          |    0    |    2    |
|          |          ret_V_9_fu_343          |    0    |    2    |
|          |          ret_V_10_fu_348         |    0    |    2    |
|          |          ret_V_11_fu_353         |    0    |    2    |
|          |          ret_V_12_fu_358         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|   read   |          grp_read_fu_176         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |         grp_write_fu_182         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |           crc_V_fu_234           |    0    |    0    |
|          |            last_fu_294           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |          crc_V_91_fu_238         |    0    |    0    |
|          |          crc_V_92_fu_246         |    0    |    0    |
|          |          crc_V_93_fu_254         |    0    |    0    |
| bitselect|          crc_V_94_fu_262         |    0    |    0    |
|          |          crc_V_95_fu_270         |    0    |    0    |
|          |          crc_V_96_fu_278         |    0    |    0    |
|          |          crc_V_97_fu_286         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_Result_s_fu_363        |    0    |    0    |
|bitconcatenate|         p_Result_1_fu_408        |    0    |    0    |
|          |         p_Result_2_fu_453        |    0    |    0    |
|          |         p_Result_3_fu_498        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    68   |   468   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|crc_V_10_loc_reg_579|    1   |
|crc_V_11_loc_reg_585|    1   |
|crc_V_14_loc_reg_603|    1   |
|crc_V_15_loc_reg_609|    1   |
|crc_V_17_loc_reg_621|    1   |
|crc_V_18_loc_reg_627|    1   |
| crc_V_1_loc_reg_525|    1   |
|crc_V_21_loc_reg_645|    1   |
|crc_V_22_loc_reg_651|    1   |
|crc_V_28_loc_reg_687|    1   |
| crc_V_2_loc_reg_531|    1   |
|crc_V_31_loc_reg_705|    1   |
| crc_V_3_loc_reg_537|    1   |
| crc_V_4_loc_reg_543|    1   |
| crc_V_5_loc_reg_549|    1   |
| crc_V_6_loc_reg_555|    1   |
|crc_V_86_loc_reg_561|    1   |
|crc_V_87_loc_reg_591|    1   |
|crc_V_88_loc_reg_597|    1   |
|crc_V_89_loc_reg_615|    1   |
| crc_V_8_loc_reg_567|    1   |
|crc_V_90_loc_reg_633|    1   |
|crc_V_91_loc_reg_639|    1   |
|  crc_V_91_reg_717  |    1   |
|crc_V_92_loc_reg_657|    1   |
|  crc_V_92_reg_723  |    1   |
|crc_V_93_loc_reg_663|    1   |
|  crc_V_93_reg_729  |    1   |
|crc_V_94_loc_reg_669|    1   |
|  crc_V_94_reg_735  |    1   |
|crc_V_95_loc_reg_675|    1   |
|  crc_V_95_reg_741  |    1   |
|crc_V_96_loc_reg_681|    1   |
|  crc_V_96_reg_747  |    1   |
|crc_V_97_loc_reg_693|    1   |
|  crc_V_97_reg_753  |    1   |
|crc_V_98_loc_reg_699|    1   |
| crc_V_9_loc_reg_573|    1   |
|  crc_V_loc_reg_519 |    1   |
|    crc_V_reg_711   |    1   |
|    last_reg_759    |    1   |
| p_Result_1_reg_769 |    8   |
| p_Result_2_reg_774 |    8   |
| p_Result_3_reg_779 |    8   |
| p_Result_s_reg_764 |    8   |
+--------------------+--------+
|        Total       |   73   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_write_fu_182         |  p2  |   8  |   8  |   64   ||    43   |
| grp_crc24a_Pipeline_loop2_fu_189 |  p9  |   2  |   1  |    2   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   66   ||  1.148  ||    52   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   68   |   468  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   52   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   141  |   520  |
+-----------+--------+--------+--------+
