Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: lcd_display1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lcd_display1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lcd_display1"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : lcd_display1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Lab11\Lab11-1\ipcore_dir\ROM.v" into library work
Parsing module <ROM>.
Analyzing Verilog file "D:\Lab11\Lab11-1\rom_ctrl.v" into library work
Parsing verilog file "global.v" included at line 12.
Parsing module <rom_ctrl>.
Analyzing Verilog file "D:\Lab11\Lab11-1\lcd_ctrl.v" into library work
Parsing verilog file "global.v" included at line 12.
Parsing module <lcd_ctrl>.
Analyzing Verilog file "D:\Lab11\Lab11-1\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "D:\Lab11\Lab11-1\lcd_display1.v" into library work
Parsing module <lcd_display1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lcd_display1>.

Elaborating module <lcd_ctrl>.

Elaborating module <rom_ctrl>.

Elaborating module <ROM>.
WARNING:HDLCompiler:1499 - "D:\Lab11\Lab11-1\ipcore_dir\ROM.v" Line 39: Empty module <ROM> remains a black box.

Elaborating module <clock_divider(half_cycle=400,counter_width=9)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lcd_display1>.
    Related source file is "D:\Lab11\Lab11-1\lcd_display1.v".
    Summary:
	no macro.
Unit <lcd_display1> synthesized.

Synthesizing Unit <lcd_ctrl>.
    Related source file is "D:\Lab11\Lab11-1\lcd_ctrl.v".
    Found 8-bit register for signal <counter_y>.
    Found 8-bit register for signal <lcd_data>.
    Found 4-bit register for signal <counter_page>.
    Found 4-bit register for signal <image>.
    Found 14-bit register for signal <idle_counter>.
    Found 15-bit register for signal <pause_counter>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <data_request>.
    Found 1-bit register for signal <lcd_di>.
    Found 1-bit register for signal <lcd_en>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 26                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <idle_counter[13]_GND_2_o_add_42_OUT> created at line 146.
    Found 8-bit adder for signal <counter_y[7]_GND_2_o_add_54_OUT> created at line 170.
    Found 4-bit adder for signal <counter_page[3]_GND_2_o_add_55_OUT> created at line 171.
    Found 4-bit adder for signal <image[3]_GND_2_o_add_59_OUT> created at line 185.
    Found 15-bit adder for signal <pause_counter[14]_GND_2_o_add_78_OUT> created at line 203.
    Found 4-bit comparator greater for signal <n0005> created at line 108
    Found 14-bit comparator greater for signal <n0040> created at line 136
    Found 8-bit comparator greater for signal <counter_y[7]_GND_2_o_LessThan_52_o> created at line 162
    WARNING:Xst:2404 -  FFs/Latches <lcd_rw<0:0>> (without init value) have a constant value of 0 in block <lcd_ctrl>.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  33 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lcd_ctrl> synthesized.

Synthesizing Unit <rom_ctrl>.
    Related source file is "D:\Lab11\Lab11-1\rom_ctrl.v".
    Found 6-bit register for signal <counter_byte>.
    Found 512-bit register for signal <mem>.
    Found 8-bit register for signal <data>.
    Found 2-bit register for signal <state>.
    Found 4-bit register for signal <counter_word>.
    Found 1-bit register for signal <data_ack>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_531_OUT> created at line 104.
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_533_OUT> created at line 105.
    Found 8-bit subtractor for signal <GND_3_o_GND_3_o_sub_535_OUT> created at line 106.
    Found 7-bit subtractor for signal <GND_3_o_GND_3_o_sub_537_OUT> created at line 107.
    Found 4-bit adder for signal <counter_word[3]_GND_3_o_add_3_OUT> created at line 84.
    Found 6-bit adder for signal <counter_byte[5]_GND_3_o_add_521_OUT> created at line 99.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_5_OUT<3:0>> created at line 85.
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_523_OUT<8:0>> created at line 100.
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_525_OUT<8:0>> created at line 101.
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_527_OUT<8:0>> created at line 102.
    Found 9-bit subtractor for signal <GND_3_o_GND_3_o_sub_529_OUT<8:0>> created at line 103.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_523_o> created at line 100.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_525_o> created at line 101.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_527_o> created at line 102.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_529_o> created at line 103.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_531_o> created at line 104.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_533_o> created at line 105.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_535_o> created at line 106.
    Found 1-bit 512-to-1 multiplexer for signal <GND_3_o_mem[511]_Mux_537_o> created at line 107.
    Found 10-bit 3-to-1 multiplexer for signal <addr_rom> created at line 69.
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 531 D-type flip-flop(s).
	inferred 528 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rom_ctrl> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "D:\Lab11\Lab11-1\clock_divider.v".
        counter_width = 9
        half_cycle = 400
    Found 9-bit register for signal <count>.
    Found 1-bit register for signal <clk_div>.
    Found 9-bit adder for signal <count[8]_GND_5_o_add_1_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clock_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 6
# Registers                                            : 16
 1-bit register                                        : 5
 14-bit register                                       : 1
 15-bit register                                       : 1
 4-bit register                                        : 3
 512-bit register                                      : 1
 6-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 3
 14-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 562
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 512-to-1 multiplexer                            : 8
 10-bit 2-to-1 multiplexer                             : 2
 10-bit 3-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 37-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 40-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1
 42-bit 2-to-1 multiplexer                             : 1
 43-bit 2-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 46-bit 2-to-1 multiplexer                             : 1
 47-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 1
 49-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 50-bit 2-to-1 multiplexer                             : 1
 51-bit 2-to-1 multiplexer                             : 1
 52-bit 2-to-1 multiplexer                             : 1
 53-bit 2-to-1 multiplexer                             : 1
 54-bit 2-to-1 multiplexer                             : 1
 55-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 1
 58-bit 2-to-1 multiplexer                             : 1
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 2
 60-bit 2-to-1 multiplexer                             : 1
 61-bit 2-to-1 multiplexer                             : 1
 62-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 449
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 20
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ROM.ngc>.
Loading core <ROM> for timing and area information for instance <R1>.

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <lcd_ctrl>.
The following registers are absorbed into counter <idle_counter>: 1 register on signal <idle_counter>.
The following registers are absorbed into counter <pause_counter>: 1 register on signal <pause_counter>.
Unit <lcd_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <rom_ctrl>.
The following registers are absorbed into counter <counter_word>: 1 register on signal <counter_word>.
The following registers are absorbed into counter <counter_byte>: 1 register on signal <counter_byte>.
Unit <rom_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 6
# Counters                                             : 5
 14-bit up counter                                     : 1
 15-bit up counter                                     : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 549
 Flip-Flops                                            : 549
# Comparators                                          : 3
 14-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 557
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 512-to-1 multiplexer                            : 8
 10-bit 2-to-1 multiplexer                             : 2
 10-bit 3-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 35-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 37-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 40-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1
 42-bit 2-to-1 multiplexer                             : 1
 43-bit 2-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 1
 45-bit 2-to-1 multiplexer                             : 1
 46-bit 2-to-1 multiplexer                             : 1
 47-bit 2-to-1 multiplexer                             : 1
 48-bit 2-to-1 multiplexer                             : 1
 49-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 50-bit 2-to-1 multiplexer                             : 1
 51-bit 2-to-1 multiplexer                             : 1
 52-bit 2-to-1 multiplexer                             : 1
 53-bit 2-to-1 multiplexer                             : 1
 54-bit 2-to-1 multiplexer                             : 1
 55-bit 2-to-1 multiplexer                             : 1
 56-bit 2-to-1 multiplexer                             : 1
 57-bit 2-to-1 multiplexer                             : 1
 58-bit 2-to-1 multiplexer                             : 1
 59-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
 60-bit 2-to-1 multiplexer                             : 1
 61-bit 2-to-1 multiplexer                             : 1
 62-bit 2-to-1 multiplexer                             : 1
 63-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 449
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 20
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_LCDctrl/FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_romctrl/FSM_1> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <lcd_display1> ...

Optimizing unit <lcd_ctrl> ...

Optimizing unit <rom_ctrl> ...
WARNING:Xst:1710 - FF/Latch <U_LCDctrl/pause_counter_14> (without init value) has a constant value of 0 in block <lcd_display1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <U_LCDctrl/counter_y_7> (without init value) has a constant value of 0 in block <lcd_display1>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lcd_display1, actual ratio is 12.
FlipFlop U_LCDctrl/counter_y_0 has been replicated 1 time(s)
FlipFlop U_LCDctrl/counter_y_6 has been replicated 1 time(s)
FlipFlop U_romctrl/counter_byte_1 has been replicated 5 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 607
 Flip-Flops                                            : 607

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lcd_display1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 964
#      GND                         : 2
#      INV                         : 5
#      LUT1                        : 14
#      LUT2                        : 15
#      LUT3                        : 20
#      LUT4                        : 41
#      LUT5                        : 40
#      LUT6                        : 753
#      MUXCY                       : 34
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 37
# FlipFlops/Latches                : 607
#      FDC                         : 38
#      FDCE                        : 569
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             607  out of  18224     3%  
 Number of Slice LUTs:                  888  out of   9112     9%  
    Number used as Logic:               888  out of   9112     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    893
   Number with an unused Flip Flop:     286  out of    893    32%  
   Number with an unused LUT:             5  out of    893     0%  
   Number of fully used LUT-FF pairs:   602  out of    893    67%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                 | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                                 | 10    |
clk50k/clk_div                     | BUFG                                                                                                                                  | 601   |
U_romctrl/R1/N1                    | NONE(U_romctrl/R1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 4     |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.933ns (Maximum Frequency: 168.543MHz)
   Minimum input arrival time before clock: 4.587ns
   Maximum output required time after clock: 4.338ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.199ns (frequency: 238.152MHz)
  Total number of paths / destination ports: 490 / 10
-------------------------------------------------------------------------
Delay:               4.199ns (Levels of Logic = 12)
  Source:            clk50k/count_1 (FF)
  Destination:       clk50k/count_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk50k/count_1 to clk50k/count_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.864  clk50k/count_1 (clk50k/count_1)
     LUT4:I0->O            5   0.203   0.715  clk50k/GND_5_o_GND_5_o_equal_1_o<8>_SW0 (N2)
     LUT6:I5->O            6   0.205   0.973  clk50k/GND_5_o_GND_5_o_equal_1_o<8> (clk50k/GND_5_o_GND_5_o_equal_1_o)
     LUT3:I0->O            1   0.205   0.000  clk50k/Mcount_count_lut<0> (clk50k/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clk50k/Mcount_count_cy<0> (clk50k/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clk50k/Mcount_count_cy<1> (clk50k/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clk50k/Mcount_count_cy<2> (clk50k/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clk50k/Mcount_count_cy<3> (clk50k/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clk50k/Mcount_count_cy<4> (clk50k/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  clk50k/Mcount_count_cy<5> (clk50k/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  clk50k/Mcount_count_cy<6> (clk50k/Mcount_count_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  clk50k/Mcount_count_cy<7> (clk50k/Mcount_count_cy<7>)
     XORCY:CI->O           1   0.180   0.000  clk50k/Mcount_count_xor<8> (clk50k/Mcount_count8)
     FDC:D                     0.102          clk50k/count_8
    ----------------------------------------
    Total                      4.199ns (1.647ns logic, 2.552ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50k/clk_div'
  Clock period: 5.933ns (frequency: 168.543MHz)
  Total number of paths / destination ports: 9011 / 1206
-------------------------------------------------------------------------
Delay:               5.933ns (Levels of Logic = 5)
  Source:            U_LCDctrl/counter_y_3 (FF)
  Destination:       U_LCDctrl/counter_y_0 (FF)
  Source Clock:      clk50k/clk_div rising
  Destination Clock: clk50k/clk_div rising

  Data Path: U_LCDctrl/counter_y_3 to U_LCDctrl/counter_y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.201  U_LCDctrl/counter_y_3 (U_LCDctrl/counter_y_3)
     LUT6:I1->O           15   0.203   0.982  U_LCDctrl/counter_y[7]_GND_2_o_equal_13_o<7>11 (U_LCDctrl/counter_y[7]_GND_2_o_equal_13_o<7>1)
     LUT6:I5->O            1   0.205   0.827  U_LCDctrl/counter_page[3]_counter_y[7]_AND_5_o1 (U_LCDctrl/counter_page[3]_counter_y[7]_AND_5_o)
     LUT6:I2->O            7   0.203   0.774  U_LCDctrl/_n0264_inv3 (U_LCDctrl/_n0264_inv3)
     LUT5:I4->O            1   0.205   0.580  U_LCDctrl/_n0264_inv4_rstpot (U_LCDctrl/_n0264_inv4_rstpot)
     LUT3:I2->O            2   0.205   0.000  U_LCDctrl/counter_y_0_dpot (U_LCDctrl/counter_y_0_dpot)
     FDCE:D                    0.102          U_LCDctrl/counter_y_0
    ----------------------------------------
    Total                      5.933ns (1.570ns logic, 4.363ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.587ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       clk50k/count_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to clk50k/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            607   0.206   2.112  clk50k/rst_n_inv1_INV_0 (U_LCDctrl/rst_n_inv)
     FDC:CLR                   0.430          clk50k/count_0
    ----------------------------------------
    Total                      4.587ns (1.858ns logic, 2.729ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50k/clk_div'
  Total number of paths / destination ports: 597 / 597
-------------------------------------------------------------------------
Offset:              4.587ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       U_LCDctrl/state_FSM_FFd1 (FF)
  Destination Clock: clk50k/clk_div rising

  Data Path: rst_n to U_LCDctrl/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            607   0.206   2.112  clk50k/rst_n_inv1_INV_0 (U_LCDctrl/rst_n_inv)
     FDC:CLR                   0.430          U_LCDctrl/lcd_en
    ----------------------------------------
    Total                      4.587ns (1.858ns logic, 2.729ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50k/clk_div'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.338ns (Levels of Logic = 1)
  Source:            U_LCDctrl/lcd_en (FF)
  Destination:       lcd_e (PAD)
  Source Clock:      clk50k/clk_div rising

  Data Path: U_LCDctrl/lcd_en to lcd_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.447   1.320  U_LCDctrl/lcd_en (U_LCDctrl/lcd_en)
     OBUF:I->O                 2.571          lcd_e_OBUF (lcd_e)
    ----------------------------------------
    Total                      4.338ns (3.018ns logic, 1.320ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       lcd_rst (PAD)

  Data Path: rst_n to lcd_rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_n_IBUF (rst_n_IBUF)
     OBUF:I->O                 2.571          lcd_rst_OBUF (lcd_rst)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.199|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50k/clk_div
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50k/clk_div |    5.933|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.09 secs
 
--> 

Total memory usage is 231688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

