$date
  Thu Sep 21 13:42:03 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module classdemo_test $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ fout $end
$scope module uut $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' c $end
$var reg 1 ( fout $end
$var reg 3 ) abc[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
b000 )
#10000000
1#
1$
1'
1(
b001 )
#20000000
1!
1"
1%
1&
b111 )
#30000000
