
synthesis -f "Uniboard_verilog_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.4.1.213

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan  9 21:51:50 2016


Command Line:  synthesis -f Uniboard_verilog_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2A

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = RCPeripheral.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog (searchpath added)
-p /usr/local/diamond/3.4_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/impl1 (searchpath added)
-p /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog (searchpath added)
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/uart.v
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/clk.v
Verilog design file = /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v
NGD file = Uniboard_verilog_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.4_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Top module name (Verilog): RCPeripheral
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(180): " arg1="RCPeripheral" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg3="180"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(203): " arg1="32" arg2="3" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg4="203"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(114): " arg1="PWMReceiver" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg3="114"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(158): " arg1="32" arg2="8" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg4="158"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(173): " arg1="17" arg2="16" arg3="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg4="173"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v(197): " arg1="register[0][5]" arg2="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/pwm.v" arg3="197"  />
Last elaborated design is RCPeripheral()
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = RCPeripheral.
######## Converting I/O port databus[31] to output.
######## Converting I/O port databus[30] to output.
######## Converting I/O port databus[29] to output.
######## Converting I/O port databus[28] to output.
######## Converting I/O port databus[27] to output.
######## Converting I/O port databus[26] to output.
######## Converting I/O port databus[25] to output.
######## Converting I/O port databus[24] to output.
######## Converting I/O port databus[23] to output.
######## Converting I/O port databus[22] to output.
######## Converting I/O port databus[21] to output.
######## Converting I/O port databus[20] to output.
######## Converting I/O port databus[19] to output.
######## Converting I/O port databus[18] to output.
######## Converting I/O port databus[17] to output.
######## Converting I/O port databus[16] to output.
######## Converting I/O port databus[15] to output.
######## Converting I/O port databus[14] to output.
######## Converting I/O port databus[13] to output.
######## Converting I/O port databus[12] to output.
######## Converting I/O port databus[11] to output.
######## Converting I/O port databus[10] to output.
######## Converting I/O port databus[9] to output.
######## Converting I/O port databus[8] to output.
######## Converting I/O port databus[7] to output.
######## Converting I/O port databus[6] to output.
######## Converting I/O port databus[5] to output.
######## Converting I/O port databus[4] to output.
######## Converting I/O port databus[3] to output.
######## Converting I/O port databus[2] to output.
######## Converting I/O port databus[1] to output.
######## Converting I/O port databus[0] to output.
######## Missing driver on net register[0][5]. Patching with GND.
######## Missing driver on net register[0][4]. Patching with GND.
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="read_size"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="read_size"  />



GSR instance connected to net n1.
GSR will not be inferred because no asynchronous signal was found in the netlist.
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\recv_ch2/latched_in_45" arg1="IFS1P3DX"  />
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\recv_ch3/latched_in_45" arg1="IFS1P3DX"  />
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\recv_ch4/latched_in_45" arg1="IFS1P3DX"  />
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\recv_ch7/latched_in_45" arg1="IFS1P3DX"  />
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\recv_ch8/latched_in_45" arg1="IFS1P3DX"  />
    <postMsg mid="35001699" type="Info"    dynamic="2" navigation="0" arg0="\recv_ch1/latched_in_45" arg1="IFS1P3DX"  />
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in RCPeripheral_drc.log.
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.4_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    700 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file Uniboard_verilog_impl1.ngd.

################### Begin Area Report (RCPeripheral)######################
Number of register bits => 171 of 7209 (2 % )
CCU2D => 84
FD1P3AX => 6
FD1P3IX => 48
FD1P3JX => 89
FD1S3AX => 6
FD1S3JX => 7
GSR => 1
IB => 18
IFS1P3DX => 6
L6MUX21 => 8
LUT4 => 364
OBZ => 35
OFS1P3DX => 1
OFS1P3IX => 8
PFUMX => 16
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_255kHz_c, loads : 162
  Net : select_c, loads : 11
Clock Enable Nets
Number of Clock Enables: 31
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset_c, loads : 72
  Net : register_addr_c_0, loads : 33
  Net : n1270, loads : 32
  Net : register_addr_c_1, loads : 17
  Net : count_8, loads : 16
  Net : latched_in, loads : 13
  Net : latched_in, loads : 13
  Net : n7695, loads : 13
  Net : latched_in, loads : 13
  Net : latched_in, loads : 13
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets select_c]                |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_255kHz_c]            |  200.000 MHz|  179.630 MHz|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 191.492  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.468  secs
--------------------------------------------------------------
