Analysis & Synthesis report for Lab3_0
Wed May 13 15:30:48 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|i_state
 12. State Machine - |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|i_next
 13. State Machine - |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 14. State Machine - |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. State Machine - |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|m_state
 16. State Machine - |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|m_next
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 25. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gjo1:auto_generated
 27. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux
 30. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 31. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 32. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 33. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux_004
 34. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller
 35. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 38. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 39. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hjo1:auto_generated
 40. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux
 41. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 42. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux
 43. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 44. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 45. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 46. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux_004
 47. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller
 48. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for main_system:u0|main_system_sdram_controller:sdram_controller
 51. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_demux:cmd_demux
 52. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_demux:cmd_demux_001
 53. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux
 54. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux_001
 55. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 56. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 57. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 58. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_005
 59. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux_006
 60. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux_007
 61. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Source assignments for main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 72. Source assignments for main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 73. Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 74. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo
 75. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo
 76. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0
 77. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0
 78. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 79. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 80. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 81. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 82. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 83. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator
 84. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 85. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 86. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 87. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 88. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 89. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 92. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent
 95. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 98. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
101. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|main_system_CPU_0_0_mm_interconnect_0_router_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001|main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_004|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_005|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_006|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
111. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
112. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
115. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
116. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
117. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
118. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
119. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
120. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
123. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
124. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
125. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
126. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
127. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller
128. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
129. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
130. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo
131. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo
132. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0
133. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0
134. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
135. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
136. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
137. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
138. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
139. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator
140. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
141. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
142. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
143. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
144. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
145. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
148. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent
151. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
154. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
157. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
158. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
159. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|main_system_CPU_0_0_mm_interconnect_0_router_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001|main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_004|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_005|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_006|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
167. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
168. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
179. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
180. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
181. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
182. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
183. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller
184. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
185. Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
186. Parameter Settings for User Entity Instance: main_system:u0|altera_avalon_mailbox:mailbox_simple_0
187. Parameter Settings for User Entity Instance: main_system:u0|main_system_pll_0:pll_0|altera_pll:altera_pll_i
188. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_0_cpu_0_outgoing_translator
189. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_0_cpu_1_outgoing_translator
190. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator
191. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator
192. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
193. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
194. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
195. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator
196. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_1_translator
197. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator
198. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_0_cpu_0_outgoing_agent
199. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_0_cpu_1_outgoing_agent
200. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent
201. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
202. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo
203. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent
204. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor
205. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo
206. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
207. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
208. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
209. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
210. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
211. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
212. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo
213. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
214. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
215. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
216. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent
217. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
218. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo
219. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent
220. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor
221. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo
222. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent
223. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor
224. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo
225. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router:router|main_system_mm_interconnect_0_router_default_decode:the_default_decode
226. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_001:router_001|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode
227. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_002:router_002|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode
228. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_002:router_003|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode
229. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_004|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode
230. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_005:router_005|main_system_mm_interconnect_0_router_005_default_decode:the_default_decode
231. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_006|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode
232. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_007|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode
233. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_008:router_008|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode
234. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_008:router_009|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode
235. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_0_cpu_0_outgoing_limiter
236. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_0_cpu_1_outgoing_limiter
237. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter
238. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
239. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
240. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
241. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
242. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
243. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
244. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
245. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb
246. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
247. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
248. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
249. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
250. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
251. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter
252. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
253. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter
254. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
255. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
256. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
257. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
258. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
259. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
260. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
261. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
262. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
263. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
264. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
265. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
266. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
267. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
268. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
269. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
270. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
271. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
272. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
273. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003
274. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
275. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
276. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
277. Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
278. Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller
279. Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
280. Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
281. Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller_001
282. Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
283. Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
284. Parameter Settings for Inferred Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
285. scfifo Parameter Settings by Entity Instance
286. altsyncram Parameter Settings by Entity Instance
287. Port Connectivity Checks: "main_system:u0|altera_reset_controller:rst_controller_001"
288. Port Connectivity Checks: "main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
289. Port Connectivity Checks: "main_system:u0|altera_reset_controller:rst_controller"
290. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
291. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
292. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
293. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
294. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter"
295. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
296. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"
297. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
298. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_008:router_008|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode"
299. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_005:router_005|main_system_mm_interconnect_0_router_005_default_decode:the_default_decode"
300. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_004|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode"
301. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_002:router_002|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
302. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_001:router_001|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
303. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router:router|main_system_mm_interconnect_0_router_default_decode:the_default_decode"
304. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo"
305. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent"
306. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo"
307. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent"
308. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo"
309. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent"
310. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
311. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
312. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo"
313. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
314. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
315. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
316. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
317. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo"
318. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent"
319. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo"
320. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent"
321. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_0_cpu_1_outgoing_agent"
322. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_0_cpu_0_outgoing_agent"
323. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator"
324. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_1_translator"
325. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator"
326. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
327. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
328. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
329. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator"
330. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator"
331. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_0_cpu_1_outgoing_translator"
332. Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_0_cpu_0_outgoing_translator"
333. Port Connectivity Checks: "main_system:u0|main_system_sdram_controller:sdram_controller|main_system_sdram_controller_input_efifo_module:the_main_system_sdram_controller_input_efifo_module"
334. Port Connectivity Checks: "main_system:u0|main_system_pll_0:pll_0|altera_pll:altera_pll_i"
335. Port Connectivity Checks: "main_system:u0|main_system_pll_0:pll_0"
336. Port Connectivity Checks: "main_system:u0|altera_avalon_mailbox:mailbox_simple_0"
337. Port Connectivity Checks: "main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller"
338. Port Connectivity Checks: "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0"
339. Port Connectivity Checks: "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0"
340. Port Connectivity Checks: "main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0"
341. Port Connectivity Checks: "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0"
342. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
343. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller"
344. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
345. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
346. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
347. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode"
348. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode"
349. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001|main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode"
350. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|main_system_CPU_0_0_mm_interconnect_0_router_default_decode:the_default_decode"
351. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
352. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
353. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
354. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
355. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo"
356. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent"
357. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
358. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
359. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
360. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
361. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
362. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
363. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
364. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
365. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator"
366. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
367. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
368. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
369. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
370. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0"
371. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0"
372. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0"
373. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic"
374. Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0"
375. Port Connectivity Checks: "main_system:u0"
376. Post-Synthesis Netlist Statistics for Top Partition
377. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
378. Elapsed Time Per Partition
379. Analysis & Synthesis Messages
380. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 13 15:30:48 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Lab3_0                                      ;
; Top-level Entity Name           ; Lab                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6139                                        ;
; Total pins                      ; 54                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,228,992                                   ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Lab                ; Lab3_0             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 3           ;
; Maximum allowed            ; 3           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.1%      ;
;     Processor 3            ;   6.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                     ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                         ; Library     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/Lab.vhd                                                                                                                                       ; yes             ; User VHDL File                               ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd                                                                                                 ;             ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_reset_synchronizer.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_reset_synchronizer.v                                                  ; CPU_1       ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd                                                                   ; yes             ; Auto-Found VHDL File                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd                                                                   ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/Custom_Counter.vhd                                                     ; yes             ; Auto-Found VHDL File                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/Custom_Counter.vhd                                                     ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_mailbox.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_mailbox.v                                                ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_mm_bridge.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_mm_bridge.v                                              ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v                                                ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v                                       ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v                             ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv                                            ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv                                         ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv                                    ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_agent.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_agent.sv                                          ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_translator.sv                                     ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv                                           ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_translator.sv                                      ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv                                       ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv                                         ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v                                              ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_synchronizer.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_synchronizer.v                                            ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_std_synchronizer_nocut.v                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_std_synchronizer_nocut.v                                        ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd                                                ; yes             ; Auto-Found VHDL File                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd                                                ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_irq_mapper.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_irq_mapper.sv                                      ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v                                      ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v                                ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux.sv                     ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001.sv                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001.sv                 ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux.sv                       ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv                   ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv                        ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv                    ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv                    ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv                    ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux.sv                     ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001.sv                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001.sv                 ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv                       ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv                   ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v                                     ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v                                 ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk.v              ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk.v              ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck.v                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck.v                 ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v             ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v             ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v                       ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench.v                      ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.hex                               ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.hex                               ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v                                 ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_timer_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_timer_0.v                                          ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0.vhd                                                ; yes             ; Auto-Found VHDL File                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0.vhd                                                ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v                                     ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v                                 ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk.v              ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk.v              ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck.v                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck.v                 ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v             ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v             ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell.v                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell.v                       ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench.v                      ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.hex                               ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.hex                               ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v                                 ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v                                        ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v                      ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v                  ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv                             ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv                               ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_002.sv                           ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv                                ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv                            ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv                            ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv                            ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv                            ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv                            ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv                             ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_002.sv                         ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_003.sv                         ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv                               ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mutex_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mutex_0.v                                                  ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pio_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pio_0.v                                                    ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pll_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pll_0.v                                                    ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v                                         ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sysid_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sysid_qsys_0.v                                             ; main_system ;
; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_reset_synchronizer.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_reset_synchronizer.v                                                  ; CPU_0       ;
; scfifo.tdf                                                                                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                       ;             ;
; a_regfifo.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                    ;             ;
; a_dpfifo.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                     ;             ;
; a_i2fifo.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                     ;             ;
; a_fffifo.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                     ;             ;
; a_f2fifo.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                     ;             ;
; aglobal181.inc                                                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                   ;             ;
; db/scfifo_3291.tdf                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/scfifo_3291.tdf                                                                                  ;             ;
; db/a_dpfifo_5771.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_dpfifo_5771.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_vg7.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/cntr_vg7.tdf                                                                                     ;             ;
; db/altsyncram_7pu1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_7pu1.tdf                                                                              ;             ;
; db/cntr_jgb.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/cntr_jgb.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                ;             ;
; altsyncram.tdf                                                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                   ;             ;
; stratix_ram_block.inc                                                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                            ;             ;
; lpm_mux.inc                                                                                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                      ;             ;
; lpm_decode.inc                                                                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                   ;             ;
; a_rdenreg.inc                                                                                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                    ;             ;
; altrom.inc                                                                                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                       ;             ;
; altram.inc                                                                                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altram.inc                                                                                       ;             ;
; altdpram.inc                                                                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                     ;             ;
; db/altsyncram_spj1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_spj1.tdf                                                                              ;             ;
; db/altsyncram_vgj1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_vgj1.tdf                                                                              ;             ;
; db/altsyncram_pdj1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_pdj1.tdf                                                                              ;             ;
; db/altsyncram_voi1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_voi1.tdf                                                                              ;             ;
; altera_mult_add.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                              ;             ;
; db/altera_mult_add_37p2.v                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v                                                                           ;             ;
; altera_mult_add_rtl.v                                                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                            ;             ;
; db/altsyncram_7pi1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_7pi1.tdf                                                                              ;             ;
; db/altsyncram_4kl1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_4kl1.tdf                                                                              ;             ;
; db/altsyncram_baj1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_baj1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                        ;             ;
; db/altsyncram_qid1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_qid1.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                         ;             ;
; db/altsyncram_gjo1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_gjo1.tdf                                                                              ;             ;
; db/decode_8la.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/decode_8la.tdf                                                                                   ;             ;
; db/mux_5hb.tdf                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/mux_5hb.tdf                                                                                      ;             ;
; db/altsyncram_hjo1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_hjo1.tdf                                                                              ;             ;
; altera_pll.v                                                                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                     ;             ;
; sld_hub.vhd                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                      ; altera_sld  ;
; db/ip/sld993c4aaa/alt_sld_fab.v                                                                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v                                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                   ; yes             ; Encrypted Auto-Found VHDL File               ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                 ;             ;
; sld_rom_sr.vhd                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                   ;             ;
; db/altsyncram_40n1.tdf                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_40n1.tdf                                                                              ;             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3969                                                                          ;
;                                             ;                                                                               ;
; Combinational ALUT usage for logic          ; 5710                                                                          ;
;     -- 7 input functions                    ; 69                                                                            ;
;     -- 6 input functions                    ; 1422                                                                          ;
;     -- 5 input functions                    ; 1156                                                                          ;
;     -- 4 input functions                    ; 1061                                                                          ;
;     -- <=3 input functions                  ; 2002                                                                          ;
;                                             ;                                                                               ;
; Dedicated logic registers                   ; 6139                                                                          ;
;                                             ;                                                                               ;
; I/O pins                                    ; 54                                                                            ;
; Total MLAB memory bits                      ; 0                                                                             ;
; Total block memory bits                     ; 2228992                                                                       ;
;                                             ;                                                                               ;
; Total DSP Blocks                            ; 6                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 3                                                                             ;
;     -- PLLs                                 ; 3                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; main_system:u0|main_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 6019                                                                          ;
; Total fan-out                               ; 61341                                                                         ;
; Average fan-out                             ; 4.80                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                                 ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+
; |Lab                                                                                                                                       ; 5710 (1)            ; 6139 (0)                  ; 2228992           ; 6          ; 54   ; 0            ; |Lab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Lab                                                         ; work         ;
;    |main_system:u0|                                                                                                                        ; 5551 (0)            ; 6042 (0)                  ; 2228992           ; 6          ; 0    ; 0            ; |Lab|main_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; main_system                                                 ; main_system  ;
;       |Counter:custom_counter_0|                                                                                                           ; 72 (72)             ; 102 (102)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|Counter:custom_counter_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Counter                                                     ; main_system  ;
;       |altera_avalon_mailbox:mailbox_simple_0|                                                                                             ; 76 (76)             ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_mailbox                                       ; main_system  ;
;       |altera_reset_controller:rst_controller_001|                                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                     ; main_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                   ; main_system  ;
;       |altera_reset_controller:rst_controller|                                                                                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                     ; main_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                   ; main_system  ;
;       |main_system_CPU_0_0:cpu_0_0|                                                                                                        ; 2239 (0)            ; 2346 (0)                  ; 1114432           ; 3          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; main_system_CPU_0_0                                         ; main_system  ;
;          |altera_avalon_mm_bridge:mm_bridge_0|                                                                                             ; 9 (9)               ; 161 (161)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_mm_bridge                                     ; main_system  ;
;          |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                     ; main_system  ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                   ; main_system  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                   ; main_system  ;
;          |main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|                                                                                     ; 114 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; main_system_CPU_0_0_jtag_uart_0                             ; main_system  ;
;             |alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|                                                          ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                           ; work         ;
;             |main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|                                        ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                                       ; main_system_CPU_0_0_jtag_uart_0_scfifo_r                    ; main_system  ;
;                |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                      ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                               ; scfifo_3291                                                 ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                          ; a_dpfifo_5771                                               ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                  ; a_fefifo_7cf                                                ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                             ; cntr_vg7                                                    ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                  ; altsyncram_7pu1                                             ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                    ; cntr_jgb                                                    ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                          ; cntr_jgb                                                    ; work         ;
;             |main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|                                        ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                                       ; main_system_CPU_0_0_jtag_uart_0_scfifo_w                    ; main_system  ;
;                |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                      ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                               ; scfifo_3291                                                 ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                          ; a_dpfifo_5771                                               ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                  ; a_fefifo_7cf                                                ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                             ; cntr_vg7                                                    ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                  ; altsyncram_7pu1                                             ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                    ; cntr_jgb                                                    ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                          ; cntr_jgb                                                    ; work         ;
;          |main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|                                                                         ; 404 (0)             ; 155 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; main_system_CPU_0_0_mm_interconnect_0                       ; main_system  ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                                          ; 24 (24)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                  ; main_system  ;
;             |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                  ; main_system  ;
;             |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                   ; main_system  ;
;             |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                   ; main_system  ;
;             |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                   ; main_system  ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                              ; main_system  ;
;             |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                              ; main_system  ;
;             |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                              ; main_system  ;
;             |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                              ; main_system  ;
;             |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 14 (14)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                               ; main_system  ;
;             |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                               ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                    ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                       ; main_system_CPU_0_0_mm_interconnect_0_cmd_demux             ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                               ; main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001         ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001           ; main_system  ;
;                |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                    ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                ; 70 (66)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001           ; main_system  ;
;                |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                    ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                ; 57 (53)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001           ; main_system  ;
;                |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                    ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_router:router|                                                                          ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                             ; main_system_CPU_0_0_mm_interconnect_0_router                ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_router_001:router_001|                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                     ; main_system_CPU_0_0_mm_interconnect_0_router_001            ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                               ; main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001         ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                               ; main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001         ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                               ; main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001         ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                        ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                           ; main_system_CPU_0_0_mm_interconnect_0_rsp_mux               ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001           ; main_system  ;
;          |main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|                                                                                   ; 1556 (0)            ; 1779 (0)                  ; 64832             ; 3          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; main_system_CPU_0_0_nios2_gen2_0                            ; main_system  ;
;             |main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|                                                                                     ; 1556 (1387)         ; 1779 (1445)               ; 64832             ; 3          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                  ; main_system_CPU_0_0_nios2_gen2_0_cpu                        ; main_system  ;
;                |main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht|                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                                         ; main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module             ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ; altsyncram                                                  ; work         ;
;                      |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_pdj1                                             ; work         ;
;                |main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data|                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                                                 ; main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module         ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                                                  ; work         ;
;                      |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_4kl1                                             ; work         ;
;                |main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag|                            ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module          ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                         ; altsyncram                                                  ; work         ;
;                      |altsyncram_7pi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7pi1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_7pi1                                             ; work         ;
;                |main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim|                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                                                             ; main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module       ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                                  ; work         ;
;                      |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_baj1                                             ; work         ;
;                |main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data|                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                                                 ; main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module         ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                                                  ; work         ;
;                      |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_spj1                                             ; work         ;
;                |main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag|                            ; 0 (0)               ; 0 (0)                     ; 3328              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module          ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 3328              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                         ; altsyncram                                                  ; work         ;
;                      |altsyncram_vgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3328              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_vgj1                                             ; work         ;
;                |main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|                         ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                                                ; main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell              ; main_system  ;
;                   |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                             ; altera_mult_add                                             ; work         ;
;                      |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                         ; altera_mult_add_37p2                                        ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                ; altera_mult_add_rtl                                         ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                       ; ama_multiplier_function                                     ; work         ;
;                               |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                     ; ama_register_function                                       ; work         ;
;                   |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                             ; altera_mult_add                                             ; work         ;
;                      |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                         ; altera_mult_add_37p2                                        ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                ; altera_mult_add_rtl                                         ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                       ; ama_multiplier_function                                     ; work         ;
;                               |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                     ; ama_register_function                                       ; work         ;
;                   |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                             ; altera_mult_add                                             ; work         ;
;                      |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                         ; altera_mult_add_37p2                                        ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                ; altera_mult_add_rtl                                         ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                       ; ama_multiplier_function                                     ; work         ;
;                               |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                     ; ama_register_function                                       ; work         ;
;                |main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|                         ; 169 (8)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                                ; main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci              ; main_system  ;
;                   |main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|  ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                          ; main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper    ; main_system  ;
;                      |main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk| ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk     ; main_system  ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                     ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                     ; work         ;
;                      |main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|       ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck                                                            ; main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck        ; main_system  ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                     ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                     ; work         ;
;                      |sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy|                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy                                                                                              ; sld_virtual_jtag_basic                                      ; work         ;
;                   |main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|        ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                                ; main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg       ; main_system  ;
;                   |main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break|          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                  ; main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break        ; main_system  ;
;                   |main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug|          ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                  ; main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug        ; main_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; altera_std_synchronizer                                     ; work         ;
;                   |main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|                ; 82 (82)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                        ; main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem           ; main_system  ;
;                      |main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram|        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module   ; main_system  ;
;                         |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                  ; work         ;
;                            |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                             ; work         ;
;                |main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                                 ; main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                                                  ; work         ;
;                      |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                        ; altsyncram_voi1                                             ; work         ;
;                |main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                                 ; main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                                                  ; work         ;
;                      |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                        ; altsyncram_voi1                                             ; work         ;
;          |main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|                                                                           ; 38 (2)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_onchip_memory2_0                        ; main_system  ;
;             |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                                  ; work         ;
;                |altsyncram_gjo1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gjo1:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_gjo1                                             ; work         ;
;                   |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gjo1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                                                                                       ; decode_8la                                                  ; work         ;
;                   |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gjo1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                                                                                             ; mux_5hb                                                     ; work         ;
;          |main_system_CPU_0_0_timer_0:timer_0|                                                                                             ; 111 (111)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; main_system_CPU_0_0_timer_0                                 ; main_system  ;
;       |main_system_CPU_1_0:cpu_1_0|                                                                                                        ; 2240 (0)            ; 2346 (0)                  ; 1114432           ; 3          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; main_system_CPU_1_0                                         ; main_system  ;
;          |altera_avalon_mm_bridge:mm_bridge_0|                                                                                             ; 9 (9)               ; 161 (161)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_mm_bridge                                     ; main_system  ;
;          |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                     ; main_system  ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                                   ; main_system  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                   ; main_system  ;
;          |main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|                                                                                     ; 114 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; main_system_CPU_0_0_jtag_uart_0                             ; main_system  ;
;             |alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|                                                          ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                           ; work         ;
;             |main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|                                        ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                                       ; main_system_CPU_0_0_jtag_uart_0_scfifo_r                    ; main_system  ;
;                |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                      ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                               ; scfifo_3291                                                 ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                          ; a_dpfifo_5771                                               ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                  ; a_fefifo_7cf                                                ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                             ; cntr_vg7                                                    ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                  ; altsyncram_7pu1                                             ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                    ; cntr_jgb                                                    ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                          ; cntr_jgb                                                    ; work         ;
;             |main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|                                        ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                                       ; main_system_CPU_0_0_jtag_uart_0_scfifo_w                    ; main_system  ;
;                |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                          ; scfifo                                                      ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                               ; scfifo_3291                                                 ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                          ; a_dpfifo_5771                                               ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                  ; a_fefifo_7cf                                                ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                             ; cntr_vg7                                                    ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                  ; altsyncram_7pu1                                             ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                    ; cntr_jgb                                                    ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                          ; cntr_jgb                                                    ; work         ;
;          |main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|                                                                         ; 404 (0)             ; 155 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; main_system_CPU_0_0_mm_interconnect_0                       ; main_system  ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                                          ; 24 (24)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                  ; main_system  ;
;             |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                  ; main_system  ;
;             |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                   ; main_system  ;
;             |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                   ; main_system  ;
;             |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                   ; main_system  ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                              ; main_system  ;
;             |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                              ; main_system  ;
;             |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                              ; main_system  ;
;             |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                              ; main_system  ;
;             |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 14 (14)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                               ; main_system  ;
;             |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                               ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                    ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                       ; main_system_CPU_0_0_mm_interconnect_0_cmd_demux             ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                            ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                               ; main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001         ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001           ; main_system  ;
;                |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                    ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                ; 70 (66)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001           ; main_system  ;
;                |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                    ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                ; 57 (53)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001           ; main_system  ;
;                |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                    ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_router:router|                                                                          ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                             ; main_system_CPU_0_0_mm_interconnect_0_router                ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_router_001:router_001|                                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                     ; main_system_CPU_0_0_mm_interconnect_0_router_001            ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                               ; main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001         ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                               ; main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001         ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                               ; main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001         ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                        ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                           ; main_system_CPU_0_0_mm_interconnect_0_rsp_mux               ; main_system  ;
;             |main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                   ; main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001           ; main_system  ;
;          |main_system_CPU_0_0_timer_0:timer_0|                                                                                             ; 111 (111)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; main_system_CPU_0_0_timer_0                                 ; main_system  ;
;          |main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|                                                                                   ; 1557 (0)            ; 1779 (0)                  ; 64832             ; 3          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; main_system_CPU_1_0_nios2_gen2_0                            ; main_system  ;
;             |main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|                                                                                     ; 1557 (1388)         ; 1779 (1445)               ; 64832             ; 3          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                  ; main_system_CPU_1_0_nios2_gen2_0_cpu                        ; main_system  ;
;                |main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_1_0_nios2_gen2_0_cpu_bht|                                  ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_1_0_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                                         ; main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module             ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_1_0_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ; altsyncram                                                  ; work         ;
;                      |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_1_0_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_pdj1                                             ; work         ;
;                |main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data|                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                                                 ; main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module         ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                                                  ; work         ;
;                      |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_4kl1                                             ; work         ;
;                |main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag|                            ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                                                   ; main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module          ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                         ; altsyncram                                                  ; work         ;
;                      |altsyncram_7pi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1344              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7pi1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_7pi1                                             ; work         ;
;                |main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim|                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                                                             ; main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module       ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                                  ; work         ;
;                      |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_baj1                                             ; work         ;
;                |main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data|                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                                                 ; main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module         ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                       ; altsyncram                                                  ; work         ;
;                      |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                                        ; altsyncram_spj1                                             ; work         ;
;                |main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag|                            ; 0 (0)               ; 0 (0)                     ; 3328              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                                                   ; main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module          ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 3328              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                         ; altsyncram                                                  ; work         ;
;                      |altsyncram_vgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3328              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_vgj1                                             ; work         ;
;                |main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|                         ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                                                ; main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell              ; main_system  ;
;                   |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                             ; altera_mult_add                                             ; work         ;
;                      |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                         ; altera_mult_add_37p2                                        ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                ; altera_mult_add_rtl                                         ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                       ; ama_multiplier_function                                     ; work         ;
;                               |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                     ; ama_register_function                                       ; work         ;
;                   |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                             ; altera_mult_add                                             ; work         ;
;                      |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                         ; altera_mult_add_37p2                                        ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                ; altera_mult_add_rtl                                         ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                       ; ama_multiplier_function                                     ; work         ;
;                               |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                     ; ama_register_function                                       ; work         ;
;                   |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                             ; altera_mult_add                                             ; work         ;
;                      |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                         ; altera_mult_add_37p2                                        ; work         ;
;                         |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                ; altera_mult_add_rtl                                         ; work         ;
;                            |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                       ; ama_multiplier_function                                     ; work         ;
;                               |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                     ; ama_register_function                                       ; work         ;
;                |main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|                         ; 169 (8)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                                ; main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci              ; main_system  ;
;                   |main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|  ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                          ; main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper    ; main_system  ;
;                      |main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk| ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk     ; main_system  ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                     ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                     ; work         ;
;                      |main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|       ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck                                                            ; main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck        ; main_system  ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                     ; work         ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                     ; work         ;
;                      |sld_virtual_jtag_basic:main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_phy|                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_phy                                                                                              ; sld_virtual_jtag_basic                                      ; work         ;
;                   |main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|        ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                                ; main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg       ; main_system  ;
;                   |main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break|          ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                  ; main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break        ; main_system  ;
;                   |main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug|          ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                  ; main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug        ; main_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                              ; altera_std_synchronizer                                     ; work         ;
;                   |main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem|                ; 82 (82)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                        ; main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem           ; main_system  ;
;                      |main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram|        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module   ; main_system  ;
;                         |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                  ; work         ;
;                            |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                             ; work         ;
;                |main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                                 ; main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                                                  ; work         ;
;                      |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                        ; altsyncram_voi1                                             ; work         ;
;                |main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                                 ; main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module ; main_system  ;
;                   |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                                                  ; work         ;
;                      |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                        ; altsyncram_voi1                                             ; work         ;
;          |main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|                                                                           ; 38 (2)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; main_system_CPU_1_0_onchip_memory2_0                        ; main_system  ;
;             |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                                  ; work         ;
;                |altsyncram_hjo1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hjo1:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; altsyncram_hjo1                                             ; work         ;
;                   |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hjo1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                                                                                       ; decode_8la                                                  ; work         ;
;                   |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hjo1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                                                                                             ; mux_5hb                                                     ; work         ;
;       |main_system_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 649 (0)             ; 849 (0)                   ; 128               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; main_system_mm_interconnect_0                               ; main_system  ;
;          |altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                       ; main_system  ;
;          |altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                       ; main_system  ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|                                                         ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                       ; main_system  ;
;          |altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|                                                           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                       ; main_system  ;
;          |altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|                                                                                 ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                       ; main_system  ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                   ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                       ; main_system  ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                      ; 15 (15)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                       ; main_system  ;
;             |altsyncram:mem_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                  ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                                                                                                                      ; altsyncram_40n1                                             ; work         ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                        ; 30 (30)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                       ; main_system  ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                 ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                       ; main_system  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                            ; 7 (0)               ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser                    ; main_system  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 7 (7)               ; 140 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                              ; main_system  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                               ; main_system  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                               ; main_system  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                            ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser                    ; main_system  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                              ; main_system  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                               ; main_system  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                               ; main_system  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                            ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser                    ; main_system  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                              ; main_system  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                               ; main_system  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                               ; main_system  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                ; 9 (0)               ; 138 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser                    ; main_system  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                     ; 9 (9)               ; 138 (134)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                              ; main_system  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                               ; main_system  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                               ; main_system  ;
;          |altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|                                                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                                   ; main_system  ;
;          |altera_merlin_slave_agent:mutex_0_s1_agent|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                   ; main_system  ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                   ; main_system  ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                             ; 18 (13)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                   ; main_system  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                            ; main_system  ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                   ; main_system  ;
;          |altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|                                                       ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                              ; main_system  ;
;          |altera_merlin_slave_translator:custom_counter_0_avalon_slave_1_translator|                                                       ; 6 (6)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_1_translator                                                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                              ; main_system  ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|                                                    ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                              ; main_system  ;
;          |altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|                                                      ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                              ; main_system  ;
;          |altera_merlin_slave_translator:mutex_0_s1_translator|                                                                            ; 5 (5)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                              ; main_system  ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                              ; 5 (5)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                              ; main_system  ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                            ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                              ; main_system  ;
;          |altera_merlin_traffic_limiter:cpu_0_0_cpu_0_outgoing_limiter|                                                                    ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_0_cpu_0_outgoing_limiter                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                               ; main_system  ;
;          |altera_merlin_traffic_limiter:cpu_1_0_cpu_1_outgoing_limiter|                                                                    ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_0_cpu_1_outgoing_limiter                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                               ; main_system  ;
;          |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                                                               ; 50 (50)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                                 ; main_system  ;
;          |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                                                               ; 54 (54)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                                 ; main_system  ;
;          |main_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                           ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                               ; main_system_mm_interconnect_0_cmd_demux                     ; main_system  ;
;          |main_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                                   ; main_system_mm_interconnect_0_cmd_demux                     ; main_system  ;
;          |main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                           ; 8 (4)               ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                                                               ; main_system_mm_interconnect_0_cmd_mux_002                   ; main_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                    ; main_system  ;
;          |main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                           ; 58 (53)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                                                               ; main_system_mm_interconnect_0_cmd_mux_002                   ; main_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                    ; main_system  ;
;          |main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                           ; 22 (17)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                               ; main_system_mm_interconnect_0_cmd_mux_002                   ; main_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                    ; main_system  ;
;          |main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|                                                                           ; 41 (37)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                                                               ; main_system_mm_interconnect_0_cmd_mux_002                   ; main_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                                    ; main_system  ;
;          |main_system_mm_interconnect_0_router:router|                                                                                     ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                         ; main_system_mm_interconnect_0_router                        ; main_system  ;
;          |main_system_mm_interconnect_0_router_001:router_001|                                                                             ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                                 ; main_system_mm_interconnect_0_router_001                    ; main_system  ;
;          |main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                                                           ; main_system_mm_interconnect_0_rsp_demux_002                 ; main_system  ;
;          |main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                                           ; main_system_mm_interconnect_0_rsp_demux_002                 ; main_system  ;
;          |main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_005|                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                                                           ; main_system_mm_interconnect_0_rsp_demux_002                 ; main_system  ;
;          |main_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                               ; 76 (76)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                                   ; main_system_mm_interconnect_0_rsp_mux                       ; main_system  ;
;          |main_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                       ; main_system_mm_interconnect_0_rsp_mux                       ; main_system  ;
;       |main_system_mutex_0:mutex_0|                                                                                                        ; 24 (24)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_mutex_0:mutex_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; main_system_mutex_0                                         ; main_system  ;
;       |main_system_pio_0:pio_0|                                                                                                            ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; main_system_pio_0                                           ; main_system  ;
;       |main_system_pll_0:pll_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; main_system_pll_0                                           ; main_system  ;
;          |altera_pll:altera_pll_i|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_pll                                                  ; work         ;
;       |main_system_sdram_controller:sdram_controller|                                                                                      ; 238 (186)           ; 250 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; main_system_sdram_controller                                ; main_system  ;
;          |main_system_sdram_controller_input_efifo_module:the_main_system_sdram_controller_input_efifo_module|                             ; 52 (52)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|main_system_sdram_controller_input_efifo_module:the_main_system_sdram_controller_input_efifo_module                                                                                                                                                                                                                                                                                                                                                                   ; main_system_sdram_controller_input_efifo_module             ; main_system  ;
;    |sld_hub:auto_hub|                                                                                                                      ; 158 (1)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|    ; 157 (0)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                              ; 157 (0)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                ; alt_sld_fab                                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                          ; 157 (1)             ; 97 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                               ; 156 (0)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                           ; 156 (110)           ; 89 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                   ; sld_jtag_hub                                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                             ; 27 (27)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                           ; sld_rom_sr                                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                           ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                         ; sld_shadow_jsm                                              ; altera_sld   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 21           ; 64           ; 21           ; 1344    ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328    ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gjo1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; main_system_CPU_0_0_onchip_memory2_0.hex ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_1_0_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 21           ; 64           ; 21           ; 1344    ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 26           ; 128          ; 26           ; 3328    ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hjo1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; main_system_CPU_1_0_onchip_memory2_0.hex ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 6           ;
; Total number of DSP blocks      ; 6           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 6           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; IP Include File                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                         ;                                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                     ;                                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                                                                                           ;                                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                         ;                                                                   ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                                                                                           ;                                                                   ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_mm_bridge                  ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                                                                                           ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator                                                                                                                                                                                                                                                                                                                                 ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                           ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                             ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                   ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                               ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                                               ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                                     ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                           ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                  ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                          ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                            ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                      ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                          ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                            ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                          ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                          ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                         ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                         ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                           ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                                             ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                           ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                                         ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_td_mode:main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                                             ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                                 ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                                         ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                                               ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                                             ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                 ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                                   ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                           ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_mm_bridge                  ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                                                                                                           ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator                                                                                                                                                                                                                                                                                                                                 ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                           ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                             ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                   ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                               ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                                               ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                                     ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                           ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_1_0_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                  ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                          ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                            ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                      ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                          ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                            ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                          ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                          ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                         ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                         ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                           ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                                             ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                           ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                                         ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_td_mode:main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                                             ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                                 ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                                         ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                                               ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                                             ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                 ;                                                                   ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                                   ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                           ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_mailbox_simple             ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|altera_avalon_mailbox:mailbox_simple_0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003                                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003|main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_0_cpu_0_outgoing_agent                                                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_0_cpu_0_outgoing_limiter                                                                                                                                                                                                                                                                                                                                                                 ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_0_cpu_0_outgoing_translator                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_0_cpu_1_outgoing_agent                                                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_0_cpu_1_outgoing_limiter                                                                                                                                                                                                                                                                                                                                                                 ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_0_cpu_1_outgoing_translator                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                             ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent                                                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_1_translator                                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent                                                                                                                                                                                                                                                                                                                                                           ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator                                                                                                                                                                                                                                                                                                                                                 ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent                                                                                                                                                                                                                                                                                                                                                             ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator                                                                                                                                                                                                                                                                                                                                                   ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                   ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                                     ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                                                                                           ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_006                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_007                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_008:router_009                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                    ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                                                                                                                                                                          ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                   ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                     ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                            ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                   ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                              ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                                         ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_mutex                      ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_mutex_0:mutex_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                       ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                   ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                                                                                                                                                                ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |Lab|main_system:u0|main_system_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/main_system.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|i_state       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+--------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                           ;
+------------+------------+------------+------------+--------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                    ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                    ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                    ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                    ;
+------------+------------+------------+------------+--------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|m_state                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|m_next     ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 108                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,74,76,84,85,99,101]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,74,76,84,85,99,101]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,74,76,83..85,99,101]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,74,76,83..85,99,101]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2,6,9,11,18,22,24,29,31]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[2..31]                                                                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|altera_avalon_mailbox:mailbox_simple_0|mask_reg[2..31]                                                                                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30,31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30,31]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                   ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                   ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                                            ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                                            ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                                            ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                                            ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][81]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,1,3..5,7,8,10,12..17,19..21,23,25..28]                                                                                                                                                                                                                                                                                       ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                             ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                                                                                                                             ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                      ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                             ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][107]                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..28]                                                                                                                                                                                                                                                                                                                       ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[29]                                                                                                                                                                                                           ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break|trigger_state     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                      ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                             ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][107]                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..28]                                                                                                                                                                                                                                                                                                                       ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[29]                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_0_cpu_0_outgoing_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                                            ; Merged with main_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_0_cpu_1_outgoing_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                                                            ; Merged with main_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                ; Merged with main_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                ; Merged with main_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                               ; Merged with main_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                                       ; Merged with main_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Merged with main_system:u0|altera_avalon_mailbox:mailbox_simple_0|status_reg[0]                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                               ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                              ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                               ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                        ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                                            ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                                            ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                                            ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                                            ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                                          ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                                                               ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                              ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                               ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                        ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                   ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                   ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_dest_id[2]                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[4]                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_dest_id[2]                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[4]                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                             ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                      ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                             ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                      ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                       ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][81]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][107]                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][107]                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][81]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..29]                                                                                                                                                                                                                                                                                                                ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..29]                                                                                                                                                                                                                                                                                                                ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][107]                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                                                                                                                                                  ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][107]                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][81]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][81]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][81]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[29]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                    ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][106]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][106]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][106]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][106]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[29]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                   ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                       ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                      ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                       ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..27]                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                       ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                       ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                       ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                       ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                        ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                                                                 ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                                           ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                            ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                              ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                           ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                              ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                               ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                              ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                               ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                                           ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                            ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                                             ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                              ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                           ; Merged with main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                            ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                              ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                               ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                      ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                              ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                               ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                     ; Merged with main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,2]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[27]                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[27]                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[27]                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[27]                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_state~14                                                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_state~15                                                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_state~16                                                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_next~4                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_next~5                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_next~6                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|m_next~9                                                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|m_next~10                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|m_next~13                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|m_next~14                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|m_next~16                                                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 1390                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                                                                                                                ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                              ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][66],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][66],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][66],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][106],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][106],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[1],                                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                                                                ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag,                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[4][106]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[3][106],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[2][106],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][83],                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                              ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                               ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101],                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                                ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                               ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[29]                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                                                                         ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                                                                         ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                                                                         ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                                         ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][83],                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                                ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                                ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0]                                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[29]                                                                                                                                                                                                                                                                                                                          ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                                                                         ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                                                                         ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                                                                         ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                                         ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                   ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                      ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                      ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                   ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                                                                      ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                                                                      ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                       ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                                                                                                                     ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                                                                                                                        ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[27]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[27]                                                                                                                                                                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[27]                                                                                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[27]                                                                                                                                                                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101]                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                 ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                     ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                     ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                  ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                     ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                       ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                 ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                       ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                     ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                     ; Stuck at GND                   ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6139  ;
; Number of registers using Synchronous Clear  ; 643   ;
; Number of registers using Synchronous Load   ; 672   ;
; Number of registers using Asynchronous Clear ; 5288  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4308  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; main_system:u0|main_system_sdram_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                                                                                              ; 1       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_addr[12]                                                                                                                                                                                                                                                                                            ; 11      ;
; main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                       ; 490     ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                                                              ; 2       ;
; main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                           ; 626     ;
; main_system:u0|altera_avalon_mailbox:mailbox_simple_0|rst_for_bp                                                                                                                                                                                                                                                                                                   ; 56      ;
; main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                        ; 1       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                                                                                                                                    ; 2       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|refresh_counter[13]                                                                                                                                                                                                                                                                                   ; 2       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|refresh_counter[10]                                                                                                                                                                                                                                                                                   ; 2       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                                                                                                                                    ; 2       ;
; main_system:u0|main_system_sdram_controller:sdram_controller|refresh_counter[4]                                                                                                                                                                                                                                                                                    ; 2       ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                                                                                                                                                             ; 64      ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                                                                                                                                                             ; 64      ;
; main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                            ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                    ; 35      ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                    ; 35      ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; 11      ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                ; 11      ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                        ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_waitrequest                                                                                                                                                                                                                                                                  ; 10      ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                              ; 3       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                              ; 1       ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_waitrequest                                                                                                                                                                                                                                                                  ; 10      ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                              ; 3       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                              ; 1       ;
; main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                            ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                     ; 10      ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                     ; 10      ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                       ; 3       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                       ; 3       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[1]                                                                                                                                                                                                                                                                   ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[1]                                                                                                                                                                                                                                                                   ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[0]                                                                                                                                                                                                                                                                   ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[0]                                                                                                                                                                                                                                                                   ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; 4       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ; 2       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                           ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                              ; 2       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                           ; 4       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                    ; 3       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                    ; 3       ;
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                    ; 2       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[3]                                                                                                                                                                                                                                                                   ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[3]                                                                                                                                                                                                                                                                   ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[1]                                                                                                                                                                                                                                                                ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[1]                                                                                                                                                                                                                                                                ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[2]                                                                                                                                                                                                                                                                   ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[2]                                                                                                                                                                                                                                                                   ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[0]                                                                                                                                                                                                                                                                ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[0]                                                                                                                                                                                                                                                                ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                              ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                              ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[27]                                                                                                                                                                                                           ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                            ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                           ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[27]                                                                                                                                                                                                           ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                            ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                           ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[3]                                                                                                                                                                                                                                                                ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[3]                                                                                                                                                                                                                                                                ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[2]                                                                                                                                                                                                                                                                ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[2]                                                                                                                                                                                                                                                                ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                              ; 1       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                              ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; 1       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                 ; 3       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                ; 3       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                ; 3       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                 ; 3       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                 ; 3       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                 ; 3       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                 ; 3       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                 ; 3       ;
; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                 ; 3       ;
; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                 ; 3       ;
; Total number of inverted registers = 135*                                                                                                                                                                                                                                                                                                                          ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                         ; Megafunction                                                                                                                        ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+
; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_payload[0..15] ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|F_pc[27]                                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[0]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|src_data[91]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_logic_result[0]                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|D_src2_reg[18]                                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|F_pc[27]                                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[0]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|src_data[91]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_logic_result[0]                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|D_src2_reg[18]                                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |Lab|main_system:u0|Counter:custom_counter_0|ReadData[3]                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_001:router_001|src_channel[2]                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router:router|src_data[86]                                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_001:router_001|src_data[86]                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[19]                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|d_address_tag_field[14]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|d_address_tag_field[14]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_inst_result[16]                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[27]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[28]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[18]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[9]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_inst_result[16]                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[27]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[28]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[18]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[9]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[7]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gjo1:auto_generated|mux_5hb:mux2|l2_w15_n0_mux_dataout                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hjo1:auto_generated|mux_5hb:mux2|l2_w15_n0_mux_dataout                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[19]                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[1]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|M_rot[24]                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|E_rot_step1[13]                                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|sr[12] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|data_reg[4]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|m_data[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|m_addr[12]                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|m_addr[4]                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|m_addr[9]                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|active_addr[11]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|Selector34                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|Selector24                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |Lab|main_system:u0|main_system_sdram_controller:sdram_controller|Selector28                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Lab|main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|M_rot[20]                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab|main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|E_rot_step1[0]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                       ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                            ;
; 44:1               ; 4 bits    ; 116 LEs       ; 80 LEs               ; 36 LEs                 ; Yes        ; |Lab|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gjo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hjo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_sdram_controller:sdram_controller ;
+-----------------------------+-------+------+----------------------------------------+
; Assignment                  ; Value ; From ; To                                     ;
+-----------------------------+-------+------+----------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                        ;
+-----------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                  ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                                  ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                                                  ;
; HDL_ADDR_WIDTH    ; 28    ; Signed Integer                                                                                  ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                                  ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                                                  ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                                                  ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                                    ; Type                                                                              ;
+----------------+------------------------------------------+-----------------------------------------------------------------------------------+
; INIT_FILE      ; main_system_CPU_0_0_onchip_memory2_0.hex ; String                                                                            ;
+----------------+------------------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                    ;
+------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 15                                       ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32768                                    ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                                        ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                 ;
; INIT_FILE                          ; main_system_CPU_0_0_onchip_memory2_0.hex ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 32768                                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_gjo1                          ; Untyped                                                                                 ;
+------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                       ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 28    ; Signed Integer                                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                              ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                        ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                        ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                        ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                        ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                        ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                               ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                               ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                               ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                               ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                               ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                               ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                            ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                           ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                             ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 5     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                  ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|main_system_CPU_0_0_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001|main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_004|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_005|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_006|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 4     ; Signed Integer                                                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                             ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 4     ; Signed Integer                                                                                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                                    ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                                    ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                                    ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0 ;
+-------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                  ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                                  ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                                                  ;
; HDL_ADDR_WIDTH    ; 28    ; Signed Integer                                                                                  ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                                  ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                                                  ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                                                  ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value                                    ; Type                                                                              ;
+----------------+------------------------------------------+-----------------------------------------------------------------------------------+
; INIT_FILE      ; main_system_CPU_1_0_onchip_memory2_0.hex ; String                                                                            ;
+----------------+------------------------------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                                    ;
+------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped                                                                                 ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                                                          ;
; WIDTHAD_A                          ; 15                                       ; Signed Integer                                                                          ;
; NUMWORDS_A                         ; 32768                                    ; Signed Integer                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                                 ;
; WIDTH_B                            ; 1                                        ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                                        ; Signed Integer                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                                 ;
; INIT_FILE                          ; main_system_CPU_1_0_onchip_memory2_0.hex ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 32768                                    ; Signed Integer                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_hjo1                          ; Untyped                                                                                 ;
+------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 30    ; Signed Integer                                                                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                       ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 28    ; Signed Integer                                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                              ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                        ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                        ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                        ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                        ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                        ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                        ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                        ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                        ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                               ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                               ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                               ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                               ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                               ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                               ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                            ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                           ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                           ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                             ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 5     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                  ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|main_system_CPU_0_0_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001|main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_004|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_005|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_006|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 4     ; Signed Integer                                                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                             ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 4     ; Signed Integer                                                                                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                                    ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                                    ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                                    ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                    ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                          ;
+---------------------------+----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|altera_avalon_mailbox:mailbox_simple_0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; DWIDTH         ; 32    ; Signed Integer                                                            ;
; AWIDTH         ; 2     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                        ;
+--------------------------------------+------------------------+---------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                      ;
; fractional_vco_multiplier            ; false                  ; String                                      ;
; pll_type                             ; General                ; String                                      ;
; pll_subtype                          ; General                ; String                                      ;
; number_of_clocks                     ; 3                      ; Signed Integer                              ;
; operation_mode                       ; normal                 ; String                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                              ;
; data_rate                            ; 0                      ; Signed Integer                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                              ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                      ;
; phase_shift0                         ; 0 ps                   ; String                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                      ;
; phase_shift1                         ; 0 ps                   ; String                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                                      ;
; phase_shift2                         ; -3750 ps               ; String                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                      ;
; phase_shift3                         ; 0 ps                   ; String                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                      ;
; phase_shift4                         ; 0 ps                   ; String                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                      ;
; phase_shift5                         ; 0 ps                   ; String                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                      ;
; phase_shift6                         ; 0 ps                   ; String                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                      ;
; phase_shift7                         ; 0 ps                   ; String                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                      ;
; phase_shift8                         ; 0 ps                   ; String                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                      ;
; phase_shift9                         ; 0 ps                   ; String                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                      ;
; phase_shift10                        ; 0 ps                   ; String                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                      ;
; phase_shift11                        ; 0 ps                   ; String                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                      ;
; phase_shift12                        ; 0 ps                   ; String                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                      ;
; phase_shift13                        ; 0 ps                   ; String                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                      ;
; phase_shift14                        ; 0 ps                   ; String                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                      ;
; phase_shift15                        ; 0 ps                   ; String                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                      ;
; phase_shift16                        ; 0 ps                   ; String                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                      ;
; phase_shift17                        ; 0 ps                   ; String                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                              ;
; clock_name_0                         ;                        ; String                                      ;
; clock_name_1                         ;                        ; String                                      ;
; clock_name_2                         ;                        ; String                                      ;
; clock_name_3                         ;                        ; String                                      ;
; clock_name_4                         ;                        ; String                                      ;
; clock_name_5                         ;                        ; String                                      ;
; clock_name_6                         ;                        ; String                                      ;
; clock_name_7                         ;                        ; String                                      ;
; clock_name_8                         ;                        ; String                                      ;
; clock_name_global_0                  ; false                  ; String                                      ;
; clock_name_global_1                  ; false                  ; String                                      ;
; clock_name_global_2                  ; false                  ; String                                      ;
; clock_name_global_3                  ; false                  ; String                                      ;
; clock_name_global_4                  ; false                  ; String                                      ;
; clock_name_global_5                  ; false                  ; String                                      ;
; clock_name_global_6                  ; false                  ; String                                      ;
; clock_name_global_7                  ; false                  ; String                                      ;
; clock_name_global_8                  ; false                  ; String                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                              ;
; m_cnt_bypass_en                      ; false                  ; String                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                              ;
; n_cnt_bypass_en                      ; false                  ; String                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                              ;
; pll_slf_rst                          ; false                  ; String                                      ;
; pll_bw_sel                           ; low                    ; String                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                      ;
+--------------------------------------+------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_0_cpu_0_outgoing_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_0_cpu_1_outgoing_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_0_cpu_0_outgoing_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_0_cpu_1_outgoing_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 67    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 70    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 68    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 72    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router:router|main_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_001:router_001|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_002:router_002|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_002:router_003|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_004|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_005:router_005|main_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_006|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_007|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_008:router_008|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_008:router_009|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_0_cpu_0_outgoing_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_1_0_cpu_1_outgoing_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 1     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 1     ; Signed Integer                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 79    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 80    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 81    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 83    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 97    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 98    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 99    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 101   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 79    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 80    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 81    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 83    ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                              ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                              ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                             ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                                         ;
; Entity Instance            ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                                        ;
; Entity Instance            ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                                        ;
; Entity Instance            ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                                        ;
; Entity Instance            ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                              ;
; Entity Instance                           ; main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                      ;
; Entity Instance                           ; main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                      ;
;     -- WIDTH_A                            ; 16                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                   ;
;     -- WIDTH_B                            ; 16                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|altera_reset_controller:rst_controller_001"                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|altera_reset_controller:rst_controller"                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                         ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_008:router_008|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_005:router_005|main_system_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_004|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_002:router_002|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_001:router_001|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router:router|main_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_receiver_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_receiver_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mailbox_simple_0_avmm_msg_sender_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mailbox_simple_0_avmm_msg_sender_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_0_cpu_1_outgoing_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_0_cpu_0_outgoing_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_0_cpu_1_outgoing_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_0_cpu_0_outgoing_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_sdram_controller:sdram_controller|main_system_sdram_controller_input_efifo_module:the_main_system_sdram_controller_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_pll_0:pll_0"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|altera_avalon_mailbox:mailbox_simple_0"                                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; irq_msg   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_space ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0"    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_1_0:cpu_1_0|altera_avalon_mm_bridge:mm_bridge_0"            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; s0_response ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m0_response ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0"                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                   ;
+----------------+-------+----------+---------------------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                              ;
+----------------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001|main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|main_system_CPU_0_0_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0"    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0"            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; s0_response ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m0_response ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                           ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                          ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.      ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0"                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_system:u0"                                                                                                                           ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                                                  ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; custom_counter_0_interrupt_sender_irq ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6042                        ;
;     CLR               ; 1332                        ;
;     CLR SCLR          ; 106                         ;
;     CLR SLD           ; 35                          ;
;     ENA               ; 292                         ;
;     ENA CLR           ; 3027                        ;
;     ENA CLR SCLR      ; 224                         ;
;     ENA CLR SCLR SLD  ; 86                          ;
;     ENA CLR SLD       ; 435                         ;
;     ENA SCLR          ; 122                         ;
;     ENA SCLR SLD      ; 36                          ;
;     ENA SLD           ; 18                          ;
;     SCLR              ; 62                          ;
;     SLD               ; 60                          ;
;     plain             ; 207                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 5557                        ;
;     arith             ; 530                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 317                         ;
;         2 data inputs ; 145                         ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 3                           ;
;     extend            ; 66                          ;
;         7 data inputs ; 66                          ;
;     normal            ; 4961                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 115                         ;
;         2 data inputs ; 548                         ;
;         3 data inputs ; 746                         ;
;         4 data inputs ; 1033                        ;
;         5 data inputs ; 1124                        ;
;         6 data inputs ; 1391                        ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 132                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 786                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.50                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 97                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 35                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 158                                      ;
;     extend            ; 3                                        ;
;         7 data inputs ; 3                                        ;
;     normal            ; 155                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 25                                       ;
;         5 data inputs ; 32                                       ;
;         6 data inputs ; 31                                       ;
; boundary_port         ; 241                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.71                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:34     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 13 15:25:42 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_0 -c Lab3_0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 3 of the 3 processors detected
Info (12248): Elaborating Platform Designer system entity "CPU_1.qsys"
Info (12250): 2020.05.13.15:26:14 Progress: Loading quartus/CPU_1.qsys
Info (12250): 2020.05.13.15:26:15 Progress: Reading input file
Info (12250): 2020.05.13.15:26:15 Progress: Adding clk_0 [clock_source 18.0]
Warning (12251): Clk_0: Used clock_source 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:26:17 Progress: Parameterizing module clk_0
Info (12250): 2020.05.13.15:26:17 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Warning (12251): Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:26:17 Progress: Parameterizing module jtag_uart_0
Info (12250): 2020.05.13.15:26:17 Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Warning (12251): Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:26:18 Progress: Parameterizing module mm_bridge_0
Info (12250): 2020.05.13.15:26:18 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Warning (12251): Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:26:18 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2020.05.13.15:26:19 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Warning (12251): Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:26:19 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2020.05.13.15:26:19 Progress: Adding timer_0 [altera_avalon_timer 18.0]
Warning (12251): Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:26:19 Progress: Parameterizing module timer_0
Info (12250): 2020.05.13.15:26:19 Progress: Building connections
Info (12250): 2020.05.13.15:26:19 Progress: Parameterizing connections
Info (12250): 2020.05.13.15:26:19 Progress: Validating
Info (12250): 2020.05.13.15:26:22 Progress: Done reading input file
Info (12250): CPU_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): CPU_1: Generating CPU_1 "CPU_1" for QUARTUS_SYNTH
Info (12250): Jtag_uart_0: Starting RTL generation for module 'CPU_1_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_1_jtag_uart_0 --dir=/tmp/alt8395_3248125275142266812.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_3248125275142266812.dir/0002_jtag_uart_0_gen//CPU_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'CPU_1_jtag_uart_0'
Info (12250): Jtag_uart_0: "CPU_1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Mm_bridge_0: "CPU_1" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info (12250): Nios2_gen2_0: "CPU_1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'CPU_1_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_1_onchip_memory2_0 --dir=/tmp/alt8395_3248125275142266812.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_3248125275142266812.dir/0004_onchip_memory2_0_gen//CPU_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'CPU_1_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "CPU_1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Timer_0: Starting RTL generation for module 'CPU_1_timer_0'
Info (12250): Timer_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU_1_timer_0 --dir=/tmp/alt8395_3248125275142266812.dir/0005_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_3248125275142266812.dir/0005_timer_0_gen//CPU_1_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'CPU_1_timer_0'
Info (12250): Timer_0: "CPU_1" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "CPU_1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "CPU_1" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "CPU_1" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'CPU_1_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_1_nios2_gen2_0_cpu --dir=/tmp/alt8395_3248125275142266812.dir/0008_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8395_3248125275142266812.dir/0008_cpu_gen//CPU_1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.05.13 15:26:37 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.05.13 15:26:37 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.05.13 15:26:38 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.05.13 15:26:38 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2020.05.13 15:26:40 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2020.05.13 15:26:40 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.05.13 15:26:40 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.05.13 15:26:40 (*)     Testbench
Info (12250): Cpu: # 2020.05.13 15:26:40 (*)     Instruction decoding
Info (12250): Cpu: # 2020.05.13 15:26:40 (*)       Instruction fields
Info (12250): Cpu: # 2020.05.13 15:26:40 (*)       Instruction decodes
Info (12250): Cpu: # 2020.05.13 15:26:41 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2020.05.13 15:26:41 (*)       Instruction controls
Info (12250): Cpu: # 2020.05.13 15:26:41 (*)     Pipeline frontend
Info (12250): Cpu: # 2020.05.13 15:26:41 (*)     Pipeline backend
Info (12250): Cpu: # 2020.05.13 15:26:45 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.05.13 15:26:47 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2020.05.13 15:26:48 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'CPU_1_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): CPU_1: Done "CPU_1" with 30 modules, 50 files
Info (12249): Finished elaborating Platform Designer system entity "CPU_1.qsys"
Info (12248): Elaborating Platform Designer system entity "main_system.qsys"
Info (12250): 2020.05.13.15:27:00 Progress: Loading quartus/main_system.qsys
Info (12250): 2020.05.13.15:27:01 Progress: Reading input file
Info (12250): 2020.05.13.15:27:01 Progress: Adding CPU_0_0 [CPU_0 1.0]
Info (12250): 2020.05.13.15:27:01 Progress: Reading input file
Info (12250): 2020.05.13.15:27:01 Progress: Adding clk_0 [clock_source 18.0]
Warning (12251): Clk_0: Used clock_source 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:05 Progress: Parameterizing module clk_0
Info (12250): 2020.05.13.15:27:05 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Warning (12251): Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:05 Progress: Parameterizing module jtag_uart_0
Info (12250): 2020.05.13.15:27:05 Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Warning (12251): Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:07 Progress: Parameterizing module mm_bridge_0
Info (12250): 2020.05.13.15:27:07 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Warning (12251): Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:08 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2020.05.13.15:27:08 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Warning (12251): Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:08 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2020.05.13.15:27:08 Progress: Adding timer_0 [altera_avalon_timer 18.0]
Warning (12251): Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:08 Progress: Parameterizing module timer_0
Info (12250): 2020.05.13.15:27:08 Progress: Building connections
Info (12250): 2020.05.13.15:27:08 Progress: Parameterizing connections
Info (12250): 2020.05.13.15:27:08 Progress: Validating
Info (12250): 2020.05.13.15:27:11 Progress: Done reading input file
Info (12250): 2020.05.13.15:27:11 Progress: Parameterizing module CPU_0_0
Info (12250): 2020.05.13.15:27:11 Progress: Adding CPU_1_0 [CPU_1 1.0]
Info (12250): 2020.05.13.15:27:11 Progress: Reading input file
Info (12250): 2020.05.13.15:27:11 Progress: Adding clk_0 [clock_source 18.0]
Warning (12251): Clk_0: Used clock_source 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:11 Progress: Parameterizing module clk_0
Info (12250): 2020.05.13.15:27:11 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Warning (12251): Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:11 Progress: Parameterizing module jtag_uart_0
Info (12250): 2020.05.13.15:27:11 Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Warning (12251): Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:11 Progress: Parameterizing module mm_bridge_0
Info (12250): 2020.05.13.15:27:11 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Warning (12251): Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:11 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2020.05.13.15:27:11 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Warning (12251): Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:11 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2020.05.13.15:27:11 Progress: Adding timer_0 [altera_avalon_timer 18.0]
Warning (12251): Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:27:11 Progress: Parameterizing module timer_0
Info (12250): 2020.05.13.15:27:11 Progress: Building connections
Info (12250): 2020.05.13.15:27:11 Progress: Parameterizing connections
Info (12250): 2020.05.13.15:27:11 Progress: Validating
Info (12250): 2020.05.13.15:27:13 Progress: Done reading input file
Info (12250): 2020.05.13.15:27:13 Progress: Parameterizing module CPU_1_0
Info (12250): 2020.05.13.15:27:13 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2020.05.13.15:27:13 Progress: Parameterizing module clk_0
Info (12250): 2020.05.13.15:27:13 Progress: Adding custom_counter_0 [custom_counter 1.0]
Info (12250): 2020.05.13.15:27:13 Progress: Parameterizing module custom_counter_0
Info (12250): 2020.05.13.15:27:13 Progress: Adding mailbox_simple_0 [altera_avalon_mailbox_simple 18.1]
Info (12250): 2020.05.13.15:27:13 Progress: Parameterizing module mailbox_simple_0
Info (12250): 2020.05.13.15:27:13 Progress: Adding mutex_0 [altera_avalon_mutex 18.1]
Info (12250): 2020.05.13.15:27:13 Progress: Parameterizing module mutex_0
Info (12250): 2020.05.13.15:27:13 Progress: Adding pio_0 [altera_avalon_pio 18.1]
Info (12250): 2020.05.13.15:27:13 Progress: Parameterizing module pio_0
Info (12250): 2020.05.13.15:27:13 Progress: Adding pll_0 [altera_pll 18.1]
Info (12250): 2020.05.13.15:27:15 Progress: Parameterizing module pll_0
Info (12250): 2020.05.13.15:27:15 Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2020.05.13.15:27:15 Progress: Parameterizing module sdram_controller
Info (12250): 2020.05.13.15:27:15 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2020.05.13.15:27:15 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2020.05.13.15:27:15 Progress: Building connections
Info (12250): 2020.05.13.15:27:15 Progress: Parameterizing connections
Info (12250): 2020.05.13.15:27:15 Progress: Validating
Info (12250): 2020.05.13.15:27:22 Progress: Done reading input file
Info (12250): Main_system.CPU_0_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Main_system.CPU_1_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Main_system.mutex_0: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info (12250): Main_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): Main_system.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info (12250): Main_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Main_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Main_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning (12251): Main_system.mailbox_simple_0: Interrupt sender mailbox_simple_0.interrupt_msg_pending is not connected to an interrupt receiver
Info (12250): Main_system: Generating main_system "main_system" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_003.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink1
Info (12250): CPU_0_0: "main_system" instantiated CPU_0 "CPU_0_0"
Info (12250): CPU_1_0: "main_system" instantiated CPU_1 "CPU_1_0"
Info (12250): Custom_counter_0: "main_system" instantiated custom_counter "custom_counter_0"
Info (12250): Mailbox_simple_0: "main_system" instantiated altera_avalon_mailbox_simple "mailbox_simple_0"
Info (12250): Mutex_0: Starting RTL generation for module 'main_system_mutex_0'
Info (12250): Mutex_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=main_system_mutex_0 --dir=/tmp/alt8395_7172456859496383022.dir/0004_mutex_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_7172456859496383022.dir/0004_mutex_0_gen//main_system_mutex_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Mutex_0: Done RTL generation for module 'main_system_mutex_0'
Info (12250): Mutex_0: "main_system" instantiated altera_avalon_mutex "mutex_0"
Info (12250): Pio_0: Starting RTL generation for module 'main_system_pio_0'
Info (12250): Pio_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=main_system_pio_0 --dir=/tmp/alt8395_7172456859496383022.dir/0005_pio_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_7172456859496383022.dir/0005_pio_0_gen//main_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'main_system_pio_0'
Info (12250): Pio_0: "main_system" instantiated altera_avalon_pio "pio_0"
Info (12250): Pll_0: "main_system" instantiated altera_pll "pll_0"
Info (12250): Sdram_controller: Starting RTL generation for module 'main_system_sdram_controller'
Info (12250): Sdram_controller:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=main_system_sdram_controller --dir=/tmp/alt8395_7172456859496383022.dir/0007_sdram_controller_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_7172456859496383022.dir/0007_sdram_controller_gen//main_system_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_controller: Done RTL generation for module 'main_system_sdram_controller'
Info (12250): Sdram_controller: "main_system" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info (12250): Sysid_qsys_0: "main_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "main_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "main_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'main_system_CPU_0_0_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=main_system_CPU_0_0_jtag_uart_0 --dir=/tmp/alt8395_7172456859496383022.dir/0010_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_7172456859496383022.dir/0010_jtag_uart_0_gen//main_system_CPU_0_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'main_system_CPU_0_0_jtag_uart_0'
Info (12250): Jtag_uart_0: "CPU_0_0" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Mm_bridge_0: "CPU_0_0" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info (12250): Nios2_gen2_0: "CPU_0_0" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'main_system_CPU_0_0_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_CPU_0_0_onchip_memory2_0 --dir=/tmp/alt8395_7172456859496383022.dir/0012_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_7172456859496383022.dir/0012_onchip_memory2_0_gen//main_system_CPU_0_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'main_system_CPU_0_0_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "CPU_0_0" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Timer_0: Starting RTL generation for module 'main_system_CPU_0_0_timer_0'
Info (12250): Timer_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=main_system_CPU_0_0_timer_0 --dir=/tmp/alt8395_7172456859496383022.dir/0013_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_7172456859496383022.dir/0013_timer_0_gen//main_system_CPU_0_0_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'main_system_CPU_0_0_timer_0'
Info (12250): Timer_0: "CPU_0_0" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "CPU_0_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "CPU_0_0" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Nios2_gen2_0: "CPU_1_0" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'main_system_CPU_1_0_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=main_system_CPU_1_0_onchip_memory2_0 --dir=/tmp/alt8395_7172456859496383022.dir/0015_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_7172456859496383022.dir/0015_onchip_memory2_0_gen//main_system_CPU_1_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'main_system_CPU_1_0_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "CPU_1_0" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): CPU_0_0_cpu_0_outgoing_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_0_0_cpu_0_outgoing_translator"
Info (12250): Custom_counter_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "custom_counter_0_avalon_slave_0_translator"
Info (12250): CPU_0_0_cpu_0_outgoing_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_0_0_cpu_0_outgoing_agent"
Info (12250): Custom_counter_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "custom_counter_0_avalon_slave_0_agent"
Info (12250): Custom_counter_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "custom_counter_0_avalon_slave_0_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): CPU_0_0_cpu_0_outgoing_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_0_0_cpu_0_outgoing_limiter"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_s1_rsp_width_adapter"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info (12250): Cpu: Starting RTL generation for module 'main_system_CPU_0_0_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_CPU_0_0_nios2_gen2_0_cpu --dir=/tmp/alt8395_7172456859496383022.dir/0038_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8395_7172456859496383022.dir/0038_cpu_gen//main_system_CPU_0_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.05.13 15:27:53 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.05.13 15:27:53 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.05.13 15:27:54 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.05.13 15:27:54 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2020.05.13 15:27:55 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2020.05.13 15:27:55 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.05.13 15:27:55 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.05.13 15:27:55 (*)     Testbench
Info (12250): Cpu: # 2020.05.13 15:27:56 (*)     Instruction decoding
Info (12250): Cpu: # 2020.05.13 15:27:56 (*)       Instruction fields
Info (12250): Cpu: # 2020.05.13 15:27:56 (*)       Instruction decodes
Info (12250): Cpu: # 2020.05.13 15:27:57 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2020.05.13 15:27:57 (*)       Instruction controls
Info (12250): Cpu: # 2020.05.13 15:27:57 (*)     Pipeline frontend
Info (12250): Cpu: # 2020.05.13 15:27:57 (*)     Pipeline backend
Info (12250): Cpu: # 2020.05.13 15:28:00 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.05.13 15:28:02 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2020.05.13 15:28:03 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'main_system_CPU_0_0_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Cpu: Starting RTL generation for module 'main_system_CPU_1_0_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=main_system_CPU_1_0_nios2_gen2_0_cpu --dir=/tmp/alt8395_7172456859496383022.dir/0051_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8395_7172456859496383022.dir/0051_cpu_gen//main_system_CPU_1_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.05.13 15:28:04 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.05.13 15:28:04 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.05.13 15:28:06 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.05.13 15:28:06 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2020.05.13 15:28:07 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2020.05.13 15:28:07 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.05.13 15:28:07 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.05.13 15:28:07 (*)     Testbench
Info (12250): Cpu: # 2020.05.13 15:28:07 (*)     Instruction decoding
Info (12250): Cpu: # 2020.05.13 15:28:07 (*)       Instruction fields
Info (12250): Cpu: # 2020.05.13 15:28:07 (*)       Instruction decodes
Info (12250): Cpu: # 2020.05.13 15:28:08 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2020.05.13 15:28:08 (*)       Instruction controls
Info (12250): Cpu: # 2020.05.13 15:28:08 (*)     Pipeline frontend
Info (12250): Cpu: # 2020.05.13 15:28:08 (*)     Pipeline backend
Info (12250): Cpu: # 2020.05.13 15:28:11 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.05.13 15:28:13 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2020.05.13 15:28:14 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'main_system_CPU_1_0_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info (12250): Main_system: Done "main_system" with 61 modules, 107 files
Info (12249): Finished elaborating Platform Designer system entity "main_system.qsys"
Info (12248): Elaborating Platform Designer system entity "CPU_0.qsys"
Info (12250): 2020.05.13.15:28:27 Progress: Loading quartus/CPU_0.qsys
Info (12250): 2020.05.13.15:28:27 Progress: Reading input file
Info (12250): 2020.05.13.15:28:27 Progress: Adding clk_0 [clock_source 18.0]
Warning (12251): Clk_0: Used clock_source 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:28:29 Progress: Parameterizing module clk_0
Info (12250): 2020.05.13.15:28:29 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Warning (12251): Jtag_uart_0: Used altera_avalon_jtag_uart 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:28:29 Progress: Parameterizing module jtag_uart_0
Info (12250): 2020.05.13.15:28:29 Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Warning (12251): Mm_bridge_0: Used altera_avalon_mm_bridge 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:28:30 Progress: Parameterizing module mm_bridge_0
Info (12250): 2020.05.13.15:28:30 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Warning (12251): Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:28:31 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2020.05.13.15:28:31 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Warning (12251): Onchip_memory2_0: Used altera_avalon_onchip_memory2 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:28:31 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2020.05.13.15:28:31 Progress: Adding timer_0 [altera_avalon_timer 18.0]
Warning (12251): Timer_0: Used altera_avalon_timer 18.1 (instead of 18.0)
Info (12250): 2020.05.13.15:28:31 Progress: Parameterizing module timer_0
Info (12250): 2020.05.13.15:28:31 Progress: Building connections
Info (12250): 2020.05.13.15:28:31 Progress: Parameterizing connections
Info (12250): 2020.05.13.15:28:31 Progress: Validating
Info (12250): 2020.05.13.15:28:34 Progress: Done reading input file
Info (12250): CPU_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): CPU_0: Generating CPU_0 "CPU_0" for QUARTUS_SYNTH
Info (12250): Jtag_uart_0: Starting RTL generation for module 'CPU_0_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU_0_jtag_uart_0 --dir=/tmp/alt8395_7929989792609323605.dir/0002_jtag_uart_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_7929989792609323605.dir/0002_jtag_uart_0_gen//CPU_0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'CPU_0_jtag_uart_0'
Info (12250): Jtag_uart_0: "CPU_0" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Mm_bridge_0: "CPU_0" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info (12250): Nios2_gen2_0: "CPU_0" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'CPU_0_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64/perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU_0_onchip_memory2_0 --dir=/tmp/alt8395_7929989792609323605.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_7929989792609323605.dir/0004_onchip_memory2_0_gen//CPU_0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'CPU_0_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "CPU_0" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Timer_0: Starting RTL generation for module 'CPU_0_timer_0'
Info (12250): Timer_0:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPU_0_timer_0 --dir=/tmp/alt8395_7929989792609323605.dir/0005_timer_0_gen/ --quartus_dir=/opt/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8395_7929989792609323605.dir/0005_timer_0_gen//CPU_0_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'CPU_0_timer_0'
Info (12250): Timer_0: "CPU_0" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "CPU_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "CPU_0" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "CPU_0" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'CPU_0_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec /opt/intelFPGA/18.1/quartus/linux64//eperlcmd -I /opt/intelFPGA/18.1/quartus/linux64//perl/lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA/18.1/quartus/sopc_builder/bin -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU_0_nios2_gen2_0_cpu --dir=/tmp/alt8395_7929989792609323605.dir/0008_cpu_gen/ --quartus_bindir=/opt/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8395_7929989792609323605.dir/0008_cpu_gen//CPU_0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.05.13 15:28:46 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.05.13 15:28:46 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.05.13 15:28:47 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.05.13 15:28:47 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2020.05.13 15:28:48 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2020.05.13 15:28:48 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.05.13 15:28:48 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.05.13 15:28:48 (*)     Testbench
Info (12250): Cpu: # 2020.05.13 15:28:48 (*)     Instruction decoding
Info (12250): Cpu: # 2020.05.13 15:28:48 (*)       Instruction fields
Info (12250): Cpu: # 2020.05.13 15:28:48 (*)       Instruction decodes
Info (12250): Cpu: # 2020.05.13 15:28:49 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2020.05.13 15:28:49 (*)       Instruction controls
Info (12250): Cpu: # 2020.05.13 15:28:49 (*)     Pipeline frontend
Info (12250): Cpu: # 2020.05.13 15:28:49 (*)     Pipeline backend
Info (12250): Cpu: # 2020.05.13 15:28:53 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.05.13 15:28:55 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2020.05.13 15:28:57 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'CPU_0_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): CPU_0: Done "CPU_0" with 30 modules, 50 files
Info (12249): Finished elaborating Platform Designer system entity "CPU_0.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd
    Info (12022): Found design unit 1: Lab-rtl File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd Line: 168
    Info (12023): Found entity 1: Lab File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/CPU_1/CPU_1.vhd
    Info (12022): Found design unit 1: CPU_1-rtl File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/CPU_1.vhd Line: 26
    Info (12023): Found entity 1: CPU_1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/CPU_1.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_irq_mapper.sv
    Info (12023): Found entity 1: CPU_1_irq_mapper File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v
    Info (12023): Found entity 1: CPU_1_jtag_uart_0_sim_scfifo_w File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: CPU_1_jtag_uart_0_scfifo_w File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: CPU_1_jtag_uart_0_sim_scfifo_r File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: CPU_1_jtag_uart_0_scfifo_r File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: CPU_1_jtag_uart_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0.v
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_avalon_st_adapter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_cmd_demux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_cmd_demux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_cmd_mux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_cmd_mux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_router_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: CPU_1_mm_interconnect_0_router File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_router_001_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: CPU_1_mm_interconnect_0_router_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_router_002_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: CPU_1_mm_interconnect_0_router_002 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_router_003_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: CPU_1_mm_interconnect_0_router_003 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_rsp_demux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_rsp_demux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_rsp_mux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: CPU_1_mm_interconnect_0_rsp_mux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0.v
    Info (12023): Found entity 1: CPU_1_nios2_gen2_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: CPU_1_nios2_gen2_0_cpu_ic_data_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: CPU_1_nios2_gen2_0_cpu_ic_tag_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: CPU_1_nios2_gen2_0_cpu_bht_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: CPU_1_nios2_gen2_0_cpu_register_bank_a_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: CPU_1_nios2_gen2_0_cpu_register_bank_b_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: CPU_1_nios2_gen2_0_cpu_dc_tag_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: CPU_1_nios2_gen2_0_cpu_dc_data_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: CPU_1_nios2_gen2_0_cpu_dc_victim_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: CPU_1_nios2_gen2_0_cpu_nios2_oci_debug File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: CPU_1_nios2_gen2_0_cpu_nios2_oci_break File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: CPU_1_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: CPU_1_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: CPU_1_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: CPU_1_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: CPU_1_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: CPU_1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: CPU_1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: CPU_1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: CPU_1_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: CPU_1_nios2_gen2_0_cpu_nios2_oci_pib File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: CPU_1_nios2_gen2_0_cpu_nios2_oci_im File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: CPU_1_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: CPU_1_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: CPU_1_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: CPU_1_nios2_gen2_0_cpu_nios2_ocimem File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: CPU_1_nios2_gen2_0_cpu_nios2_oci File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: CPU_1_nios2_gen2_0_cpu File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: CPU_1_nios2_gen2_0_cpu_debug_slave_tck File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: CPU_1_nios2_gen2_0_cpu_mult_cell File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: CPU_1_nios2_gen2_0_cpu_test_bench File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_onchip_memory2_0.v
    Info (12023): Found entity 1: CPU_1_onchip_memory2_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/CPU_1_timer_0.v
    Info (12023): Found entity 1: CPU_1_timer_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/CPU_1_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_1/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_1/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_1/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/main_system/main_system.vhd
    Info (12022): Found design unit 1: main_system-rtl File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 28
    Info (12023): Found entity 1: main_system File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/main_system/submodules/Custom_Counter.vhd
    Info (12022): Found design unit 1: Counter-comp File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/Custom_Counter.vhd Line: 38
    Info (12023): Found entity 1: Counter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/Custom_Counter.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_mailbox.v
    Info (12023): Found entity 1: altera_avalon_mailbox File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_mailbox.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0.vhd
    Info (12022): Found design unit 1: main_system_CPU_0_0-rtl File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd Line: 26
    Info (12023): Found entity 1: main_system_CPU_0_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_irq_mapper.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_irq_mapper File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v
    Info (12023): Found entity 1: main_system_CPU_0_0_jtag_uart_0_sim_scfifo_w File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: main_system_CPU_0_0_jtag_uart_0_scfifo_w File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: main_system_CPU_0_0_jtag_uart_0_sim_scfifo_r File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: main_system_CPU_0_0_jtag_uart_0_scfifo_r File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: main_system_CPU_0_0_jtag_uart_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_cmd_demux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_cmd_mux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_router_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: main_system_CPU_0_0_mm_interconnect_0_router File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: main_system_CPU_0_0_mm_interconnect_0_router_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: main_system_CPU_0_0_mm_interconnect_0_router_002 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: main_system_CPU_0_0_mm_interconnect_0_router_003 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_rsp_demux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_rsp_mux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v
    Info (12023): Found entity 1: main_system_CPU_0_0_nios2_gen2_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: main_system_CPU_0_0_nios2_gen2_0_cpu File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v
    Info (12023): Found entity 1: main_system_CPU_0_0_onchip_memory2_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_0_0_timer_0.v
    Info (12023): Found entity 1: main_system_CPU_0_0_timer_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_timer_0.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0.vhd
    Info (12022): Found design unit 1: main_system_CPU_1_0-rtl File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0.vhd Line: 26
    Info (12023): Found entity 1: main_system_CPU_1_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v
    Info (12023): Found entity 1: main_system_CPU_1_0_nios2_gen2_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: main_system_CPU_1_0_nios2_gen2_0_cpu File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v
    Info (12023): Found entity 1: main_system_CPU_1_0_onchip_memory2_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0.v
    Info (12023): Found entity 1: main_system_mm_interconnect_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v
    Info (12023): Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_003 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_cmd_demux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_cmd_mux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_cmd_mux_002 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_router_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: main_system_mm_interconnect_0_router File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_router_001_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: main_system_mm_interconnect_0_router_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_router_002_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: main_system_mm_interconnect_0_router_002 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_router_004_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: main_system_mm_interconnect_0_router_004 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_router_005_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: main_system_mm_interconnect_0_router_005 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_router_008_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: main_system_mm_interconnect_0_router_008 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_rsp_demux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_rsp_demux_002 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_rsp_demux_003 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: main_system_mm_interconnect_0_rsp_mux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_mutex_0.v
    Info (12023): Found entity 1: main_system_mutex_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mutex_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pio_0.v
    Info (12023): Found entity 1: main_system_pio_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_pll_0.v
    Info (12023): Found entity 1: main_system_pll_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pll_0.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/main_system/submodules/main_system_sdram_controller.v
    Info (12023): Found entity 1: main_system_sdram_controller_input_efifo_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v Line: 21
    Info (12023): Found entity 2: main_system_sdram_controller File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/main_system/submodules/main_system_sysid_qsys_0.v
    Info (12023): Found entity 1: main_system_sysid_qsys_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sysid_qsys_0.v Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/CPU_0/CPU_0.vhd
    Info (12022): Found design unit 1: CPU_0-rtl File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/CPU_0.vhd Line: 26
    Info (12023): Found entity 1: CPU_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/CPU_0.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_irq_mapper.sv
    Info (12023): Found entity 1: CPU_0_irq_mapper File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v
    Info (12023): Found entity 1: CPU_0_jtag_uart_0_sim_scfifo_w File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: CPU_0_jtag_uart_0_scfifo_w File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: CPU_0_jtag_uart_0_sim_scfifo_r File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: CPU_0_jtag_uart_0_scfifo_r File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: CPU_0_jtag_uart_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0.v
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_avalon_st_adapter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_cmd_demux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_cmd_demux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_cmd_mux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_cmd_mux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_router_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: CPU_0_mm_interconnect_0_router File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_router_001_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: CPU_0_mm_interconnect_0_router_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_router_002_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: CPU_0_mm_interconnect_0_router_002 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_router_003_default_decode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: CPU_0_mm_interconnect_0_router_003 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_rsp_demux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_rsp_demux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_rsp_mux File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: CPU_0_mm_interconnect_0_rsp_mux_001 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0.v
    Info (12023): Found entity 1: CPU_0_nios2_gen2_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: CPU_0_nios2_gen2_0_cpu_ic_data_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: CPU_0_nios2_gen2_0_cpu_ic_tag_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: CPU_0_nios2_gen2_0_cpu_bht_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: CPU_0_nios2_gen2_0_cpu_register_bank_a_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: CPU_0_nios2_gen2_0_cpu_register_bank_b_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: CPU_0_nios2_gen2_0_cpu_dc_tag_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: CPU_0_nios2_gen2_0_cpu_dc_data_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: CPU_0_nios2_gen2_0_cpu_dc_victim_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: CPU_0_nios2_gen2_0_cpu_nios2_oci_debug File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: CPU_0_nios2_gen2_0_cpu_nios2_oci_break File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: CPU_0_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: CPU_0_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: CPU_0_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: CPU_0_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: CPU_0_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: CPU_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: CPU_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: CPU_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: CPU_0_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: CPU_0_nios2_gen2_0_cpu_nios2_oci_pib File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: CPU_0_nios2_gen2_0_cpu_nios2_oci_im File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: CPU_0_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: CPU_0_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: CPU_0_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: CPU_0_nios2_gen2_0_cpu_nios2_ocimem File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: CPU_0_nios2_gen2_0_cpu_nios2_oci File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: CPU_0_nios2_gen2_0_cpu File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: CPU_0_nios2_gen2_0_cpu_debug_slave_tck File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: CPU_0_nios2_gen2_0_cpu_mult_cell File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: CPU_0_nios2_gen2_0_cpu_test_bench File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_onchip_memory2_0.v
    Info (12023): Found entity 1: CPU_0_onchip_memory2_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/CPU_0_timer_0.v
    Info (12023): Found entity 1: CPU_0_timer_0 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/CPU_0_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/CPU_0/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/CPU_0/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/CPU_0/submodules/altera_reset_synchronizer.v Line: 24
Warning (10037): Verilog HDL or VHDL warning at main_system_sdram_controller.v(318): conditional expression evaluates to a constant File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at main_system_sdram_controller.v(328): conditional expression evaluates to a constant File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at main_system_sdram_controller.v(338): conditional expression evaluates to a constant File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at main_system_sdram_controller.v(682): conditional expression evaluates to a constant File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v Line: 682
Info (12127): Elaborating entity "Lab" for the top level hierarchy
Info (12128): Elaborating entity "main_system" for hierarchy "main_system:u0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd Line: 195
Info (12128): Elaborating entity "main_system_CPU_0_0" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 398
Info (12128): Elaborating entity "main_system_CPU_0_0_jtag_uart_0" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd Line: 340
Info (12128): Elaborating entity "main_system_CPU_0_0_jtag_uart_0_scfifo_w" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_w:the_main_system_CPU_0_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "main_system_CPU_0_0_jtag_uart_0_scfifo_r" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|main_system_CPU_0_0_jtag_uart_0_scfifo_r:the_main_system_CPU_0_0_jtag_uart_0_scfifo_r" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:main_system_CPU_0_0_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_avalon_mm_bridge:mm_bridge_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd Line: 354
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd Line: 390
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench:the_main_system_CPU_0_0_nios2_gen2_0_cpu_test_bench" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 5979
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 6981
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 61
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 7047
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 129
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "26"
    Info (12134): Parameter "width_b" = "26"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf
    Info (12023): Found entity 1: altsyncram_vgj1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_vgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vgj1" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vgj1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 7245
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 198
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_0_0_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 8202
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 264
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_0_0_nios2_gen2_0_cpu_register_bank_b" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 8220
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 8805
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altera_mult_add_37p2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_0_0_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 9227
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 396
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pi1.tdf
    Info (12023): Found entity 1: altsyncram_7pi1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_7pi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pi1" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7pi1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 9293
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 465
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 9405
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 534
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_0_0_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 10184
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 632
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_break" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_xbrk" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dbrk" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_dtrace|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_td_mode:main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_pib" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_im" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_avalon_reg" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2675
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_0_0_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_tck" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_sysclk" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_0_0_nios2_gen2_0_cpu:cpu|main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:main_system_CPU_0_0_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "main_system_CPU_0_0_onchip_memory2_0" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd Line: 422
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "main_system_CPU_0_0_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gjo1.tdf
    Info (12023): Found entity 1: altsyncram_gjo1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_gjo1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_gjo1" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gjo1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gjo1:auto_generated|decode_8la:decode3" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_gjo1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_gjo1:auto_generated|mux_5hb:mux2" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_gjo1.tdf Line: 44
Info (12128): Elaborating entity "main_system_CPU_0_0_timer_0" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_timer_0:timer_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd Line: 437
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd Line: 449
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 525
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 585
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 649
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 713
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 777
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 841
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 905
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 986
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1067
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1151
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1192
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1442
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_router" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1708
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_router_default_decode" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router:router|main_system_CPU_0_0_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_router_001" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1724
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_001:router_001|main_system_CPU_0_0_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_router_002" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1740
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_002:router_002|main_system_CPU_0_0_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_router_003" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1756
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_router_003:router_003|main_system_CPU_0_0_mm_interconnect_0_router_003_default_decode:the_default_decode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1854
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_cmd_demux" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1945
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1974
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_cmd_mux" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 1991
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 2014
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_rsp_demux" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 2094
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 2117
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_rsp_mux" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 2221
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 2250
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_CPU_0_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "main_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_mm_interconnect_0.v Line: 2279
Info (12128): Elaborating entity "main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|main_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "main_system_CPU_0_0_irq_mapper" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|main_system_CPU_0_0_irq_mapper:irq_mapper" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd Line: 506
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0.vhd Line: 515
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "main_system:u0|main_system_CPU_0_0:cpu_0_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "main_system_CPU_1_0" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 414
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0.vhd Line: 390
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench:the_main_system_CPU_1_0_nios2_gen2_0_cpu_test_bench" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 5979
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_data" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 6981
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ic_tag" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 7047
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_bht_module:main_system_CPU_1_0_nios2_gen2_0_cpu_bht" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 7245
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_a" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 8202
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b_module:main_system_CPU_1_0_nios2_gen2_0_cpu_register_bank_b" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 8220
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell:the_main_system_CPU_1_0_nios2_gen2_0_cpu_mult_cell" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 8805
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_tag" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 9227
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_data" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 9293
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim_module:main_system_CPU_1_0_nios2_gen2_0_cpu_dc_victim" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 9405
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 10184
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_debug" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_break" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_xbrk" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dbrk" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_dtrace|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_td_mode:main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_pib" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_im" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_avalon_reg" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_ocimem|main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram_module:main_system_CPU_1_0_nios2_gen2_0_cpu_ociram_sp_ram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_tck" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_nios2_gen2_0:nios2_gen2_0|main_system_CPU_1_0_nios2_gen2_0_cpu:cpu|main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci:the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper|main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk:the_main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_sysclk" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "main_system_CPU_1_0_onchip_memory2_0" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0.vhd Line: 422
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "main_system_CPU_1_0_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hjo1.tdf
    Info (12023): Found entity 1: altsyncram_hjo1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_hjo1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_hjo1" for hierarchy "main_system:u0|main_system_CPU_1_0:cpu_1_0|main_system_CPU_1_0_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hjo1:auto_generated" File: /opt/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Counter" for hierarchy "main_system:u0|Counter:custom_counter_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 430
Info (12128): Elaborating entity "altera_avalon_mailbox" for hierarchy "main_system:u0|altera_avalon_mailbox:mailbox_simple_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 449
Info (12128): Elaborating entity "main_system_mutex_0" for hierarchy "main_system:u0|main_system_mutex_0:mutex_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 472
Info (12128): Elaborating entity "main_system_pio_0" for hierarchy "main_system:u0|main_system_pio_0:pio_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 484
Info (12128): Elaborating entity "main_system_pll_0" for hierarchy "main_system:u0|main_system_pll_0:pll_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 496
Info (12128): Elaborating entity "altera_pll" for hierarchy "main_system:u0|main_system_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pll_0.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pll_0.v Line: 91
Info (12133): Instantiated megafunction "main_system:u0|main_system_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_pll_0.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "-3750 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "main_system_sdram_controller" for hierarchy "main_system:u0|main_system_sdram_controller:sdram_controller" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 506
Info (12128): Elaborating entity "main_system_sdram_controller_input_efifo_module" for hierarchy "main_system:u0|main_system_sdram_controller:sdram_controller|main_system_sdram_controller_input_efifo_module:the_main_system_sdram_controller_input_efifo_module" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_sdram_controller.v Line: 298
Info (12128): Elaborating entity "main_system_sysid_qsys_0" for hierarchy "main_system:u0|main_system_sysid_qsys_0:sysid_qsys_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 530
Info (12128): Elaborating entity "main_system_mm_interconnect_0" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 538
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_0_cpu_0_outgoing_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 770
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_counter_0_avalon_slave_0_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 894
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_sender_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 958
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 1022
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 1086
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 1150
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_0_s1_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 1214
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mailbox_simple_0_avmm_msg_receiver_translator" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 1342
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_0_cpu_0_outgoing_agent" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 1423
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_0_cpu_1_outgoing_agent" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 1504
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 1588
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_counter_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_counter_0_avalon_slave_0_agent_rsp_fifo" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 1629
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 1963
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2004
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2045
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router:router" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2561
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_default_decode" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router:router|main_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router.sv Line: 189
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_001" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_001:router_001" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2577
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_001_default_decode" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_001:router_001|main_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_001.sv Line: 189
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_002" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_002:router_002" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2593
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_002_default_decode" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_002:router_002|main_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_004" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_004" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2625
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_004_default_decode" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_004:router_004|main_system_mm_interconnect_0_router_004_default_decode:the_default_decode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_005" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_005:router_005" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2641
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_005_default_decode" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_005:router_005|main_system_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_008" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_008:router_008" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2689
Info (12128): Elaborating entity "main_system_mm_interconnect_0_router_008_default_decode" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_router_008:router_008|main_system_mm_interconnect_0_router_008_default_decode:the_default_decode" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_router_008.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_0_cpu_0_outgoing_limiter" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2755
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2855
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "main_system_mm_interconnect_0_cmd_demux" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2902
Info (12128): Elaborating entity "main_system_mm_interconnect_0_cmd_mux" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 2966
Info (12128): Elaborating entity "main_system_mm_interconnect_0_cmd_mux_002" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 3006
Info (12128): Elaborating entity "main_system_mm_interconnect_0_rsp_demux" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 3126
Info (12128): Elaborating entity "main_system_mm_interconnect_0_rsp_demux_002" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 3166
Info (12128): Elaborating entity "main_system_mm_interconnect_0_rsp_demux_003" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 3189
Info (12128): Elaborating entity "main_system_mm_interconnect_0_rsp_mux" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 3316
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 3429
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 3495
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 3529
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "main_system_mm_interconnect_0_avalon_st_adapter_003" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0.v Line: 3747
Info (12128): Elaborating entity "main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" for hierarchy "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|main_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003|main_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_mm_interconnect_0_avalon_st_adapter_003.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "main_system:u0|altera_reset_controller:rst_controller" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/main_system.vhd Line: 612
Warning (12020): Port "jdo" on the entity instantiation of "the_main_system_CPU_1_0_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_1_0_nios2_gen2_0_cpu.v Line: 3216
Warning (12020): Port "jdo" on the entity instantiation of "the_main_system_CPU_0_0_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/main_system/submodules/main_system_CPU_0_0_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.05.13.15:29:47 Progress: Loading sld993c4aaa/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/ip/sld993c4aaa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (20013): Ignored 20 assignments for entity "CPU_0" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "CPU_0_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "CPU_0_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "CPU_0_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "CPU_0_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "CPU_0" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "CPU_0_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "CPU_0_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "CPU_0_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "CPU_0_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "CPU_0_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "CPU_0_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "CPU_0_timer_0" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "CPU_1" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "CPU_1_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "CPU_1_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "CPU_1_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "CPU_1_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "CPU_0_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "CPU_0_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "CPU_0_timer_0" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "CPU_1" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "CPU_1_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "CPU_1_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "CPU_1_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "CPU_1_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "CPU_1_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "CPU_1_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "CPU_1_timer_0" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "CPU_1_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "CPU_1_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "CPU_1_timer_0" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "CPU_0" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "CPU_0_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "CPU_0_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "CPU_0_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "CPU_0_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "CPU_0_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "CPU_0_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "CPU_0_timer_0" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "CPU_1" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "CPU_1_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "CPU_1_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "CPU_1_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "CPU_1_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "CPU_1_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "CPU_1_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "CPU_1_timer_0" -- entity does not exist in design
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "main_system:u0|main_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/db/altsyncram_40n1.tdf Line: 27
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd Line: 46
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 379 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 20 assignments for entity "CPU_0" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "CPU_0_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "CPU_0_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "CPU_0_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "CPU_0_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_0_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_0_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "CPU_0_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "CPU_0_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_0_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "CPU_0_timer_0" -- entity does not exist in design
Warning (20013): Ignored 20 assignments for entity "CPU_1" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "CPU_1_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "CPU_1_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "CPU_1_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "CPU_1_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "CPU_1_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "CPU_1_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 172 assignments for entity "CPU_1_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "CPU_1_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "CPU_1_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "CPU_1_timer_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/output_files/Lab3_0.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[2]" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd Line: 72
    Warning (15610): No output dependent on input pin "KEY_N[3]" File: /home/vm/RealTimeEmbeddedSystems_Lab3/hw/hdl/Lab.vhd Line: 72
Info (21057): Implemented 10367 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 9513 logic cells
    Info (21064): Implemented 786 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 219 warnings
    Info: Peak virtual memory: 1456 megabytes
    Info: Processing ended: Wed May 13 15:30:48 2020
    Info: Elapsed time: 00:05:06
    Info: Total CPU time (on all processors): 00:06:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/vm/RealTimeEmbeddedSystems_Lab3/hw/quartus/output_files/Lab3_0.map.smsg.


