tarted
grid
device MFG_TEST
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_OUTEN = 1'b0,
        config string CP_ATEST_EN = "FALSE",
        config bit CP_TEST_PATH_SEL = 1'b0
    );
    port
    (
// configuration_body_def_on
// configuration_body_def_end

        input MFG_TEST_SEL_I[4:0] = 5'b1111_1,
        input PLL_LDO_I[7:0] = 8'b1111_1111,
        input LDO_TEST[3:0] = 4'b1111,
        input CLK_USER_I = 1'b1,
        input CLK_ADC_I = 1'b1,
        input CLK_MSPI_I = 1'b1,
        input CLK_BLSHFT_I = 1'b1,
        input ADC_VREF_I = 1'b1,
        input DDR_VREF_I = 1'b1,
        input CMFB_VREF_I = 1'b1,
        input POR_N_I = 1'b1,
        input ICONST_TEST = 1'b1,
        input IBIAS = 1'b1,
        output CLK_USER_O,
        inout ATP_O
    );
};
//grid device end

//grid device structure netlist started
structure netlist of MFG_TEST
{
};
//grid device structure netlist end
