library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity test is
    Port (
        M, S1, S0 : in  STD_LOGIC;
        Cin_in : in  STD_LOGIC;
        A4, A3, A2, A1, A0 : in STD_LOGIC;
        B4, B3, B2, B1, B0 : in STD_LOGIC;
        Cin, GB, FB, GA, FA : out STD_LOGIC;
        Mini0, Mini1, Mini2, Mini3, Mini4 : out STD_LOGIC;
        C0, C1, C2, C3, C4 : out STD_LOGIC;
        F0, F1, F2, F3, F4 : out STD_LOGIC;
        Co : out STD_LOGIC
    );
end test;
architecture Behavioral of test is
    signal SEL : STD_LOGIC_VECTOR(1 downto 0);
    signal Cin_s : STD_LOGIC;
    signal GB_s  : STD_LOGIC;
    signal FB_s  : STD_LOGIC;
    signal GA_s  : STD_LOGIC;
    signal FA_s  : STD_LOGIC;
    signal X0, X1, X2, X3, X4 : STD_LOGIC;
    signal Y0, Y1, Y2, Y3, Y4 : STD_LOGIC;
    signal Carry0, Carry1, Carry2, Carry3, Carry4 : STD_LOGIC;
    signal M0, M1, M2, M3, M4 : STD_LOGIC;
begin

    -- Control Signals
    SEL <= S1 & S0;

    Cin_s <= (not M) and Cin_in;
    GB_s  <= M or S1 or S0;
    FB_s  <= (not M) and S1 and (not S0);
    GA_s  <= '1';
    FA_s  <= (not M) and S1 and S0;

    Cin <= Cin_s;
    GB  <= GB_s;
    FB  <= FB_s;
    GA  <= GA_s;
    FA  <= FA_s;

    -- Mini0

    with SEL select
    M0 <= (A0 and B0)  when "00",
          (A0 or B0)   when "01",
          (A0 xor B0)  when "10",
          (A0 xnor B0) when others;

    -- Mini1

    with SEL select
    M1 <= (A1 and B1)  when "00",
          (A1 or B1)   when "01",
          (A1 xor B1)  when "10",
          (A1 xnor B1) when others;

    -- Mini2

    with SEL select
    M2 <= (A2 and B2)  when "00",
          (A2 or B2)   when "01",
          (A2 xor B2)  when "10",
          (A2 xnor B2) when others;

    -- Mini3

    with SEL select
    M3 <= (A3 and B3)  when "00",
          (A3 or B3)   when "01",
          (A3 xor B3)  when "10",
          (A3 xnor B3) when others;

    -- Mini4

    with SEL select
    M4 <= (A4 and B4)  when "00",
          (A4 or B4)   when "01",
          (A4 xor B4)  when "10",
          (A4 xnor B4) when others;

    Mini0 <= M0;
    Mini1 <= M1;
    Mini2 <= M2;
    Mini3 <= M3;
    Mini4 <= M4;

    -- Arithmetic Generator

    X0 <= FA_s xor (GA_s and A0);
    Y0 <= FB_s xor (GB_s and B0);

    X1 <= FA_s xor (GA_s and A1);
    Y1 <= FB_s xor (GB_s and B1);

    X2 <= FA_s xor (GA_s and A2);
    Y2 <= FB_s xor (GB_s and B2);

    X3 <= FA_s xor (GA_s and A3);
    Y3 <= FB_s xor (GB_s and B3);

    X4 <= FA_s xor (GA_s and A4);
    Y4 <= FB_s xor (GB_s and B4);

    -- Bit 0

    F0 <= (Cin_s xor X0 xor Y0)
          when M='0'
          else M0;

    Carry0 <= (Cin_s and (X0 or Y0))
             or
             (X0 and Y0);

    C0 <= Carry0;

    -- Bit 1

    F1 <= (Carry0 xor X1 xor Y1)
          when M='0'
          else M1;

    Carry1 <= (Carry0 and (X1 or Y1))
             or
             (X1 and Y1);

    C1 <= Carry1;

    -- Bit 2

    F2 <= (Carry1 xor X2 xor Y2)
          when M='0'
          else M2;

    Carry2 <= (Carry1 and (X2 or Y2))
             or
             (X2 and Y2);

    C2 <= Carry2;

    -- Bit 3

    F3 <= (Carry2 xor X3 xor Y3)
          when M='0'
          else M3;

    Carry3 <= (Carry2 and (X3 or Y3))
             or
             (X3 and Y3);

    C3 <= Carry3;

    -- Bit 4

    F4 <= (Carry3 xor X4 xor Y4)
          when M='0'
          else M4;

    Carry4 <= (Carry3 and (X4 or Y4))
             or
             (X4 and Y4);

    C4 <= Carry4;

    -- Final Carry

    Co <= Carry4;

end Behavioral;