Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_TOP.uut.PC.D3.A_MEM.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_TOP.uut.PC.D4.A_MEM.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TB_TOP.uut.PC.D6.A_MEM.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Stopped at time : 100 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 103
Stopped at time : 2000100 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 2086900 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 2173700 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 2260500 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 2347300 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 2434100 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 2520900 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 2607700 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 2694500 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 2781300 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 2868100 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Note: UART Sended:    FF 00 00 00 00 00 00 00 00 00 01 
Time: 2950560 ns  Iteration: 0  Process: /TB_TOP/uart_send_response  File: /home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd
Stopped at time : 2954900 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
blk_mem_gen_v8_4_9 collision detected at time: 3039605000, Instance: TB_TOP.uut.PC.D3.A_MEM.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_9 collision detected at time: 3039615000, Instance: TB_TOP.uut.PC.D3.A_MEM.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_9 collision detected at time: 3039625000, Instance: TB_TOP.uut.PC.D3.A_MEM.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_9 collision detected at time: 3039635000, Instance: TB_TOP.uut.PC.D3.A_MEM.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_9 collision detected at time: 3039645000, Instance: TB_TOP.uut.PC.D3.A_MEM.inst.native_mem_module.blk_mem_gen_v8_4_9_inst, A write address: 0, B read address: 0
Stopped at time : 4041700 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 4128500 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 4215300 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 4302100 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 191
Stopped at time : 4388900 ns : File "/home/diamant/Documenti/Università/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_TOP.vhd" Line 148
