
*** Running vivado
    with args -log CPU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CPU.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: link_design -top CPU -part xc7a35tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 607.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hp/Desktop/CPU/CPU.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict {PACKAGE_PIN B4 IOSTANDARD LVCMOS33} [get_ports {cathodes[0]}
set_property -dict {PACKAGE_PIN A4 IOSTANDARD LVCMOS33} [get_ports {cathodes[1]}
set_property -dict {PACKAGE_PIN A3 IOS ... (truncated) ' found in constraint file. [C:/Users/hp/Desktop/CPU/CPU.xdc:5]
Finished Parsing XDC File [C:/Users/hp/Desktop/CPU/CPU.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 746.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 750.551 ; gain = 439.215
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.543 . Memory (MB): peak = 761.531 ; gain = 10.980

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 154ab6cbc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1311.137 ; gain = 549.605

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17f98c93e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1509.266 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19640cd26

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.588 . Memory (MB): peak = 1509.266 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 227c84f1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 1509.266 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 227c84f1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.899 . Memory (MB): peak = 1509.266 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 227c84f1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1509.266 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 227c84f1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1509.266 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1509.266 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19f499d74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1509.266 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19f499d74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1509.266 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19f499d74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1509.266 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1509.266 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19f499d74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1509.266 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1509.266 ; gain = 758.715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1509.266 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1509.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/CPU_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CPU_drc_opted.rpt -pb CPU_drc_opted.pb -rpx CPU_drc_opted.rpx
Command: report_drc -file CPU_drc_opted.rpt -pb CPU_drc_opted.pb -rpx CPU_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/CPU_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1509.266 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a2f7a7e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1509.266 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1509.266 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14a4f120c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1509.266 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fdf6e186

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fdf6e186

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.941 ; gain = 24.676
Phase 1 Placer Initialization | Checksum: 1fdf6e186

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21bd8534d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 40 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 13 new cells, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net EX_MEM_ALUOut_reg_n_3_[4]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1533.941 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1533.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           13  |             12  |                    25  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            5  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           18  |             12  |                    26  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1bb863699

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1533.941 ; gain = 24.676
Phase 2.2 Global Placement Core | Checksum: 140cce67e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1533.941 ; gain = 24.676
Phase 2 Global Placement | Checksum: 140cce67e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19e046fe0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12287e09a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fbd136bd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1229e4d62

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: fe7e51c9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1127091b7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 135897cbb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10c7c974c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1533.941 ; gain = 24.676
Phase 3 Detail Placement | Checksum: 10c7c974c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1533.941 ; gain = 24.676

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1db6cd741

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net reset_IBUF, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1db6cd741

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1590.113 ; gain = 80.848
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.515. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1809d2b53

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.113 ; gain = 80.848
Phase 4.1 Post Commit Optimization | Checksum: 1809d2b53

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.113 ; gain = 80.848

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1809d2b53

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.113 ; gain = 80.848

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1809d2b53

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.113 ; gain = 80.848

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1590.113 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: d91c4a9b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.113 ; gain = 80.848
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d91c4a9b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.113 ; gain = 80.848
Ending Placer Task | Checksum: 910e86b1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1590.113 ; gain = 80.848
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1590.113 ; gain = 80.848
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1590.113 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1590.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/CPU_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CPU_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1590.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_placed.rpt -pb CPU_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CPU_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1590.113 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1604.875 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1622.746 ; gain = 17.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/CPU_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5fe4047d ConstDB: 0 ShapeSum: 312a8234 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d7a76c9e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1696.520 ; gain = 58.238
Post Restoration Checksum: NetGraph: ac3241a5 NumContArr: 2b752af9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d7a76c9e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1696.520 ; gain = 58.238

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d7a76c9e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1703.535 ; gain = 65.254

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d7a76c9e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1703.535 ; gain = 65.254
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19b3a7bea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1727.152 ; gain = 88.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.695  | TNS=0.000  | WHS=-0.114 | THS=-6.427 |

Phase 2 Router Initialization | Checksum: 173056dd1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1744.445 ; gain = 106.164

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00725504 %
  Global Horizontal Routing Utilization  = 0.00156169 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12359
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12359
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 129e0bfc7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3692
 Number of Nodes with overlaps = 1441
 Number of Nodes with overlaps = 736
 Number of Nodes with overlaps = 412
 Number of Nodes with overlaps = 224
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.210 | TNS=-1.340 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2386cf53b

Time (s): cpu = 00:01:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 696
 Number of Nodes with overlaps = 425
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.410 | TNS=-11.906| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10a171617

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1772.570 ; gain = 134.289
Phase 4 Rip-up And Reroute | Checksum: 10a171617

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d55528f6

Time (s): cpu = 00:01:39 ; elapsed = 00:01:09 . Memory (MB): peak = 1772.570 ; gain = 134.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.116 | TNS=-1.110 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 148077d1f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:09 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 148077d1f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:09 . Memory (MB): peak = 1772.570 ; gain = 134.289
Phase 5 Delay and Skew Optimization | Checksum: 148077d1f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:09 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1544e3a54

Time (s): cpu = 00:01:41 ; elapsed = 00:01:10 . Memory (MB): peak = 1772.570 ; gain = 134.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.116 | TNS=-0.689 | WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1544e3a54

Time (s): cpu = 00:01:41 ; elapsed = 00:01:10 . Memory (MB): peak = 1772.570 ; gain = 134.289
Phase 6 Post Hold Fix | Checksum: 1544e3a54

Time (s): cpu = 00:01:41 ; elapsed = 00:01:10 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: e49331ba

Time (s): cpu = 00:01:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1772.570 ; gain = 134.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.116 | TNS=-0.689 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: e49331ba

Time (s): cpu = 00:01:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.83361 %
  Global Horizontal Routing Utilization  = 9.09227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y68 -> INT_R_X25Y68
   INT_L_X24Y66 -> INT_L_X24Y66
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: e49331ba

Time (s): cpu = 00:01:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: e49331ba

Time (s): cpu = 00:01:43 ; elapsed = 00:01:11 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: ab794984

Time (s): cpu = 00:01:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1772.570 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.508. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 6b470db5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1772.570 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: ab794984

Time (s): cpu = 00:01:58 ; elapsed = 00:01:24 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: b80be80e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:27 . Memory (MB): peak = 1772.570 ; gain = 134.289
Post Restoration Checksum: NetGraph: ff65bb31 NumContArr: ca96d386 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 1c9fc8eb7

Time (s): cpu = 00:02:01 ; elapsed = 00:01:28 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 1c9fc8eb7

Time (s): cpu = 00:02:01 ; elapsed = 00:01:28 . Memory (MB): peak = 1772.570 ; gain = 134.289

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 15eb2e294

Time (s): cpu = 00:02:01 ; elapsed = 00:01:28 . Memory (MB): peak = 1772.570 ; gain = 134.289
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1171c3086

Time (s): cpu = 00:02:08 ; elapsed = 00:01:33 . Memory (MB): peak = 1778.734 ; gain = 140.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.548  | TNS=0.000  | WHS=-0.114 | THS=-6.240 |

Phase 13 Router Initialization | Checksum: d46c888f

Time (s): cpu = 00:02:10 ; elapsed = 00:01:34 . Memory (MB): peak = 1794.563 ; gain = 156.281

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.77206 %
  Global Horizontal Routing Utilization  = 9.02668 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 279
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 103
  Number of Partially Routed Nets     = 176
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 12284c49f

Time (s): cpu = 00:02:11 ; elapsed = 00:01:34 . Memory (MB): peak = 1794.563 ; gain = 156.281

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 1190
 Number of Nodes with overlaps = 909
 Number of Nodes with overlaps = 589
 Number of Nodes with overlaps = 395
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 17a9b39e8

Time (s): cpu = 00:02:34 ; elapsed = 00:01:50 . Memory (MB): peak = 1794.563 ; gain = 156.281
Phase 15 Rip-up And Reroute | Checksum: 17a9b39e8

Time (s): cpu = 00:02:34 ; elapsed = 00:01:50 . Memory (MB): peak = 1794.563 ; gain = 156.281

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 128e370fa

Time (s): cpu = 00:02:35 ; elapsed = 00:01:50 . Memory (MB): peak = 1794.563 ; gain = 156.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.154  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 128e370fa

Time (s): cpu = 00:02:35 ; elapsed = 00:01:50 . Memory (MB): peak = 1794.563 ; gain = 156.281

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 128e370fa

Time (s): cpu = 00:02:35 ; elapsed = 00:01:50 . Memory (MB): peak = 1794.563 ; gain = 156.281
Phase 16 Delay and Skew Optimization | Checksum: 128e370fa

Time (s): cpu = 00:02:35 ; elapsed = 00:01:50 . Memory (MB): peak = 1794.563 ; gain = 156.281

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: a286e6bc

Time (s): cpu = 00:02:36 ; elapsed = 00:01:51 . Memory (MB): peak = 1794.563 ; gain = 156.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.154  | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 15eca7580

Time (s): cpu = 00:02:36 ; elapsed = 00:01:51 . Memory (MB): peak = 1794.563 ; gain = 156.281
Phase 17 Post Hold Fix | Checksum: 15eca7580

Time (s): cpu = 00:02:36 ; elapsed = 00:01:51 . Memory (MB): peak = 1794.563 ; gain = 156.281

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: a39ad96b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:53 . Memory (MB): peak = 1794.563 ; gain = 156.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.154  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: a39ad96b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:53 . Memory (MB): peak = 1794.563 ; gain = 156.281

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.88559 %
  Global Horizontal Routing Utilization  = 9.10281 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: a39ad96b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:53 . Memory (MB): peak = 1794.563 ; gain = 156.281

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: a39ad96b

Time (s): cpu = 00:02:39 ; elapsed = 00:01:53 . Memory (MB): peak = 1794.656 ; gain = 156.375

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 1838bb6ee

Time (s): cpu = 00:02:40 ; elapsed = 00:01:54 . Memory (MB): peak = 1794.656 ; gain = 156.375

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.153  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 18ba7ba1e

Time (s): cpu = 00:02:45 ; elapsed = 00:01:57 . Memory (MB): peak = 1794.656 ; gain = 156.375
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:45 ; elapsed = 00:01:57 . Memory (MB): peak = 1794.656 ; gain = 156.375

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:47 ; elapsed = 00:01:58 . Memory (MB): peak = 1794.656 ; gain = 171.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1794.656 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1794.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/CPU_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CPU_drc_routed.rpt -pb CPU_drc_routed.pb -rpx CPU_drc_routed.rpx
Command: report_drc -file CPU_drc_routed.rpt -pb CPU_drc_routed.pb -rpx CPU_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/CPU_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
Command: report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/CPU_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
Command: report_power -file CPU_power_routed.rpt -pb CPU_power_summary_routed.pb -rpx CPU_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CPU_route_status.rpt -pb CPU_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CPU_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CPU_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CPU_bus_skew_routed.rpt -pb CPU_bus_skew_routed.pb -rpx CPU_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Sep 20 14:38:26 2020...
