{
  "module_name": "smu_6_0_d.h",
  "hash_id": "efeb53073339b58dad97ab2f2b68be694682d3375547de33d66d7c1e411a7ee5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/smu/smu_6_0_d.h",
  "human_readable_source": " \n\n#ifndef SMU_6_0_D_H\n#define SMU_6_0_D_H\n\n#define ixLCAC_MC0_CNTL 0x011C\n#define ixLCAC_MC0_OVR_SEL 0x011D\n#define ixLCAC_MC0_OVR_VAL 0x011E\n#define ixLCAC_MC1_CNTL 0x011F\n#define ixLCAC_MC1_OVR_SEL 0x0120\n#define ixLCAC_MC1_OVR_VAL 0x0121\n#define ixLCAC_MC2_CNTL 0x0122\n#define ixLCAC_MC2_OVR_SEL 0x0123\n#define ixLCAC_MC2_OVR_VAL 0x0124\n#define ixLCAC_MC3_CNTL 0x0125\n#define ixLCAC_MC3_OVR_SEL 0x0126\n#define ixLCAC_MC3_OVR_VAL 0x0127\n#define ixLCAC_MC4_CNTL 0x0128\n#define ixLCAC_MC4_OVR_SEL 0x0129\n#define ixLCAC_MC4_OVR_VAL 0x012A\n#define ixLCAC_MC5_CNTL 0x012B\n#define ixLCAC_MC5_OVR_SEL 0x012C\n#define ixLCAC_MC5_OVR_VAL 0x012D\n#define ixSMC_PC_C 0x80000370\n#define ixTHM_TMON0_DEBUG 0x03F0\n#define ixTHM_TMON0_INT_DATA 0x0380\n#define ixTHM_TMON0_RDIL0_DATA 0x0300\n#define ixTHM_TMON0_RDIL10_DATA 0x030A\n#define ixTHM_TMON0_RDIL11_DATA 0x030B\n#define ixTHM_TMON0_RDIL12_DATA 0x030C\n#define ixTHM_TMON0_RDIL13_DATA 0x030D\n#define ixTHM_TMON0_RDIL14_DATA 0x030E\n#define ixTHM_TMON0_RDIL15_DATA 0x030F\n#define ixTHM_TMON0_RDIL1_DATA 0x0301\n#define ixTHM_TMON0_RDIL2_DATA 0x0302\n#define ixTHM_TMON0_RDIL3_DATA 0x0303\n#define ixTHM_TMON0_RDIL4_DATA 0x0304\n#define ixTHM_TMON0_RDIL5_DATA 0x0305\n#define ixTHM_TMON0_RDIL6_DATA 0x0306\n#define ixTHM_TMON0_RDIL7_DATA 0x0307\n#define ixTHM_TMON0_RDIL8_DATA 0x0308\n#define ixTHM_TMON0_RDIL9_DATA 0x0309\n#define ixTHM_TMON0_RDIR0_DATA 0x0310\n#define ixTHM_TMON0_RDIR10_DATA 0x031A\n#define ixTHM_TMON0_RDIR11_DATA 0x031B\n#define ixTHM_TMON0_RDIR12_DATA 0x031C\n#define ixTHM_TMON0_RDIR13_DATA 0x031D\n#define ixTHM_TMON0_RDIR14_DATA 0x031E\n#define ixTHM_TMON0_RDIR15_DATA 0x031F\n#define ixTHM_TMON0_RDIR1_DATA 0x0311\n#define ixTHM_TMON0_RDIR2_DATA 0x0312\n#define ixTHM_TMON0_RDIR3_DATA 0x0313\n#define ixTHM_TMON0_RDIR4_DATA 0x0314\n#define ixTHM_TMON0_RDIR5_DATA 0x0315\n#define ixTHM_TMON0_RDIR6_DATA 0x0316\n#define ixTHM_TMON0_RDIR7_DATA 0x0317\n#define ixTHM_TMON0_RDIR8_DATA 0x0318\n#define ixTHM_TMON0_RDIR9_DATA 0x0319\n#define ixTHM_TMON1_DEBUG 0x03F1\n#define ixTHM_TMON1_INT_DATA 0x0381\n#define ixTHM_TMON1_RDIL0_DATA 0x0320\n#define ixTHM_TMON1_RDIL10_DATA 0x032A\n#define ixTHM_TMON1_RDIL11_DATA 0x032B\n#define ixTHM_TMON1_RDIL12_DATA 0x032C\n#define ixTHM_TMON1_RDIL13_DATA 0x032D\n#define ixTHM_TMON1_RDIL14_DATA 0x032E\n#define ixTHM_TMON1_RDIL15_DATA 0x032F\n#define ixTHM_TMON1_RDIL1_DATA 0x0321\n#define ixTHM_TMON1_RDIL2_DATA 0x0322\n#define ixTHM_TMON1_RDIL3_DATA 0x0323\n#define ixTHM_TMON1_RDIL4_DATA 0x0324\n#define ixTHM_TMON1_RDIL5_DATA 0x0325\n#define ixTHM_TMON1_RDIL6_DATA 0x0326\n#define ixTHM_TMON1_RDIL7_DATA 0x0327\n#define ixTHM_TMON1_RDIL8_DATA 0x0328\n#define ixTHM_TMON1_RDIL9_DATA 0x0329\n#define ixTHM_TMON1_RDIR0_DATA 0x0330\n#define ixTHM_TMON1_RDIR10_DATA 0x033A\n#define ixTHM_TMON1_RDIR11_DATA 0x033B\n#define ixTHM_TMON1_RDIR12_DATA 0x033C\n#define ixTHM_TMON1_RDIR13_DATA 0x033D\n#define ixTHM_TMON1_RDIR14_DATA 0x033E\n#define ixTHM_TMON1_RDIR15_DATA 0x033F\n#define ixTHM_TMON1_RDIR1_DATA 0x0331\n#define ixTHM_TMON1_RDIR2_DATA 0x0332\n#define ixTHM_TMON1_RDIR3_DATA 0x0333\n#define ixTHM_TMON1_RDIR4_DATA 0x0334\n#define ixTHM_TMON1_RDIR5_DATA 0x0335\n#define ixTHM_TMON1_RDIR6_DATA 0x0336\n#define ixTHM_TMON1_RDIR7_DATA 0x0337\n#define ixTHM_TMON1_RDIR8_DATA 0x0338\n#define ixTHM_TMON1_RDIR9_DATA 0x0339\n#define mmGPIOPAD_A 0x05E7\n#define mmGPIOPAD_EN 0x05E8\n#define mmGPIOPAD_EXTERN_TRIG_CNTL 0x05F1\n#define mmGPIOPAD_INT_EN 0x05EE\n#define mmGPIOPAD_INT_POLARITY 0x05F0\n#define mmGPIOPAD_INT_STAT 0x05EC\n#define mmGPIOPAD_INT_STAT_AK 0x05ED\n#define mmGPIOPAD_INT_STAT_EN 0x05EB\n#define mmGPIOPAD_INT_TYPE 0x05EF\n#define mmGPIOPAD_MASK 0x05E6\n#define mmGPIOPAD_PD_EN 0x05F4\n#define mmGPIOPAD_PINSTRAPS 0x05EA\n#define mmGPIOPAD_PU_EN 0x05F3\n#define mmGPIOPAD_RCVR_SEL 0x05F2\n#define mmGPIOPAD_STRENGTH 0x05E5\n#define mmGPIOPAD_SW_INT_STAT 0x05E4\n#define mmGPIOPAD_Y 0x05E9\n#define mmSMC_IND_ACCESS_CNTL 0x008A\n#define mmSMC_IND_DATA_0 0x0081\n#define mmSMC_IND_DATA 0x0081\n#define mmSMC_IND_DATA_1 0x0083\n#define mmSMC_IND_DATA_2 0x0085\n#define mmSMC_IND_DATA_3 0x0087\n#define mmSMC_IND_INDEX_0 0x0080\n#define mmSMC_IND_INDEX 0x0080\n#define mmSMC_IND_INDEX_1 0x0082\n#define mmSMC_IND_INDEX_2 0x0084\n#define mmSMC_IND_INDEX_3 0x0086\n#define mmSMC_MESSAGE_0 0x008B\n#define mmSMC_MESSAGE_1 0x008D\n#define mmSMC_MESSAGE_2 0x008F\n#define mmSMC_RESP_0 0x008C\n#define mmSMC_RESP_1 0x008E\n#define mmSMC_RESP_2 0x0090\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}