// Seed: 3239800796
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd83
) (
    input uwire _id_0
);
  logic id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  logic [id_0  (  id_0  ,  id_0  ) : 1 'b0 -  1] id_3;
endmodule
module module_2 #(
    parameter id_1 = 32'd28
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  logic [7:0][id_1 : id_1] id_3;
  localparam id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  uwire id_5 = id_4;
  assign id_3[-1'b0-:(id_1)] = 1;
  assign id_5 = -1;
  not primCall (id_2, id_4);
  tri0 id_6 = 1'h0, id_7;
endmodule
