// Seed: 2435002681
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    input wor id_4
);
  tri id_6;
  assign id_6 = id_4;
  wire id_7;
  wire id_8;
  assign id_8 = id_6;
  `define pp_9 0
  wire id_10;
  supply0 id_11, id_12, id_13;
  id_14(
      1, id_4, id_3, id_11, `pp_9 * 1 && 1, id_2
  );
  initial begin
    id_6 = {id_13};
  end
  wor id_15, id_16;
  supply0 id_17 = 1;
  assign id_13 = id_15;
  supply1 id_18;
  wire id_19;
  initial `pp_9 <= #1 1;
  wire id_20, id_21;
  assign id_17 = id_4;
  assign id_21 = ~id_13;
  assign id_12 = id_3;
  wire id_22, id_23;
  assign id_14 = !"";
  wire id_24, id_25;
  wire id_26, id_27;
  wire id_28, id_29, id_30;
  always id_18++;
endmodule
module module_1 (
    output tri0 id_0
    , id_17,
    input tri1 id_1,
    output tri id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    output wand id_8,
    output wor id_9,
    input wor id_10,
    output tri1 id_11,
    output wire id_12,
    output uwire id_13,
    output wand id_14,
    output supply0 id_15
);
  assign id_4  = 1'h0;
  assign id_13 = 1;
  tri id_18 = 1;
  module_0(
      id_7, id_10, id_6, id_6, id_1
  ); id_19(
      .id_0(1), .id_1(1'b0)
  );
  wire id_20;
  assign id_3 = id_6;
endmodule
