$date
	Tue Apr 23 00:58:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module data_memory_tb $end
$var wire 32 ! DataRd [31:0] $end
$var reg 32 " Address [31:0] $end
$var reg 3 # DMCtrl [2:0] $end
$var reg 1 $ DMWr $end
$var reg 32 % DataWr [31:0] $end
$scope module dut $end
$var wire 32 & Address [31:0] $end
$var wire 3 ' DMCtrl [2:0] $end
$var wire 1 $ DMWr $end
$var wire 32 ( DataWr [31:0] $end
$var reg 32 ) DataRd [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 )
b1000 (
b0 '
b0 &
b1000 %
1$
b0 #
b0 "
b1000 !
$end
#10
0$
b100 #
b100 '
b1111111111111111 %
b1111111111111111 (
#20
b11111111111111111111111111111110 !
b11111111111111111111111111111110 )
1$
b1 #
b1 '
b1111111111111110 %
b1111111111111110 (
b1 "
b1 &
#30
b10000000000000000000000000000001 !
b10000000000000000000000000000001 )
b10 #
b10 '
b10000000000000000000000000000001 %
b10000000000000000000000000000001 (
b11 "
b11 &
#40
bx !
bx )
0$
b0 #
b0 '
b1000 %
b1000 (
b1010 "
b1010 &
#50
b1000 !
b1000 )
b11000 %
b11000 (
b0 "
b0 &
#60
b11111111111111111111111111111110 !
b11111111111111111111111111111110 )
b1 #
b1 '
b1111111111110000111111111110 %
b1111111111110000111111111110 (
b1 "
b1 &
#70
b10000000000000000000000000000001 !
b10000000000000000000000000000001 )
b10 #
b10 '
b10000000000100001111000000000001 %
b10000000000100001111000000000001 (
b11 "
b11 &
#80
b1111111111111110 !
b1111111111111110 )
b101 #
b101 '
b1111111111111111 %
b1111111111111111 (
b1 "
b1 &
#90
