I 000051 55 2367          1715629006550 Behavioral
(_unit VHDL (alu 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1715629006550 2024.05.13 22:36:46)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629006515)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal operation ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal res ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_static
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2367          1715629049749 Behavioral
(_unit VHDL (alu 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1715629049748 2024.05.13 22:37:29)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629006515)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal operation ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal res ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(3)(4))(_sensitivity(0)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_static
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1797          1715629057535 Behavioral
(_unit VHDL (alu_control 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1715629057532 2024.05.13 22:37:37)
  (_source (\./src/ALU_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629057533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (8 8 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 )
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1797          1715629088074 Behavioral
(_unit VHDL (alu_control 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1715629088072 2024.05.13 22:38:08)
  (_source (\./src/ALU_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629057533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (8 8 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 )
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2157          1715629093506 Behavioral
(_unit VHDL (controlunit 0 4 (behavioral 0 19 ))
  (_version v33)
  (_time 1715629093503 2024.05.13 22:38:13)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629093504)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal AlUOp ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(1)(7)(4)(8)(6)(3)(2)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (2 2 2 2 2 2 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (8 8 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2367          1715629098512 Behavioral
(_unit VHDL (alu 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1715629098511 2024.05.13 22:38:18)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629006515)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal operation ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal res ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(4)(3))(_sensitivity(2)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_static
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1797          1715629098558 Behavioral
(_unit VHDL (alu_control 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1715629098555 2024.05.13 22:38:18)
  (_source (\./src/ALU_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629057533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (8 8 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 )
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2157          1715629098605 Behavioral
(_unit VHDL (controlunit 0 4 (behavioral 0 19 ))
  (_version v33)
  (_time 1715629098602 2024.05.13 22:38:18)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629093504)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal AlUOp ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(9)(7)(8)(5)(6)(2)(1)(4)(3))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (2 2 2 2 2 2 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (8 8 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000032 55 4546 0 comp_package
(_unit VHDL (comp_package 0 4 )
  (_version v33)
  (_time 1715629098648 2024.05.13 22:38:18)
  (_source (\./src/Comp_package.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~15 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~152 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~154 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~156 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~158 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~15 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1510 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1512 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1514 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1516 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1518 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~15 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1520 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1522 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1524 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1526 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1528 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~15 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1530 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1532 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1534 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~15 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~15 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1536 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1538 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1540 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1544 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1546 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1550 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1552 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 9496          1715629098680 Behavioral
(_unit VHDL (datamemory 0 6 (behavioral 0 17 ))
  (_version v33)
  (_time 1715629098679 2024.05.13 22:38:18)
  (_source (\./src/Data_memory.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098664)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Address ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Write_Data ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Read_Data ~std_logic_vector{31~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal Memory 0 18 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal DMem Memory 0 19 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(5)(6))(_sensitivity(0))(_read(3)(4)(2)(1)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 4240          1715629098726 Behavioral
(_unit VHDL (instructionmemory 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1715629098725 2024.05.13 22:38:18)
  (_source (\./src/instruction_memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098716)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal address ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal InstructionMemoryArray 0 13 (_array ~std_logic_vector{31~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~InstructionMemoryArray~13 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 9))))))
    (_constant (_internal Instructions ~InstructionMemoryArray~13 0 14 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000045 55 17426         1715629098774 arch
(_unit VHDL (mips 0 4 (arch 0 10 ))
  (_version v33)
  (_time 1715629098773 2024.05.13 22:38:18)
  (_source (\./src/Mips.vhd\))
  (_use (std(standard))(.(comp_package))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098760)
    (_use )
  )
  (_component
    (.comp_package.InstructionMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 0 20 (_entity (_in ))))
        (_port (_internal instruction ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 0 21 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal PC_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 0 52 (_entity (_in ))))
        (_port (_internal PC_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 0 53 (_entity (_out ))))
      )
    )
    (.comp_package.ControlUnit
      (_object
        (_port (_internal opcode ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 0 84 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 0 93 (_entity (_out ))))
      )
    )
    (.comp_package.MUX
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 0 100 (_entity (_out ))))
      )
    )
    (.comp_package.RegisterFile
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal writeReg ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 0 29 (_entity (_in ))))
        (_port (_internal writeData ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 0 31 (_entity (_in ))))
        (_port (_internal readReg1 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 0 33 (_entity (_in ))))
        (_port (_internal readReg2 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 0 34 (_entity (_in ))))
        (_port (_internal readData1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 0 36 (_entity (_out ))))
        (_port (_internal readData2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 0 37 (_entity (_out ))))
      )
    )
    (.comp_package.SignExtender
      (_object
        (_port (_internal SE_in ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 0 43 (_entity (_in ))))
        (_port (_internal SE_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 0 44 (_entity (_out ))))
      )
    )
    (.comp_package.mux32bit
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 0 107 (_entity (_out ))))
      )
    )
    (.comp_package.ALU_Control
      (_object
        (_port (_internal funct ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 0 77 (_entity (_in ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 0 78 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 0 79 (_entity (_out ))))
      )
    )
    (.comp_package.ALU
      (_object
        (_port (_internal operation ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 0 66 (_entity (_in ))))
        (_port (_internal operand1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 0 67 (_entity (_in ))))
        (_port (_internal operand2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 0 68 (_entity (_in ))))
        (_port (_internal result ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 0 69 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (.comp_package.DataMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 0 9 (_entity (_in ))))
        (_port (_internal Write_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 0 10 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Read_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 0 13 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounterAdder
      (_object
        (_port (_internal PCA_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 0 59 (_entity (_in ))))
        (_port (_internal PCA_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation insmemory 0 40 (_component .comp_package.InstructionMemory )
    (_port
      ((CLK)(clk))
      ((Address)(pcOut))
      ((instruction)(instruct_memory))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation pc 0 41 (_component .comp_package.ProgramCounter )
    (_port
      ((CLK)(clk))
      ((Reset)((i 2)))
      ((PC_in)((_others(i 2))))
      ((PC_out)(pcOut))
    )
  )
  (_instantiation CU 0 43 (_component .comp_package.ControlUnit )
    (_port
      ((opcode)(instruct_memory(d_31_26)))
      ((RegDst)(outControlUnit(0)))
      ((ALUSrc)(outControlUnit(1)))
      ((MemtoReg)(outControlUnit(2)))
      ((regWrite)(outControlUnit(3)))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Branch)(outControlUnit(6)))
      ((Jump)(outControlUnit(7)))
      ((ALUOp)(outControlUnit(d_9_8)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation mux1 0 54 (_component .comp_package.MUX )
    (_port
      ((a)(instruct_memory(d_20_16)))
      ((b)(instruct_memory(d_15_11)))
      ((s)(outControlUnit(0)))
      ((c)(outmux1))
    )
  )
  (_instantiation reg_file 0 58 (_component .comp_package.RegisterFile )
    (_port
      ((CLK)(clk))
      ((regWrite)(outControlUnit(3)))
      ((writeReg)(outmux1))
      ((writeData)(outmux32bit2))
      ((readReg1)(instruct_memory(d_25_21)))
      ((readReg2)(instruct_memory(d_20_16)))
      ((readData1)(readdata1))
      ((readData2)(readdata2))
    )
  )
  (_instantiation sign 0 62 (_component .comp_package.SignExtender )
    (_port
      ((SE_in)(instruct_memory(d_15_0)))
      ((SE_out)(ot_si_ex))
    )
  )
  (_instantiation mux32bit 0 65 (_component .comp_package.mux32bit )
    (_port
      ((a)(readdata2))
      ((b)(ot_si_ex))
      ((s)(outControlUnit(1)))
      ((c)(outmux32bit1))
    )
  )
  (_instantiation alu_control 0 68 (_component .comp_package.ALU_Control )
    (_port
      ((funct)(instruct_memory(d_5_0)))
      ((ALUOp)(outControlUnit(d_9_8)))
      ((ALUControl)(out_alu_control))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation alu 0 70 (_component .comp_package.ALU )
    (_port
      ((operation)(out_alu_control))
      ((operand1)(readdata1))
      ((operand2)(outmux32bit1))
      ((result)(alu_result))
      ((zero)(zero))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation datamemorylabel 0 72 (_component .comp_package.DataMemory )
    (_port
      ((CLK)(clk))
      ((Address)(alu_result))
      ((Write_Data)(readdata2))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Read_Data)(datamemory_out))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation mux32bit2 0 74 (_component .comp_package.mux32bit )
    (_port
      ((a)(datamemory_out))
      ((b)(alu_result))
      ((s)(outControlUnit(2)))
      ((c)(outmux32bit2))
    )
  )
  (_instantiation pcAdder 0 76 (_component .comp_package.ProgramCounterAdder )
    (_port
      ((PCA_in)(pcOut))
      ((PCA_out)(pcAdderOut))
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal instruct_memory ~std_logic_vector{31~downto~0}~13 0 11 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal outControlUnit ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal outmux1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal readdata1 ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal readdata2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal ot_si_ex ~std_logic_vector{31~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal outmux32bit1 ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal outmux32bit2 ~std_logic_vector{31~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal out_alu_control ~std_logic_vector{2~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal zero ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal alu_result ~std_logic_vector{31~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal datamemory_out ~std_logic_vector{31~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal pcOut ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal pcAdderOut ~std_logic_vector{31~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~131 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~132 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 (. comp_package ~std_logic_vector{31~downto~0}~156)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 (. comp_package ~std_logic_vector{31~downto~0}~158)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 (. comp_package ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 (. comp_package ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 (. comp_package ~std_logic_vector{5~downto~0}~1538)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 (. comp_package ~std_logic_vector{1~downto~0}~1540)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 (. comp_package ~std_logic_vector{4~downto~0}~1544)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 (. comp_package ~std_logic_vector{4~downto~0}~1546)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 (. comp_package ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 (. comp_package ~std_logic_vector{31~downto~0}~1510)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 (. comp_package ~std_logic_vector{4~downto~0}~1512)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 (. comp_package ~std_logic_vector{4~downto~0}~1514)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 (. comp_package ~std_logic_vector{31~downto~0}~1516)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 (. comp_package ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 (. comp_package ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 (. comp_package ~std_logic_vector{31~downto~0}~1520)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 (. comp_package ~std_logic_vector{31~downto~0}~1550)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 (. comp_package ~std_logic_vector{31~downto~0}~1552)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 (. comp_package ~std_logic_vector{5~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 (. comp_package ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 (. comp_package ~std_logic_vector{2~downto~0}~1536)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 (. comp_package ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 (. comp_package ~std_logic_vector{31~downto~0}~1530)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 (. comp_package ~std_logic_vector{31~downto~0}~1532)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 (. comp_package ~std_logic_vector{31~downto~0}~1534)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 (. comp_package ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 (. comp_package ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 (. comp_package ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 (. comp_package ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 (. comp_package ~std_logic_vector{31~downto~0}~1528)))
  )
)
I 000051 55 1496          1715629098792 Behavioral
(_unit VHDL (signextender 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1715629098789 2024.05.13 22:38:18)
  (_source (\./src/mohamed_hassan.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098790)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal SE_in ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal SE_out ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000045 55 1387          1715629098839 arch
(_unit VHDL (mux 0 4 (arch 0 12 ))
  (_version v33)
  (_time 1715629098836 2024.05.13 22:38:18)
  (_source (\./src/Multiplexer.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098837)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal s ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal c ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch 1 -1
  )
)
I 000049 55 1406          1715629098887 mux32bit
(_unit VHDL (mux32bit 0 6 (mux32bit 0 16 ))
  (_version v33)
  (_time 1715629098884 2024.05.13 22:38:18)
  (_source (\./src/mux32bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098885)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal a ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal s ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal c ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux32bit 1 -1
  )
)
I 000051 55 1324          1715629098935 Behavioral
(_unit VHDL (programcounteradder 0 7 (behavioral 0 14 ))
  (_version v33)
  (_time 1715629098932 2024.05.13 22:38:18)
  (_source (\./src/Pc_Adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PCA_in ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PCA_out ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1628          1715629098996 Behavioral
(_unit VHDL (programcounter 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1715629098993 2024.05.13 22:38:18)
  (_source (\./src/program_counter.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098994)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PC_in ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PC_out ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2896          1715629099045 Behavioral
(_unit VHDL (registerfile 0 6 (behavioral 0 23 ))
  (_version v33)
  (_time 1715629099042 2024.05.13 22:38:19)
  (_source (\./src/Register_File.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629099043)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal writeReg ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal readReg1 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal readReg2 ~std_logic_vector{4~downto~0}~124 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal readData1 ~std_logic_vector{31~downto~0}~126 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal readData2 ~std_logic_vector{31~downto~0}~128 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal RegisterArrayType 0 24 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal registers RegisterArrayType 0 25 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(7)(6)(8))(_sensitivity(0))(_read(1)(2)(3)(5)(4)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1289          1715629099103 Behavioral
(_unit VHDL (shift2left 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1715629099102 2024.05.13 22:38:19)
  (_source (\./src/shift2left.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629099094)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal S_IN ~std_logic_vector{25~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal S_out ~std_logic_vector{27~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000049 55 1398          1715630298949 foradder
(_unit VHDL (adder 0 7 (foradder 0 14 ))
  (_version v33)
  (_time 1715630298949 2024.05.13 22:58:18)
  (_source (\./src/adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715630298936)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal add_in1 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal add_in2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal add_out ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . foradder 1 -1
  )
)
I 000051 55 1289          1715630391837 Behavioral
(_unit VHDL (shift2left 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1715630391836 2024.05.13 22:59:51)
  (_source (\./src/shift2left.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629099094)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal S_IN ~std_logic_vector{25~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_port (_internal S_out ~std_logic_vector{27~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000032 55 5078 0 comp_package
(_unit VHDL (comp_package 0 4 )
  (_version v33)
  (_time 1715630415703 2024.05.13 23:00:15)
  (_source (\./src/Comp_package.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~15 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~152 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~154 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~156 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~158 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~15 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1510 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1512 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1514 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1516 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1518 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~15 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1520 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1522 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1524 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1526 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1528 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~15 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1530 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1532 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1534 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~15 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~15 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1536 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1538 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1540 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1544 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1546 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1550 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1552 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{25~downto~0}~15 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_type (_internal ~std_logic_vector{27~downto~0}~15 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1556 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1558 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1401          1715630442559 foradder
(_unit VHDL (adder 0 7 (foradder 0 14 ))
  (_version v33)
  (_time 1715630442558 2024.05.13 23:00:42)
  (_source (\./src/adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715630298936)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal add_in1 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal add_in2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal add_out ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . foradder 1 -1
  )
)
I 000045 55 19085         1715630665328 arch
(_unit VHDL (mips 0 4 (arch 0 10 ))
  (_version v33)
  (_time 1715630665327 2024.05.13 23:04:25)
  (_source (\./src/Mips.vhd\))
  (_use (std(standard))(.(comp_package))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715630620032)
    (_use )
  )
  (_component
    (.comp_package.InstructionMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 0 20 (_entity (_in ))))
        (_port (_internal instruction ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 0 21 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal PC_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 0 52 (_entity (_in ))))
        (_port (_internal PC_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 0 53 (_entity (_out ))))
      )
    )
    (.comp_package.ControlUnit
      (_object
        (_port (_internal opcode ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 0 84 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 0 93 (_entity (_out ))))
      )
    )
    (.comp_package.MUX
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 0 100 (_entity (_out ))))
      )
    )
    (.comp_package.RegisterFile
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal writeReg ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 0 29 (_entity (_in ))))
        (_port (_internal writeData ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 0 31 (_entity (_in ))))
        (_port (_internal readReg1 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 0 33 (_entity (_in ))))
        (_port (_internal readReg2 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 0 34 (_entity (_in ))))
        (_port (_internal readData1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 0 36 (_entity (_out ))))
        (_port (_internal readData2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 0 37 (_entity (_out ))))
      )
    )
    (.comp_package.SignExtender
      (_object
        (_port (_internal SE_in ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 0 43 (_entity (_in ))))
        (_port (_internal SE_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 0 44 (_entity (_out ))))
      )
    )
    (.comp_package.mux32bit
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 0 107 (_entity (_out ))))
      )
    )
    (.comp_package.ALU_Control
      (_object
        (_port (_internal funct ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 0 77 (_entity (_in ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 0 78 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 0 79 (_entity (_out ))))
      )
    )
    (.comp_package.ALU
      (_object
        (_port (_internal operation ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 0 66 (_entity (_in ))))
        (_port (_internal operand1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 0 67 (_entity (_in ))))
        (_port (_internal operand2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 0 68 (_entity (_in ))))
        (_port (_internal result ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 0 69 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (.comp_package.DataMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 0 9 (_entity (_in ))))
        (_port (_internal Write_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 0 10 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Read_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 0 13 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounterAdder
      (_object
        (_port (_internal PCA_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 0 59 (_entity (_in ))))
        (_port (_internal PCA_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 0 60 (_entity (_out ))))
      )
    )
    (.comp_package.Shift2Left
      (_object
        (_port (_internal S_IN ~extdesign4.comp_package.~std_logic_vector{25~downto~0}~15 0 114 (_entity (_in ))))
        (_port (_internal S_out ~extdesign4.comp_package.~std_logic_vector{27~downto~0}~15 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation insmemory 0 44 (_component .comp_package.InstructionMemory )
    (_port
      ((CLK)(clk))
      ((Address)(pcOut))
      ((instruction)(instruct_memory))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation pc 0 45 (_component .comp_package.ProgramCounter )
    (_port
      ((CLK)(clk))
      ((Reset)((i 2)))
      ((PC_in)((_others(i 2))))
      ((PC_out)(pcOut))
    )
    (_use (_entity . programcounter)
      (_port
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((PC_in)(PC_in))
        ((PC_out)(PC_out))
      )
    )
  )
  (_instantiation CU 0 47 (_component .comp_package.ControlUnit )
    (_port
      ((opcode)(instruct_memory(d_31_26)))
      ((RegDst)(outControlUnit(0)))
      ((ALUSrc)(outControlUnit(1)))
      ((MemtoReg)(outControlUnit(2)))
      ((regWrite)(outControlUnit(3)))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Branch)(outControlUnit(6)))
      ((Jump)(outControlUnit(7)))
      ((ALUOp)(outControlUnit(d_9_8)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation mux1 0 58 (_component .comp_package.MUX )
    (_port
      ((a)(instruct_memory(d_20_16)))
      ((b)(instruct_memory(d_15_11)))
      ((s)(outControlUnit(0)))
      ((c)(outmux1))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation reg_file 0 62 (_component .comp_package.RegisterFile )
    (_port
      ((CLK)(clk))
      ((regWrite)(outControlUnit(3)))
      ((writeReg)(outmux1))
      ((writeData)(outmux32bit2))
      ((readReg1)(instruct_memory(d_25_21)))
      ((readReg2)(instruct_memory(d_20_16)))
      ((readData1)(readdata1))
      ((readData2)(readdata2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation sign 0 66 (_component .comp_package.SignExtender )
    (_port
      ((SE_in)(instruct_memory(d_15_0)))
      ((SE_out)(ot_si_ex))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation mux32bit 0 69 (_component .comp_package.mux32bit )
    (_port
      ((a)(readdata2))
      ((b)(ot_si_ex))
      ((s)(outControlUnit(1)))
      ((c)(outmux32bit1))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation alu_control 0 72 (_component .comp_package.ALU_Control )
    (_port
      ((funct)(instruct_memory(d_5_0)))
      ((ALUOp)(outControlUnit(d_9_8)))
      ((ALUControl)(out_alu_control))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation alu 0 74 (_component .comp_package.ALU )
    (_port
      ((operation)(out_alu_control))
      ((operand1)(readdata1))
      ((operand2)(outmux32bit1))
      ((result)(alu_result))
      ((zero)(zero))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation datamemorylabel 0 76 (_component .comp_package.DataMemory )
    (_port
      ((CLK)(clk))
      ((Address)(alu_result))
      ((Write_Data)(readdata2))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Read_Data)(datamemory_out))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation mux32bit2 0 78 (_component .comp_package.mux32bit )
    (_port
      ((a)(datamemory_out))
      ((b)(alu_result))
      ((s)(outControlUnit(2)))
      ((c)(outmux32bit2))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation pcAdder 0 80 (_component .comp_package.ProgramCounterAdder )
    (_port
      ((PCA_in)(pcOut))
      ((PCA_out)(pcAdderOut))
    )
    (_use (_entity . programcounteradder)
    )
  )
  (_instantiation shiftL 0 82 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(instruct_memory(d_25_0)))
      ((S_out)(shiftleftout1))
    )
    (_use (_entity . shift2left)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal instruct_memory ~std_logic_vector{31~downto~0}~13 0 11 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal outControlUnit ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal outmux1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal readdata1 ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal readdata2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal ot_si_ex ~std_logic_vector{31~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal outmux32bit1 ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal outmux32bit2 ~std_logic_vector{31~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal out_alu_control ~std_logic_vector{2~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal zero ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal alu_result ~std_logic_vector{31~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal datamemory_out ~std_logic_vector{31~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal pcOut ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal pcAdderOut ~std_logic_vector{31~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal shiftleftout1 ~std_logic_vector{27~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal addout ~std_logic_vector{31~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~131 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~132 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 (. comp_package ~std_logic_vector{31~downto~0}~156)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 (. comp_package ~std_logic_vector{31~downto~0}~158)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 (. comp_package ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 (. comp_package ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 (. comp_package ~std_logic_vector{5~downto~0}~1538)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 (. comp_package ~std_logic_vector{1~downto~0}~1540)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 (. comp_package ~std_logic_vector{4~downto~0}~1544)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 (. comp_package ~std_logic_vector{4~downto~0}~1546)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 (. comp_package ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 (. comp_package ~std_logic_vector{31~downto~0}~1510)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 (. comp_package ~std_logic_vector{4~downto~0}~1512)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 (. comp_package ~std_logic_vector{4~downto~0}~1514)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 (. comp_package ~std_logic_vector{31~downto~0}~1516)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 (. comp_package ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 (. comp_package ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 (. comp_package ~std_logic_vector{31~downto~0}~1520)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 (. comp_package ~std_logic_vector{31~downto~0}~1550)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 (. comp_package ~std_logic_vector{31~downto~0}~1552)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 (. comp_package ~std_logic_vector{5~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 (. comp_package ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 (. comp_package ~std_logic_vector{2~downto~0}~1536)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 (. comp_package ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 (. comp_package ~std_logic_vector{31~downto~0}~1530)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 (. comp_package ~std_logic_vector{31~downto~0}~1532)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 (. comp_package ~std_logic_vector{31~downto~0}~1534)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 (. comp_package ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 (. comp_package ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 (. comp_package ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 (. comp_package ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 (. comp_package ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{25~downto~0}~15 (. comp_package ~std_logic_vector{25~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{27~downto~0}~15 (. comp_package ~std_logic_vector{27~downto~0}~15)))
  )
)
I 000051 55 1289          1715631179268 Behavioral
(_unit VHDL (shift2left 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1715631179267 2024.05.13 23:12:59)
  (_source (\./src/shift2left.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715631179265)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{25~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_port (_internal S_IN ~std_logic_vector{25~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_out ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1716          1715631497180 Behavioral
(_unit VHDL (shift2left 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1715631497179 2024.05.13 23:18:17)
  (_source (\./src/shift2left.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715631488670)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_IN ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_out ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{29~downto~2}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 29)(i 2))))))
    (_type (_internal ~std_logic_vector{31{27~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_type (_internal ~std_logic_vector{31{1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(d_1_0))(1(d_29_2))(1(31)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1716          1715632121267 Behavioral
(_unit VHDL (shift2left 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1715632121266 2024.05.13 23:28:41)
  (_source (\./src/shift2left.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715631488670)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_IN ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_out ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{30~downto~2}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 2))))))
    (_type (_internal ~std_logic_vector{31{28~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_type (_internal ~std_logic_vector{31{1~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(d_1_0))(1(d_30_2))(1(31)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000032 55 5082 0 comp_package
(_unit VHDL (comp_package 0 4 )
  (_version v33)
  (_time 1715632189103 2024.05.13 23:29:49)
  (_source (\./src/Comp_package.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~15 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~152 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~154 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~156 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~158 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~15 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1510 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1512 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1514 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1516 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1518 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~15 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1520 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1522 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1524 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1526 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1528 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~15 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1530 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1532 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1534 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~15 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~15 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1536 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1538 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1540 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1544 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1546 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1550 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1552 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1554 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1556 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1560 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1562 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 19052         1715632193245 arch
(_unit VHDL (mips 0 4 (arch 0 10 ))
  (_version v33)
  (_time 1715632193244 2024.05.13 23:29:53)
  (_source (\./src/Mips.vhd\))
  (_use (std(standard))(.(comp_package))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715632193238)
    (_use )
  )
  (_component
    (.comp_package.InstructionMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 0 20 (_entity (_in ))))
        (_port (_internal instruction ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 0 21 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal PC_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 0 52 (_entity (_in ))))
        (_port (_internal PC_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 0 53 (_entity (_out ))))
      )
    )
    (.comp_package.ControlUnit
      (_object
        (_port (_internal opcode ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 0 84 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 0 93 (_entity (_out ))))
      )
    )
    (.comp_package.MUX
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 0 100 (_entity (_out ))))
      )
    )
    (.comp_package.RegisterFile
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal writeReg ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 0 29 (_entity (_in ))))
        (_port (_internal writeData ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 0 31 (_entity (_in ))))
        (_port (_internal readReg1 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 0 33 (_entity (_in ))))
        (_port (_internal readReg2 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 0 34 (_entity (_in ))))
        (_port (_internal readData1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 0 36 (_entity (_out ))))
        (_port (_internal readData2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 0 37 (_entity (_out ))))
      )
    )
    (.comp_package.SignExtender
      (_object
        (_port (_internal SE_in ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 0 43 (_entity (_in ))))
        (_port (_internal SE_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 0 44 (_entity (_out ))))
      )
    )
    (.comp_package.mux32bit
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 0 107 (_entity (_out ))))
      )
    )
    (.comp_package.ALU_Control
      (_object
        (_port (_internal funct ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 0 77 (_entity (_in ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 0 78 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 0 79 (_entity (_out ))))
      )
    )
    (.comp_package.ALU
      (_object
        (_port (_internal operation ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 0 66 (_entity (_in ))))
        (_port (_internal operand1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 0 67 (_entity (_in ))))
        (_port (_internal operand2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 0 68 (_entity (_in ))))
        (_port (_internal result ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 0 69 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (.comp_package.DataMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 0 9 (_entity (_in ))))
        (_port (_internal Write_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 0 10 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Read_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 0 13 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounterAdder
      (_object
        (_port (_internal PCA_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 0 59 (_entity (_in ))))
        (_port (_internal PCA_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 0 60 (_entity (_out ))))
      )
    )
    (.comp_package.Shift2Left
      (_object
        (_port (_internal S_IN ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 0 114 (_entity (_in ))))
        (_port (_internal S_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 0 115 (_entity (_out ))))
      )
    )
  )
  (_instantiation insmemory 0 46 (_component .comp_package.InstructionMemory )
    (_port
      ((CLK)(clk))
      ((Address)(pcOut))
      ((instruction)(instruct_memory))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation pc 0 47 (_component .comp_package.ProgramCounter )
    (_port
      ((CLK)(clk))
      ((Reset)((i 2)))
      ((PC_in)((_others(i 2))))
      ((PC_out)(pcOut))
    )
    (_use (_entity . programcounter)
      (_port
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((PC_in)(PC_in))
        ((PC_out)(PC_out))
      )
    )
  )
  (_instantiation CU 0 49 (_component .comp_package.ControlUnit )
    (_port
      ((opcode)(instruct_memory(d_31_26)))
      ((RegDst)(outControlUnit(0)))
      ((ALUSrc)(outControlUnit(1)))
      ((MemtoReg)(outControlUnit(2)))
      ((regWrite)(outControlUnit(3)))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Branch)(outControlUnit(6)))
      ((Jump)(outControlUnit(7)))
      ((ALUOp)(outControlUnit(d_9_8)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation mux1 0 60 (_component .comp_package.MUX )
    (_port
      ((a)(instruct_memory(d_20_16)))
      ((b)(instruct_memory(d_15_11)))
      ((s)(outControlUnit(0)))
      ((c)(outmux1))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation reg_file 0 64 (_component .comp_package.RegisterFile )
    (_port
      ((CLK)(clk))
      ((regWrite)(outControlUnit(3)))
      ((writeReg)(outmux1))
      ((writeData)(outmux32bit2))
      ((readReg1)(instruct_memory(d_25_21)))
      ((readReg2)(instruct_memory(d_20_16)))
      ((readData1)(readdata1))
      ((readData2)(readdata2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation sign 0 68 (_component .comp_package.SignExtender )
    (_port
      ((SE_in)(instruct_memory(d_15_0)))
      ((SE_out)(ot_si_ex))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation mux32bit 0 71 (_component .comp_package.mux32bit )
    (_port
      ((a)(readdata2))
      ((b)(ot_si_ex))
      ((s)(outControlUnit(1)))
      ((c)(outmux32bit1))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation alu_control 0 74 (_component .comp_package.ALU_Control )
    (_port
      ((funct)(instruct_memory(d_5_0)))
      ((ALUOp)(outControlUnit(d_9_8)))
      ((ALUControl)(out_alu_control))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation alu 0 76 (_component .comp_package.ALU )
    (_port
      ((operation)(out_alu_control))
      ((operand1)(readdata1))
      ((operand2)(outmux32bit1))
      ((result)(alu_result))
      ((zero)(zero))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation datamemorylabel 0 78 (_component .comp_package.DataMemory )
    (_port
      ((CLK)(clk))
      ((Address)(alu_result))
      ((Write_Data)(readdata2))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Read_Data)(datamemory_out))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation mux32bit2 0 80 (_component .comp_package.mux32bit )
    (_port
      ((a)(datamemory_out))
      ((b)(alu_result))
      ((s)(outControlUnit(2)))
      ((c)(outmux32bit2))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation pcAdder 0 82 (_component .comp_package.ProgramCounterAdder )
    (_port
      ((PCA_in)(pcOut))
      ((PCA_out)(pcAdderOut))
    )
    (_use (_entity . programcounteradder)
    )
  )
  (_instantiation shiftL 0 84 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(ot_si_ex))
      ((S_out)(shiftleftout2))
    )
    (_use (_entity . shift2left)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal instruct_memory ~std_logic_vector{31~downto~0}~13 0 11 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal outControlUnit ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal outmux1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal readdata1 ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal readdata2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal ot_si_ex ~std_logic_vector{31~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal outmux32bit1 ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal outmux32bit2 ~std_logic_vector{31~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal out_alu_control ~std_logic_vector{2~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal zero ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal alu_result ~std_logic_vector{31~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal datamemory_out ~std_logic_vector{31~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal pcOut ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal pcAdderOut ~std_logic_vector{31~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal shiftleftout1 ~std_logic_vector{27~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal shiftleftout2 ~std_logic_vector{31~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal addout ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~131 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~132 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 (. comp_package ~std_logic_vector{31~downto~0}~156)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 (. comp_package ~std_logic_vector{31~downto~0}~158)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 (. comp_package ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 (. comp_package ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 (. comp_package ~std_logic_vector{5~downto~0}~1538)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 (. comp_package ~std_logic_vector{1~downto~0}~1540)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 (. comp_package ~std_logic_vector{4~downto~0}~1544)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 (. comp_package ~std_logic_vector{4~downto~0}~1546)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 (. comp_package ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 (. comp_package ~std_logic_vector{31~downto~0}~1510)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 (. comp_package ~std_logic_vector{4~downto~0}~1512)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 (. comp_package ~std_logic_vector{4~downto~0}~1514)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 (. comp_package ~std_logic_vector{31~downto~0}~1516)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 (. comp_package ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 (. comp_package ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 (. comp_package ~std_logic_vector{31~downto~0}~1520)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 (. comp_package ~std_logic_vector{31~downto~0}~1550)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 (. comp_package ~std_logic_vector{31~downto~0}~1552)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 (. comp_package ~std_logic_vector{5~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 (. comp_package ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 (. comp_package ~std_logic_vector{2~downto~0}~1536)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 (. comp_package ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 (. comp_package ~std_logic_vector{31~downto~0}~1530)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 (. comp_package ~std_logic_vector{31~downto~0}~1532)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 (. comp_package ~std_logic_vector{31~downto~0}~1534)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 (. comp_package ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 (. comp_package ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 (. comp_package ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 (. comp_package ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 (. comp_package ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 (. comp_package ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 (. comp_package ~std_logic_vector{31~downto~0}~1556)))
  )
)
I 000045 55 19941         1715632268833 arch
(_unit VHDL (mips 0 4 (arch 0 10 ))
  (_version v33)
  (_time 1715632268832 2024.05.13 23:31:08)
  (_source (\./src/Mips.vhd\))
  (_use (std(standard))(.(comp_package))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715632193238)
    (_use )
  )
  (_component
    (.comp_package.InstructionMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 0 20 (_entity (_in ))))
        (_port (_internal instruction ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 0 21 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal PC_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 0 52 (_entity (_in ))))
        (_port (_internal PC_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 0 53 (_entity (_out ))))
      )
    )
    (.comp_package.ControlUnit
      (_object
        (_port (_internal opcode ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 0 84 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 0 93 (_entity (_out ))))
      )
    )
    (.comp_package.MUX
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 0 100 (_entity (_out ))))
      )
    )
    (.comp_package.RegisterFile
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal writeReg ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 0 29 (_entity (_in ))))
        (_port (_internal writeData ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 0 31 (_entity (_in ))))
        (_port (_internal readReg1 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 0 33 (_entity (_in ))))
        (_port (_internal readReg2 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 0 34 (_entity (_in ))))
        (_port (_internal readData1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 0 36 (_entity (_out ))))
        (_port (_internal readData2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 0 37 (_entity (_out ))))
      )
    )
    (.comp_package.SignExtender
      (_object
        (_port (_internal SE_in ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 0 43 (_entity (_in ))))
        (_port (_internal SE_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 0 44 (_entity (_out ))))
      )
    )
    (.comp_package.mux32bit
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 0 107 (_entity (_out ))))
      )
    )
    (.comp_package.ALU_Control
      (_object
        (_port (_internal funct ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 0 77 (_entity (_in ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 0 78 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 0 79 (_entity (_out ))))
      )
    )
    (.comp_package.ALU
      (_object
        (_port (_internal operation ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 0 66 (_entity (_in ))))
        (_port (_internal operand1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 0 67 (_entity (_in ))))
        (_port (_internal operand2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 0 68 (_entity (_in ))))
        (_port (_internal result ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 0 69 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (.comp_package.DataMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 0 9 (_entity (_in ))))
        (_port (_internal Write_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 0 10 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Read_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 0 13 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounterAdder
      (_object
        (_port (_internal PCA_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 0 59 (_entity (_in ))))
        (_port (_internal PCA_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 0 60 (_entity (_out ))))
      )
    )
    (.comp_package.Shift2Left
      (_object
        (_port (_internal S_IN ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 0 114 (_entity (_in ))))
        (_port (_internal S_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 0 115 (_entity (_out ))))
      )
    )
    (.comp_package.adder
      (_object
        (_port (_internal add_in1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_in2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 0 123 (_entity (_out ))))
      )
    )
  )
  (_instantiation insmemory 0 46 (_component .comp_package.InstructionMemory )
    (_port
      ((CLK)(clk))
      ((Address)(pcOut))
      ((instruction)(instruct_memory))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation pc 0 47 (_component .comp_package.ProgramCounter )
    (_port
      ((CLK)(clk))
      ((Reset)((i 2)))
      ((PC_in)((_others(i 2))))
      ((PC_out)(pcOut))
    )
    (_use (_entity . programcounter)
      (_port
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((PC_in)(PC_in))
        ((PC_out)(PC_out))
      )
    )
  )
  (_instantiation CU 0 49 (_component .comp_package.ControlUnit )
    (_port
      ((opcode)(instruct_memory(d_31_26)))
      ((RegDst)(outControlUnit(0)))
      ((ALUSrc)(outControlUnit(1)))
      ((MemtoReg)(outControlUnit(2)))
      ((regWrite)(outControlUnit(3)))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Branch)(outControlUnit(6)))
      ((Jump)(outControlUnit(7)))
      ((ALUOp)(outControlUnit(d_9_8)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation mux1 0 60 (_component .comp_package.MUX )
    (_port
      ((a)(instruct_memory(d_20_16)))
      ((b)(instruct_memory(d_15_11)))
      ((s)(outControlUnit(0)))
      ((c)(outmux1))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation reg_file 0 64 (_component .comp_package.RegisterFile )
    (_port
      ((CLK)(clk))
      ((regWrite)(outControlUnit(3)))
      ((writeReg)(outmux1))
      ((writeData)(outmux32bit2))
      ((readReg1)(instruct_memory(d_25_21)))
      ((readReg2)(instruct_memory(d_20_16)))
      ((readData1)(readdata1))
      ((readData2)(readdata2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation sign 0 68 (_component .comp_package.SignExtender )
    (_port
      ((SE_in)(instruct_memory(d_15_0)))
      ((SE_out)(ot_si_ex))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation mux32bit 0 71 (_component .comp_package.mux32bit )
    (_port
      ((a)(readdata2))
      ((b)(ot_si_ex))
      ((s)(outControlUnit(1)))
      ((c)(outmux32bit1))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation alu_control 0 74 (_component .comp_package.ALU_Control )
    (_port
      ((funct)(instruct_memory(d_5_0)))
      ((ALUOp)(outControlUnit(d_9_8)))
      ((ALUControl)(out_alu_control))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation alu 0 76 (_component .comp_package.ALU )
    (_port
      ((operation)(out_alu_control))
      ((operand1)(readdata1))
      ((operand2)(outmux32bit1))
      ((result)(alu_result))
      ((zero)(zero))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation datamemorylabel 0 78 (_component .comp_package.DataMemory )
    (_port
      ((CLK)(clk))
      ((Address)(alu_result))
      ((Write_Data)(readdata2))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Read_Data)(datamemory_out))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation mux32bit2 0 80 (_component .comp_package.mux32bit )
    (_port
      ((a)(datamemory_out))
      ((b)(alu_result))
      ((s)(outControlUnit(2)))
      ((c)(outmux32bit2))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation pcAdder 0 82 (_component .comp_package.ProgramCounterAdder )
    (_port
      ((PCA_in)(pcOut))
      ((PCA_out)(pcAdderOut))
    )
    (_use (_entity . programcounteradder)
    )
  )
  (_instantiation shiftL 0 84 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(ot_si_ex))
      ((S_out)(shiftleftout2))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation adder 0 86 (_component .comp_package.adder )
    (_port
      ((add_in1)(pcAdderOut))
      ((add_in2)(shiftleftout2))
    )
    (_use (_entity . adder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal instruct_memory ~std_logic_vector{31~downto~0}~13 0 11 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal outControlUnit ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal outmux1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal readdata1 ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal readdata2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal ot_si_ex ~std_logic_vector{31~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal outmux32bit1 ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal outmux32bit2 ~std_logic_vector{31~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal out_alu_control ~std_logic_vector{2~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal zero ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal alu_result ~std_logic_vector{31~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal datamemory_out ~std_logic_vector{31~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal pcOut ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal pcAdderOut ~std_logic_vector{31~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal shiftleftout1 ~std_logic_vector{27~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal shiftleftout2 ~std_logic_vector{31~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal addout ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~131 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~132 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 (. comp_package ~std_logic_vector{31~downto~0}~156)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 (. comp_package ~std_logic_vector{31~downto~0}~158)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 (. comp_package ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 (. comp_package ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 (. comp_package ~std_logic_vector{5~downto~0}~1538)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 (. comp_package ~std_logic_vector{1~downto~0}~1540)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 (. comp_package ~std_logic_vector{4~downto~0}~1544)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 (. comp_package ~std_logic_vector{4~downto~0}~1546)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 (. comp_package ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 (. comp_package ~std_logic_vector{31~downto~0}~1510)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 (. comp_package ~std_logic_vector{4~downto~0}~1512)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 (. comp_package ~std_logic_vector{4~downto~0}~1514)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 (. comp_package ~std_logic_vector{31~downto~0}~1516)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 (. comp_package ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 (. comp_package ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 (. comp_package ~std_logic_vector{31~downto~0}~1520)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 (. comp_package ~std_logic_vector{31~downto~0}~1550)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 (. comp_package ~std_logic_vector{31~downto~0}~1552)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 (. comp_package ~std_logic_vector{5~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 (. comp_package ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 (. comp_package ~std_logic_vector{2~downto~0}~1536)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 (. comp_package ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 (. comp_package ~std_logic_vector{31~downto~0}~1530)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 (. comp_package ~std_logic_vector{31~downto~0}~1532)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 (. comp_package ~std_logic_vector{31~downto~0}~1534)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 (. comp_package ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 (. comp_package ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 (. comp_package ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 (. comp_package ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 (. comp_package ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 (. comp_package ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 (. comp_package ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 (. comp_package ~std_logic_vector{31~downto~0}~1560)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 (. comp_package ~std_logic_vector{31~downto~0}~1562)))
  )
)
I 000051 55 1716          1715632272750 Behavioral
(_unit VHDL (shift2left 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1715632272750 2024.05.13 23:31:12)
  (_source (\./src/shift2left.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715631488670)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_IN ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_out ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{30~downto~2}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 2))))))
    (_type (_internal ~std_logic_vector{31{28~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_type (_internal ~std_logic_vector{31{1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(d_1_0))(1(d_30_2))(1(31)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000045 55 19968         1715632305084 arch
(_unit VHDL (mips 0 4 (arch 0 10 ))
  (_version v33)
  (_time 1715632305083 2024.05.13 23:31:45)
  (_source (\./src/Mips.vhd\))
  (_use (std(standard))(.(comp_package))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715632193238)
    (_use )
  )
  (_component
    (.comp_package.InstructionMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 0 20 (_entity (_in ))))
        (_port (_internal instruction ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 0 21 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal PC_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 0 52 (_entity (_in ))))
        (_port (_internal PC_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 0 53 (_entity (_out ))))
      )
    )
    (.comp_package.ControlUnit
      (_object
        (_port (_internal opcode ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 0 84 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 0 93 (_entity (_out ))))
      )
    )
    (.comp_package.MUX
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 0 100 (_entity (_out ))))
      )
    )
    (.comp_package.RegisterFile
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal writeReg ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 0 29 (_entity (_in ))))
        (_port (_internal writeData ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 0 31 (_entity (_in ))))
        (_port (_internal readReg1 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 0 33 (_entity (_in ))))
        (_port (_internal readReg2 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 0 34 (_entity (_in ))))
        (_port (_internal readData1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 0 36 (_entity (_out ))))
        (_port (_internal readData2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 0 37 (_entity (_out ))))
      )
    )
    (.comp_package.SignExtender
      (_object
        (_port (_internal SE_in ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 0 43 (_entity (_in ))))
        (_port (_internal SE_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 0 44 (_entity (_out ))))
      )
    )
    (.comp_package.mux32bit
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 0 107 (_entity (_out ))))
      )
    )
    (.comp_package.ALU_Control
      (_object
        (_port (_internal funct ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 0 77 (_entity (_in ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 0 78 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 0 79 (_entity (_out ))))
      )
    )
    (.comp_package.ALU
      (_object
        (_port (_internal operation ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 0 66 (_entity (_in ))))
        (_port (_internal operand1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 0 67 (_entity (_in ))))
        (_port (_internal operand2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 0 68 (_entity (_in ))))
        (_port (_internal result ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 0 69 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (.comp_package.DataMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 0 9 (_entity (_in ))))
        (_port (_internal Write_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 0 10 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Read_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 0 13 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounterAdder
      (_object
        (_port (_internal PCA_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 0 59 (_entity (_in ))))
        (_port (_internal PCA_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 0 60 (_entity (_out ))))
      )
    )
    (.comp_package.Shift2Left
      (_object
        (_port (_internal S_IN ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 0 114 (_entity (_in ))))
        (_port (_internal S_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 0 115 (_entity (_out ))))
      )
    )
    (.comp_package.adder
      (_object
        (_port (_internal add_in1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_in2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 0 123 (_entity (_out ))))
      )
    )
  )
  (_instantiation insmemory 0 46 (_component .comp_package.InstructionMemory )
    (_port
      ((CLK)(clk))
      ((Address)(pcOut))
      ((instruction)(instruct_memory))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation pc 0 47 (_component .comp_package.ProgramCounter )
    (_port
      ((CLK)(clk))
      ((Reset)((i 2)))
      ((PC_in)((_others(i 2))))
      ((PC_out)(pcOut))
    )
    (_use (_entity . programcounter)
      (_port
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((PC_in)(PC_in))
        ((PC_out)(PC_out))
      )
    )
  )
  (_instantiation CU 0 49 (_component .comp_package.ControlUnit )
    (_port
      ((opcode)(instruct_memory(d_31_26)))
      ((RegDst)(outControlUnit(0)))
      ((ALUSrc)(outControlUnit(1)))
      ((MemtoReg)(outControlUnit(2)))
      ((regWrite)(outControlUnit(3)))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Branch)(outControlUnit(6)))
      ((Jump)(outControlUnit(7)))
      ((ALUOp)(outControlUnit(d_9_8)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation mux1 0 60 (_component .comp_package.MUX )
    (_port
      ((a)(instruct_memory(d_20_16)))
      ((b)(instruct_memory(d_15_11)))
      ((s)(outControlUnit(0)))
      ((c)(outmux1))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation reg_file 0 64 (_component .comp_package.RegisterFile )
    (_port
      ((CLK)(clk))
      ((regWrite)(outControlUnit(3)))
      ((writeReg)(outmux1))
      ((writeData)(outmux32bit2))
      ((readReg1)(instruct_memory(d_25_21)))
      ((readReg2)(instruct_memory(d_20_16)))
      ((readData1)(readdata1))
      ((readData2)(readdata2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation sign 0 68 (_component .comp_package.SignExtender )
    (_port
      ((SE_in)(instruct_memory(d_15_0)))
      ((SE_out)(ot_si_ex))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation mux32bit 0 71 (_component .comp_package.mux32bit )
    (_port
      ((a)(readdata2))
      ((b)(ot_si_ex))
      ((s)(outControlUnit(1)))
      ((c)(outmux32bit1))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation alu_control 0 74 (_component .comp_package.ALU_Control )
    (_port
      ((funct)(instruct_memory(d_5_0)))
      ((ALUOp)(outControlUnit(d_9_8)))
      ((ALUControl)(out_alu_control))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation alu 0 76 (_component .comp_package.ALU )
    (_port
      ((operation)(out_alu_control))
      ((operand1)(readdata1))
      ((operand2)(outmux32bit1))
      ((result)(alu_result))
      ((zero)(zero))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation datamemorylabel 0 78 (_component .comp_package.DataMemory )
    (_port
      ((CLK)(clk))
      ((Address)(alu_result))
      ((Write_Data)(readdata2))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Read_Data)(datamemory_out))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation mux32bit2 0 80 (_component .comp_package.mux32bit )
    (_port
      ((a)(datamemory_out))
      ((b)(alu_result))
      ((s)(outControlUnit(2)))
      ((c)(outmux32bit2))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation pcAdder 0 82 (_component .comp_package.ProgramCounterAdder )
    (_port
      ((PCA_in)(pcOut))
      ((PCA_out)(pcAdderOut))
    )
    (_use (_entity . programcounteradder)
    )
  )
  (_instantiation shiftL 0 84 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(ot_si_ex))
      ((S_out)(shiftleftout2))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation adder 0 86 (_component .comp_package.adder )
    (_port
      ((add_in1)(pcAdderOut))
      ((add_in2)(shiftleftout2))
      ((add_out)(addout))
    )
    (_use (_entity . adder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal instruct_memory ~std_logic_vector{31~downto~0}~13 0 11 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal outControlUnit ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal outmux1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal readdata1 ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal readdata2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal ot_si_ex ~std_logic_vector{31~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal outmux32bit1 ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal outmux32bit2 ~std_logic_vector{31~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal out_alu_control ~std_logic_vector{2~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal zero ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal alu_result ~std_logic_vector{31~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal datamemory_out ~std_logic_vector{31~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal pcOut ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal pcAdderOut ~std_logic_vector{31~downto~0}~13 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{27~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 27)(i 0))))))
    (_signal (_internal shiftleftout1 ~std_logic_vector{27~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal shiftleftout2 ~std_logic_vector{31~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal addout ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~131 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~132 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 (. comp_package ~std_logic_vector{31~downto~0}~156)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 (. comp_package ~std_logic_vector{31~downto~0}~158)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 (. comp_package ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 (. comp_package ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 (. comp_package ~std_logic_vector{5~downto~0}~1538)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 (. comp_package ~std_logic_vector{1~downto~0}~1540)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 (. comp_package ~std_logic_vector{4~downto~0}~1544)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 (. comp_package ~std_logic_vector{4~downto~0}~1546)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 (. comp_package ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 (. comp_package ~std_logic_vector{31~downto~0}~1510)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 (. comp_package ~std_logic_vector{4~downto~0}~1512)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 (. comp_package ~std_logic_vector{4~downto~0}~1514)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 (. comp_package ~std_logic_vector{31~downto~0}~1516)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 (. comp_package ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 (. comp_package ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 (. comp_package ~std_logic_vector{31~downto~0}~1520)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 (. comp_package ~std_logic_vector{31~downto~0}~1550)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 (. comp_package ~std_logic_vector{31~downto~0}~1552)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 (. comp_package ~std_logic_vector{5~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 (. comp_package ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 (. comp_package ~std_logic_vector{2~downto~0}~1536)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 (. comp_package ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 (. comp_package ~std_logic_vector{31~downto~0}~1530)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 (. comp_package ~std_logic_vector{31~downto~0}~1532)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 (. comp_package ~std_logic_vector{31~downto~0}~1534)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 (. comp_package ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 (. comp_package ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 (. comp_package ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 (. comp_package ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 (. comp_package ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 (. comp_package ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 (. comp_package ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 (. comp_package ~std_logic_vector{31~downto~0}~1560)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 (. comp_package ~std_logic_vector{31~downto~0}~1562)))
  )
)
I 000045 55 20355         1715632856075 arch
(_unit VHDL (mips 0 4 (arch 0 10 ))
  (_version v33)
  (_time 1715632856074 2024.05.13 23:40:56)
  (_source (\./src/Mips.vhd\))
  (_use (std(standard))(.(comp_package))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715632193238)
    (_use )
  )
  (_component
    (.comp_package.InstructionMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 0 20 (_entity (_in ))))
        (_port (_internal instruction ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 0 21 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal PC_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 0 52 (_entity (_in ))))
        (_port (_internal PC_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 0 53 (_entity (_out ))))
      )
    )
    (.comp_package.ControlUnit
      (_object
        (_port (_internal opcode ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 0 84 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 0 93 (_entity (_out ))))
      )
    )
    (.comp_package.MUX
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 0 100 (_entity (_out ))))
      )
    )
    (.comp_package.RegisterFile
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal writeReg ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 0 29 (_entity (_in ))))
        (_port (_internal writeData ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 0 31 (_entity (_in ))))
        (_port (_internal readReg1 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 0 33 (_entity (_in ))))
        (_port (_internal readReg2 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 0 34 (_entity (_in ))))
        (_port (_internal readData1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 0 36 (_entity (_out ))))
        (_port (_internal readData2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 0 37 (_entity (_out ))))
      )
    )
    (.comp_package.SignExtender
      (_object
        (_port (_internal SE_in ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 0 43 (_entity (_in ))))
        (_port (_internal SE_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 0 44 (_entity (_out ))))
      )
    )
    (.comp_package.mux32bit
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 0 107 (_entity (_out ))))
      )
    )
    (.comp_package.ALU_Control
      (_object
        (_port (_internal funct ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 0 77 (_entity (_in ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 0 78 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 0 79 (_entity (_out ))))
      )
    )
    (.comp_package.ALU
      (_object
        (_port (_internal operation ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 0 66 (_entity (_in ))))
        (_port (_internal operand1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 0 67 (_entity (_in ))))
        (_port (_internal operand2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 0 68 (_entity (_in ))))
        (_port (_internal result ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 0 69 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (.comp_package.DataMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 0 9 (_entity (_in ))))
        (_port (_internal Write_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 0 10 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Read_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 0 13 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounterAdder
      (_object
        (_port (_internal PCA_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 0 59 (_entity (_in ))))
        (_port (_internal PCA_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 0 60 (_entity (_out ))))
      )
    )
    (.comp_package.Shift2Left
      (_object
        (_port (_internal S_IN ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 0 114 (_entity (_in ))))
        (_port (_internal S_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 0 115 (_entity (_out ))))
      )
    )
    (.comp_package.adder
      (_object
        (_port (_internal add_in1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_in2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 0 123 (_entity (_out ))))
      )
    )
  )
  (_instantiation insmemory 0 52 (_component .comp_package.InstructionMemory )
    (_port
      ((CLK)(clk))
      ((Address)(pcOut))
      ((instruction)(instruct_memory))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation pc 0 54 (_component .comp_package.ProgramCounter )
    (_port
      ((CLK)(clk))
      ((Reset)((i 2)))
      ((PC_in)((_others(i 2))))
      ((PC_out)(pcOut))
    )
    (_use (_entity . programcounter)
      (_port
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((PC_in)(PC_in))
        ((PC_out)(PC_out))
      )
    )
  )
  (_instantiation CU 0 56 (_component .comp_package.ControlUnit )
    (_port
      ((opcode)(instruct_memory(d_31_26)))
      ((RegDst)(outControlUnit(0)))
      ((ALUSrc)(outControlUnit(1)))
      ((MemtoReg)(outControlUnit(2)))
      ((regWrite)(outControlUnit(3)))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Branch)(outControlUnit(6)))
      ((Jump)(outControlUnit(7)))
      ((ALUOp)(outControlUnit(d_9_8)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation mux1 0 67 (_component .comp_package.MUX )
    (_port
      ((a)(instruct_memory(d_20_16)))
      ((b)(instruct_memory(d_15_11)))
      ((s)(outControlUnit(0)))
      ((c)(outmux1))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation reg_file 0 71 (_component .comp_package.RegisterFile )
    (_port
      ((CLK)(clk))
      ((regWrite)(outControlUnit(3)))
      ((writeReg)(outmux1))
      ((writeData)(outmux32bit2))
      ((readReg1)(instruct_memory(d_25_21)))
      ((readReg2)(instruct_memory(d_20_16)))
      ((readData1)(readdata1))
      ((readData2)(readdata2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation sign 0 75 (_component .comp_package.SignExtender )
    (_port
      ((SE_in)(instruct_memory(d_15_0)))
      ((SE_out)(ot_si_ex))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation mux32bit 0 78 (_component .comp_package.mux32bit )
    (_port
      ((a)(readdata2))
      ((b)(ot_si_ex))
      ((s)(outControlUnit(1)))
      ((c)(outmux32bit1))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation alu_control 0 81 (_component .comp_package.ALU_Control )
    (_port
      ((funct)(instruct_memory(d_5_0)))
      ((ALUOp)(outControlUnit(d_9_8)))
      ((ALUControl)(out_alu_control))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation alu 0 83 (_component .comp_package.ALU )
    (_port
      ((operation)(out_alu_control))
      ((operand1)(readdata1))
      ((operand2)(outmux32bit1))
      ((result)(alu_result))
      ((zero)(zero))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation datamemorylabel 0 85 (_component .comp_package.DataMemory )
    (_port
      ((CLK)(clk))
      ((Address)(alu_result))
      ((Write_Data)(readdata2))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Read_Data)(datamemory_out))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation mux32bit2 0 87 (_component .comp_package.mux32bit )
    (_port
      ((a)(datamemory_out))
      ((b)(alu_result))
      ((s)(outControlUnit(2)))
      ((c)(outmux32bit2))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation pcAdder 0 89 (_component .comp_package.ProgramCounterAdder )
    (_port
      ((PCA_in)(pcOut))
      ((PCA_out)(pcAdderOut))
    )
    (_use (_entity . programcounteradder)
    )
  )
  (_instantiation shiftL1 0 91 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(ot_si_ex))
      ((S_out)(shiftleftout2))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation shiftL2 0 93 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(forshiftleftsize))
      ((S_out)(shiftleftout1))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation adder 0 95 (_component .comp_package.adder )
    (_port
      ((add_in1)(pcAdderOut))
      ((add_in2)(shiftleftout2))
      ((add_out)(addout))
    )
    (_use (_entity . adder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal instruct_memory ~std_logic_vector{31~downto~0}~13 0 11 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal outControlUnit ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal outmux1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal readdata1 ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal readdata2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal ot_si_ex ~std_logic_vector{31~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal outmux32bit1 ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal outmux32bit2 ~std_logic_vector{31~downto~0}~13 0 25 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal out_alu_control ~std_logic_vector{2~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal zero ~extieee.std_logic_1164.std_logic 0 29 (_architecture (_uni ))))
    (_signal (_internal alu_result ~std_logic_vector{31~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal datamemory_out ~std_logic_vector{31~downto~0}~13 0 33 (_architecture (_uni ))))
    (_signal (_internal pcOut ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal pcAdderOut ~std_logic_vector{31~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal shiftleftout1 ~std_logic_vector{31~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal shiftleftout2 ~std_logic_vector{31~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal addout ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal forshiftleftsize ~std_logic_vector{31~downto~0}~13 0 45 (_architecture (_uni (_code 0)))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~131 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~132 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 (. comp_package ~std_logic_vector{31~downto~0}~156)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 (. comp_package ~std_logic_vector{31~downto~0}~158)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 (. comp_package ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 (. comp_package ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 (. comp_package ~std_logic_vector{5~downto~0}~1538)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 (. comp_package ~std_logic_vector{1~downto~0}~1540)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 (. comp_package ~std_logic_vector{4~downto~0}~1544)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 (. comp_package ~std_logic_vector{4~downto~0}~1546)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 (. comp_package ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 (. comp_package ~std_logic_vector{31~downto~0}~1510)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 (. comp_package ~std_logic_vector{4~downto~0}~1512)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 (. comp_package ~std_logic_vector{4~downto~0}~1514)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 (. comp_package ~std_logic_vector{31~downto~0}~1516)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 (. comp_package ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 (. comp_package ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 (. comp_package ~std_logic_vector{31~downto~0}~1520)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 (. comp_package ~std_logic_vector{31~downto~0}~1550)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 (. comp_package ~std_logic_vector{31~downto~0}~1552)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 (. comp_package ~std_logic_vector{5~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 (. comp_package ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 (. comp_package ~std_logic_vector{2~downto~0}~1536)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 (. comp_package ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 (. comp_package ~std_logic_vector{31~downto~0}~1530)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 (. comp_package ~std_logic_vector{31~downto~0}~1532)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 (. comp_package ~std_logic_vector{31~downto~0}~1534)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 (. comp_package ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 (. comp_package ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 (. comp_package ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 (. comp_package ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 (. comp_package ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 (. comp_package ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 (. comp_package ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 (. comp_package ~std_logic_vector{31~downto~0}~1560)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 (. comp_package ~std_logic_vector{31~downto~0}~1562)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . arch 1 -1
  )
)
I 000051 55 1020          1715633605510 forandgate
(_unit VHDL (andgate 0 7 (forandgate 0 14 ))
  (_version v33)
  (_time 1715633605510 2024.05.13 23:53:25)
  (_source (\./src/andgate.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715633605505)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . forandgate 1 -1
  )
)
V 000032 55 5082 0 comp_package
(_unit VHDL (comp_package 0 4 )
  (_version v33)
  (_time 1715633630350 2024.05.13 23:53:50)
  (_source (\./src/Comp_package.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~15 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~152 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~154 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~156 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~158 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~15 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1510 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1512 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1514 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1516 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1518 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~15 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1520 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1522 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1524 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1526 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1528 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~15 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1530 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1532 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1534 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~15 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~15 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1536 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1538 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1540 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1544 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1546 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1550 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1552 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1554 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1556 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1560 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1562 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000045 55 21676         1715633739638 arch
(_unit VHDL (mips 0 4 (arch 0 10 ))
  (_version v33)
  (_time 1715633739637 2024.05.13 23:55:39)
  (_source (\./src/Mips.vhd\))
  (_use (std(standard))(.(comp_package))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715633730647)
    (_use )
  )
  (_component
    (.comp_package.InstructionMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 0 20 (_entity (_in ))))
        (_port (_internal instruction ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 0 21 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal PC_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 0 52 (_entity (_in ))))
        (_port (_internal PC_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 0 53 (_entity (_out ))))
      )
    )
    (.comp_package.ControlUnit
      (_object
        (_port (_internal opcode ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 0 84 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 0 93 (_entity (_out ))))
      )
    )
    (.comp_package.MUX
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 0 100 (_entity (_out ))))
      )
    )
    (.comp_package.RegisterFile
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal writeReg ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 0 29 (_entity (_in ))))
        (_port (_internal writeData ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 0 31 (_entity (_in ))))
        (_port (_internal readReg1 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 0 33 (_entity (_in ))))
        (_port (_internal readReg2 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 0 34 (_entity (_in ))))
        (_port (_internal readData1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 0 36 (_entity (_out ))))
        (_port (_internal readData2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 0 37 (_entity (_out ))))
      )
    )
    (.comp_package.SignExtender
      (_object
        (_port (_internal SE_in ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 0 43 (_entity (_in ))))
        (_port (_internal SE_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 0 44 (_entity (_out ))))
      )
    )
    (.comp_package.mux32bit
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 0 107 (_entity (_out ))))
      )
    )
    (.comp_package.ALU_Control
      (_object
        (_port (_internal funct ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 0 77 (_entity (_in ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 0 78 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 0 79 (_entity (_out ))))
      )
    )
    (.comp_package.ALU
      (_object
        (_port (_internal operation ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 0 66 (_entity (_in ))))
        (_port (_internal operand1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 0 67 (_entity (_in ))))
        (_port (_internal operand2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 0 68 (_entity (_in ))))
        (_port (_internal result ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 0 69 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (.comp_package.DataMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 0 9 (_entity (_in ))))
        (_port (_internal Write_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 0 10 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Read_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 0 13 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounterAdder
      (_object
        (_port (_internal PCA_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 0 59 (_entity (_in ))))
        (_port (_internal PCA_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 0 60 (_entity (_out ))))
      )
    )
    (.comp_package.Shift2Left
      (_object
        (_port (_internal S_IN ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 0 114 (_entity (_in ))))
        (_port (_internal S_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 0 115 (_entity (_out ))))
      )
    )
    (.comp_package.adder
      (_object
        (_port (_internal add_in1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_in2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 0 123 (_entity (_out ))))
      )
    )
    (.comp_package.andgate
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation insmemory 0 56 (_component .comp_package.InstructionMemory )
    (_port
      ((CLK)(clk))
      ((Address)(pcOut))
      ((instruction)(instruct_memory))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation pc 0 58 (_component .comp_package.ProgramCounter )
    (_port
      ((CLK)(clk))
      ((Reset)((i 2)))
      ((PC_in)((_others(i 2))))
      ((PC_out)(pcOut))
    )
    (_use (_entity . programcounter)
      (_port
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((PC_in)(PC_in))
        ((PC_out)(PC_out))
      )
    )
  )
  (_instantiation CU 0 60 (_component .comp_package.ControlUnit )
    (_port
      ((opcode)(instruct_memory(d_31_26)))
      ((RegDst)(outControlUnit(0)))
      ((ALUSrc)(outControlUnit(1)))
      ((MemtoReg)(outControlUnit(2)))
      ((regWrite)(outControlUnit(3)))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Branch)(outControlUnit(6)))
      ((Jump)(outControlUnit(7)))
      ((ALUOp)(outControlUnit(d_9_8)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation mux1 0 71 (_component .comp_package.MUX )
    (_port
      ((a)(instruct_memory(d_20_16)))
      ((b)(instruct_memory(d_15_11)))
      ((s)(outControlUnit(0)))
      ((c)(outmux1))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation reg_file 0 75 (_component .comp_package.RegisterFile )
    (_port
      ((CLK)(clk))
      ((regWrite)(outControlUnit(3)))
      ((writeReg)(outmux1))
      ((writeData)(outmux32bit2))
      ((readReg1)(instruct_memory(d_25_21)))
      ((readReg2)(instruct_memory(d_20_16)))
      ((readData1)(readdata1))
      ((readData2)(readdata2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation sign 0 79 (_component .comp_package.SignExtender )
    (_port
      ((SE_in)(instruct_memory(d_15_0)))
      ((SE_out)(ot_si_ex))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation mux32bit 0 82 (_component .comp_package.mux32bit )
    (_port
      ((a)(readdata2))
      ((b)(ot_si_ex))
      ((s)(outControlUnit(1)))
      ((c)(outmux32bit1))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation alu_control 0 85 (_component .comp_package.ALU_Control )
    (_port
      ((funct)(instruct_memory(d_5_0)))
      ((ALUOp)(outControlUnit(d_9_8)))
      ((ALUControl)(out_alu_control))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation alu 0 87 (_component .comp_package.ALU )
    (_port
      ((operation)(out_alu_control))
      ((operand1)(readdata1))
      ((operand2)(outmux32bit1))
      ((result)(alu_result))
      ((zero)(zero))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation datamemorylabel 0 89 (_component .comp_package.DataMemory )
    (_port
      ((CLK)(clk))
      ((Address)(alu_result))
      ((Write_Data)(readdata2))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Read_Data)(datamemory_out))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation mux32bit2 0 91 (_component .comp_package.mux32bit )
    (_port
      ((a)(datamemory_out))
      ((b)(alu_result))
      ((s)(outControlUnit(2)))
      ((c)(outmux32bit2))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation pcAdder 0 93 (_component .comp_package.ProgramCounterAdder )
    (_port
      ((PCA_in)(pcOut))
      ((PCA_out)(pcAdderOut))
    )
    (_use (_entity . programcounteradder)
    )
  )
  (_instantiation shiftL1 0 95 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(ot_si_ex))
      ((S_out)(shiftleftout2))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation shiftL2 0 97 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(forshiftleftsize))
      ((S_out)(shiftleftout1))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation adder 0 99 (_component .comp_package.adder )
    (_port
      ((add_in1)(pcAdderOut))
      ((add_in2)(shiftleftout2))
      ((add_out)(addout))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation andgate 0 100 (_component .comp_package.andgate )
    (_port
      ((a)(zero))
      ((b)(outControlUnit(6)))
      ((c)(outandgate))
    )
    (_use (_entity . andgate)
    )
  )
  (_instantiation mux32bit3 0 101 (_component .comp_package.mux32bit )
    (_port
      ((a)(pcAdderOut))
      ((b)(addout))
      ((s)(outandgate))
      ((c)(outmux32bit3))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation mux32bit4 0 103 (_component .comp_package.mux32bit )
    (_port
      ((a)(shiftleftout1))
      ((b)(outmux32bit3))
      ((s)(outControlUnit(7)))
      ((c)(outmux32bit4))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal instruct_memory ~std_logic_vector{31~downto~0}~13 0 11 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal outControlUnit ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal outmux1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal readdata1 ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal readdata2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal ot_si_ex ~std_logic_vector{31~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal outmux32bit1 ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal outmux32bit2 ~std_logic_vector{31~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal outmux32bit3 ~std_logic_vector{31~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal outmux32bit4 ~std_logic_vector{31~downto~0}~13 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal out_alu_control ~std_logic_vector{2~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal zero ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal alu_result ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal datamemory_out ~std_logic_vector{31~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal pcOut ~std_logic_vector{31~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal pcAdderOut ~std_logic_vector{31~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal shiftleftout1 ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal shiftleftout2 ~std_logic_vector{31~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal addout ~std_logic_vector{31~downto~0}~13 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal forshiftleftsize ~std_logic_vector{31~downto~0}~13 0 49 (_architecture (_uni (_code 0)))))
    (_signal (_internal outandgate ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~131 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~132 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 (. comp_package ~std_logic_vector{31~downto~0}~156)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 (. comp_package ~std_logic_vector{31~downto~0}~158)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 (. comp_package ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 (. comp_package ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 (. comp_package ~std_logic_vector{5~downto~0}~1538)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 (. comp_package ~std_logic_vector{1~downto~0}~1540)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 (. comp_package ~std_logic_vector{4~downto~0}~1544)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 (. comp_package ~std_logic_vector{4~downto~0}~1546)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 (. comp_package ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 (. comp_package ~std_logic_vector{31~downto~0}~1510)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 (. comp_package ~std_logic_vector{4~downto~0}~1512)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 (. comp_package ~std_logic_vector{4~downto~0}~1514)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 (. comp_package ~std_logic_vector{31~downto~0}~1516)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 (. comp_package ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 (. comp_package ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 (. comp_package ~std_logic_vector{31~downto~0}~1520)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 (. comp_package ~std_logic_vector{31~downto~0}~1550)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 (. comp_package ~std_logic_vector{31~downto~0}~1552)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 (. comp_package ~std_logic_vector{5~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 (. comp_package ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 (. comp_package ~std_logic_vector{2~downto~0}~1536)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 (. comp_package ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 (. comp_package ~std_logic_vector{31~downto~0}~1530)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 (. comp_package ~std_logic_vector{31~downto~0}~1532)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 (. comp_package ~std_logic_vector{31~downto~0}~1534)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 (. comp_package ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 (. comp_package ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 (. comp_package ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 (. comp_package ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 (. comp_package ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 (. comp_package ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 (. comp_package ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 (. comp_package ~std_logic_vector{31~downto~0}~1560)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 (. comp_package ~std_logic_vector{31~downto~0}~1562)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . arch 1 -1
  )
)
I 000045 55 21674         1715633810961 arch
(_unit VHDL (mips 0 4 (arch 0 10 ))
  (_version v33)
  (_time 1715633810960 2024.05.13 23:56:50)
  (_source (\./src/Mips.vhd\))
  (_use (std(standard))(.(comp_package))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715633730647)
    (_use )
  )
  (_component
    (.comp_package.InstructionMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 0 20 (_entity (_in ))))
        (_port (_internal instruction ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 0 21 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal PC_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 0 52 (_entity (_in ))))
        (_port (_internal PC_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 0 53 (_entity (_out ))))
      )
    )
    (.comp_package.ControlUnit
      (_object
        (_port (_internal opcode ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 0 84 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 0 93 (_entity (_out ))))
      )
    )
    (.comp_package.MUX
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 0 100 (_entity (_out ))))
      )
    )
    (.comp_package.RegisterFile
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal writeReg ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 0 29 (_entity (_in ))))
        (_port (_internal writeData ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 0 31 (_entity (_in ))))
        (_port (_internal readReg1 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 0 33 (_entity (_in ))))
        (_port (_internal readReg2 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 0 34 (_entity (_in ))))
        (_port (_internal readData1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 0 36 (_entity (_out ))))
        (_port (_internal readData2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 0 37 (_entity (_out ))))
      )
    )
    (.comp_package.SignExtender
      (_object
        (_port (_internal SE_in ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 0 43 (_entity (_in ))))
        (_port (_internal SE_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 0 44 (_entity (_out ))))
      )
    )
    (.comp_package.mux32bit
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 0 107 (_entity (_out ))))
      )
    )
    (.comp_package.ALU_Control
      (_object
        (_port (_internal funct ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 0 77 (_entity (_in ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 0 78 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 0 79 (_entity (_out ))))
      )
    )
    (.comp_package.ALU
      (_object
        (_port (_internal operation ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 0 66 (_entity (_in ))))
        (_port (_internal operand1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 0 67 (_entity (_in ))))
        (_port (_internal operand2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 0 68 (_entity (_in ))))
        (_port (_internal result ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 0 69 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (.comp_package.DataMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 0 9 (_entity (_in ))))
        (_port (_internal Write_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 0 10 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Read_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 0 13 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounterAdder
      (_object
        (_port (_internal PCA_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 0 59 (_entity (_in ))))
        (_port (_internal PCA_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 0 60 (_entity (_out ))))
      )
    )
    (.comp_package.Shift2Left
      (_object
        (_port (_internal S_IN ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 0 114 (_entity (_in ))))
        (_port (_internal S_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 0 115 (_entity (_out ))))
      )
    )
    (.comp_package.adder
      (_object
        (_port (_internal add_in1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_in2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 0 123 (_entity (_out ))))
      )
    )
    (.comp_package.andgate
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation insmemory 0 56 (_component .comp_package.InstructionMemory )
    (_port
      ((CLK)(clk))
      ((Address)(pcOut))
      ((instruction)(instruct_memory))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation pc 0 58 (_component .comp_package.ProgramCounter )
    (_port
      ((CLK)(clk))
      ((Reset)((i 2)))
      ((PC_in)(outmux32bit4))
      ((PC_out)(pcOut))
    )
    (_use (_entity . programcounter)
      (_port
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((PC_in)(PC_in))
        ((PC_out)(PC_out))
      )
    )
  )
  (_instantiation CU 0 60 (_component .comp_package.ControlUnit )
    (_port
      ((opcode)(instruct_memory(d_31_26)))
      ((RegDst)(outControlUnit(0)))
      ((ALUSrc)(outControlUnit(1)))
      ((MemtoReg)(outControlUnit(2)))
      ((regWrite)(outControlUnit(3)))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Branch)(outControlUnit(6)))
      ((Jump)(outControlUnit(7)))
      ((ALUOp)(outControlUnit(d_9_8)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation mux1 0 71 (_component .comp_package.MUX )
    (_port
      ((a)(instruct_memory(d_20_16)))
      ((b)(instruct_memory(d_15_11)))
      ((s)(outControlUnit(0)))
      ((c)(outmux1))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation reg_file 0 75 (_component .comp_package.RegisterFile )
    (_port
      ((CLK)(clk))
      ((regWrite)(outControlUnit(3)))
      ((writeReg)(outmux1))
      ((writeData)(outmux32bit2))
      ((readReg1)(instruct_memory(d_25_21)))
      ((readReg2)(instruct_memory(d_20_16)))
      ((readData1)(readdata1))
      ((readData2)(readdata2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation sign 0 79 (_component .comp_package.SignExtender )
    (_port
      ((SE_in)(instruct_memory(d_15_0)))
      ((SE_out)(ot_si_ex))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation mux32bit 0 82 (_component .comp_package.mux32bit )
    (_port
      ((a)(readdata2))
      ((b)(ot_si_ex))
      ((s)(outControlUnit(1)))
      ((c)(outmux32bit1))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation alu_control 0 85 (_component .comp_package.ALU_Control )
    (_port
      ((funct)(instruct_memory(d_5_0)))
      ((ALUOp)(outControlUnit(d_9_8)))
      ((ALUControl)(out_alu_control))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation alu 0 87 (_component .comp_package.ALU )
    (_port
      ((operation)(out_alu_control))
      ((operand1)(readdata1))
      ((operand2)(outmux32bit1))
      ((result)(alu_result))
      ((zero)(zero))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation datamemorylabel 0 89 (_component .comp_package.DataMemory )
    (_port
      ((CLK)(clk))
      ((Address)(alu_result))
      ((Write_Data)(readdata2))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Read_Data)(datamemory_out))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation mux32bit2 0 91 (_component .comp_package.mux32bit )
    (_port
      ((a)(datamemory_out))
      ((b)(alu_result))
      ((s)(outControlUnit(2)))
      ((c)(outmux32bit2))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation pcAdder 0 93 (_component .comp_package.ProgramCounterAdder )
    (_port
      ((PCA_in)(pcOut))
      ((PCA_out)(pcAdderOut))
    )
    (_use (_entity . programcounteradder)
    )
  )
  (_instantiation shiftL1 0 95 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(ot_si_ex))
      ((S_out)(shiftleftout2))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation shiftL2 0 97 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(forshiftleftsize))
      ((S_out)(shiftleftout1))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation adder 0 99 (_component .comp_package.adder )
    (_port
      ((add_in1)(pcAdderOut))
      ((add_in2)(shiftleftout2))
      ((add_out)(addout))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation andgate 0 101 (_component .comp_package.andgate )
    (_port
      ((a)(zero))
      ((b)(outControlUnit(6)))
      ((c)(outandgate))
    )
    (_use (_entity . andgate)
    )
  )
  (_instantiation mux32bit3 0 103 (_component .comp_package.mux32bit )
    (_port
      ((a)(pcAdderOut))
      ((b)(addout))
      ((s)(outandgate))
      ((c)(outmux32bit3))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation mux32bit4 0 105 (_component .comp_package.mux32bit )
    (_port
      ((a)(shiftleftout1))
      ((b)(outmux32bit3))
      ((s)(outControlUnit(7)))
      ((c)(outmux32bit4))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal instruct_memory ~std_logic_vector{31~downto~0}~13 0 11 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal outControlUnit ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal outmux1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal readdata1 ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal readdata2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal ot_si_ex ~std_logic_vector{31~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal outmux32bit1 ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal outmux32bit2 ~std_logic_vector{31~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal outmux32bit3 ~std_logic_vector{31~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal outmux32bit4 ~std_logic_vector{31~downto~0}~13 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal out_alu_control ~std_logic_vector{2~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal zero ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal alu_result ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal datamemory_out ~std_logic_vector{31~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal pcOut ~std_logic_vector{31~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal pcAdderOut ~std_logic_vector{31~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal shiftleftout1 ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal shiftleftout2 ~std_logic_vector{31~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal addout ~std_logic_vector{31~downto~0}~13 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal forshiftleftsize ~std_logic_vector{31~downto~0}~13 0 49 (_architecture (_uni (_code 0)))))
    (_signal (_internal outandgate ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~131 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~132 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 (. comp_package ~std_logic_vector{31~downto~0}~156)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 (. comp_package ~std_logic_vector{31~downto~0}~158)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 (. comp_package ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 (. comp_package ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 (. comp_package ~std_logic_vector{5~downto~0}~1538)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 (. comp_package ~std_logic_vector{1~downto~0}~1540)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 (. comp_package ~std_logic_vector{4~downto~0}~1544)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 (. comp_package ~std_logic_vector{4~downto~0}~1546)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 (. comp_package ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 (. comp_package ~std_logic_vector{31~downto~0}~1510)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 (. comp_package ~std_logic_vector{4~downto~0}~1512)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 (. comp_package ~std_logic_vector{4~downto~0}~1514)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 (. comp_package ~std_logic_vector{31~downto~0}~1516)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 (. comp_package ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 (. comp_package ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 (. comp_package ~std_logic_vector{31~downto~0}~1520)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 (. comp_package ~std_logic_vector{31~downto~0}~1550)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 (. comp_package ~std_logic_vector{31~downto~0}~1552)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 (. comp_package ~std_logic_vector{5~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 (. comp_package ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 (. comp_package ~std_logic_vector{2~downto~0}~1536)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 (. comp_package ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 (. comp_package ~std_logic_vector{31~downto~0}~1530)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 (. comp_package ~std_logic_vector{31~downto~0}~1532)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 (. comp_package ~std_logic_vector{31~downto~0}~1534)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 (. comp_package ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 (. comp_package ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 (. comp_package ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 (. comp_package ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 (. comp_package ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 (. comp_package ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 (. comp_package ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 (. comp_package ~std_logic_vector{31~downto~0}~1560)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 (. comp_package ~std_logic_vector{31~downto~0}~1562)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . arch 1 -1
  )
)
I 000051 55 2157          1715634004154 Behavioral
(_unit VHDL (controlunit 0 4 (behavioral 0 19 ))
  (_version v33)
  (_time 1715634004154 2024.05.14 00:00:04)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629093504)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal AlUOp ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(1)(3)(5)(4)(2)(6)(8)(9)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (2 2 2 2 2 2 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2367          1715634014319 Behavioral
(_unit VHDL (alu 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1715634014318 2024.05.14 00:00:14)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629006515)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal operation ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal res ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(3)(4))(_sensitivity(2)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_static
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1797          1715634014380 Behavioral
(_unit VHDL (alu_control 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1715634014380 2024.05.14 00:00:14)
  (_source (\./src/ALU_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629057533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (8 8 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 )
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2157          1715634014441 Behavioral
(_unit VHDL (controlunit 0 4 (behavioral 0 19 ))
  (_version v33)
  (_time 1715634014441 2024.05.14 00:00:14)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629093504)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal AlUOp ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(9)(5)(3)(8)(1)(4)(7)(2)(6))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (2 2 2 2 2 2 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 9496          1715634014521 Behavioral
(_unit VHDL (datamemory 0 6 (behavioral 0 17 ))
  (_version v33)
  (_time 1715634014521 2024.05.14 00:00:14)
  (_source (\./src/Data_memory.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098664)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Address ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Write_Data ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Read_Data ~std_logic_vector{31~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal Memory 0 18 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal DMem Memory 0 19 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6)(5))(_sensitivity(0))(_read(6)(4)(3)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 4240          1715634014591 Behavioral
(_unit VHDL (instructionmemory 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1715634014591 2024.05.14 00:00:14)
  (_source (\./src/instruction_memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098716)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal address ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal InstructionMemoryArray 0 13 (_array ~std_logic_vector{31~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~InstructionMemoryArray~13 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 9))))))
    (_constant (_internal Instructions ~InstructionMemoryArray~13 0 14 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000045 55 21674         1715634014659 arch
(_unit VHDL (mips 0 4 (arch 0 10 ))
  (_version v33)
  (_time 1715634014658 2024.05.14 00:00:14)
  (_source (\./src/Mips.vhd\))
  (_use (std(standard))(.(comp_package))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715633730647)
    (_use )
  )
  (_component
    (.comp_package.InstructionMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 0 20 (_entity (_in ))))
        (_port (_internal instruction ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 0 21 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal PC_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 0 52 (_entity (_in ))))
        (_port (_internal PC_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 0 53 (_entity (_out ))))
      )
    )
    (.comp_package.ControlUnit
      (_object
        (_port (_internal opcode ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 0 84 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 0 93 (_entity (_out ))))
      )
    )
    (.comp_package.MUX
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 0 100 (_entity (_out ))))
      )
    )
    (.comp_package.RegisterFile
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal writeReg ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 0 29 (_entity (_in ))))
        (_port (_internal writeData ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 0 31 (_entity (_in ))))
        (_port (_internal readReg1 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 0 33 (_entity (_in ))))
        (_port (_internal readReg2 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 0 34 (_entity (_in ))))
        (_port (_internal readData1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 0 36 (_entity (_out ))))
        (_port (_internal readData2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 0 37 (_entity (_out ))))
      )
    )
    (.comp_package.SignExtender
      (_object
        (_port (_internal SE_in ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 0 43 (_entity (_in ))))
        (_port (_internal SE_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 0 44 (_entity (_out ))))
      )
    )
    (.comp_package.mux32bit
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 0 107 (_entity (_out ))))
      )
    )
    (.comp_package.ALU_Control
      (_object
        (_port (_internal funct ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 0 77 (_entity (_in ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 0 78 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 0 79 (_entity (_out ))))
      )
    )
    (.comp_package.ALU
      (_object
        (_port (_internal operation ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 0 66 (_entity (_in ))))
        (_port (_internal operand1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 0 67 (_entity (_in ))))
        (_port (_internal operand2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 0 68 (_entity (_in ))))
        (_port (_internal result ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 0 69 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (.comp_package.DataMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 0 9 (_entity (_in ))))
        (_port (_internal Write_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 0 10 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Read_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 0 13 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounterAdder
      (_object
        (_port (_internal PCA_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 0 59 (_entity (_in ))))
        (_port (_internal PCA_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 0 60 (_entity (_out ))))
      )
    )
    (.comp_package.Shift2Left
      (_object
        (_port (_internal S_IN ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 0 114 (_entity (_in ))))
        (_port (_internal S_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 0 115 (_entity (_out ))))
      )
    )
    (.comp_package.adder
      (_object
        (_port (_internal add_in1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_in2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 0 123 (_entity (_out ))))
      )
    )
    (.comp_package.andgate
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation insmemory 0 56 (_component .comp_package.InstructionMemory )
    (_port
      ((CLK)(clk))
      ((Address)(pcOut))
      ((instruction)(instruct_memory))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation pc 0 58 (_component .comp_package.ProgramCounter )
    (_port
      ((CLK)(clk))
      ((Reset)((i 2)))
      ((PC_in)(outmux32bit4))
      ((PC_out)(pcOut))
    )
    (_use (_entity . programcounter)
      (_port
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((PC_in)(PC_in))
        ((PC_out)(PC_out))
      )
    )
  )
  (_instantiation CU 0 60 (_component .comp_package.ControlUnit )
    (_port
      ((opcode)(instruct_memory(d_31_26)))
      ((RegDst)(outControlUnit(0)))
      ((ALUSrc)(outControlUnit(1)))
      ((MemtoReg)(outControlUnit(2)))
      ((regWrite)(outControlUnit(3)))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Branch)(outControlUnit(6)))
      ((Jump)(outControlUnit(7)))
      ((ALUOp)(outControlUnit(d_9_8)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation mux1 0 71 (_component .comp_package.MUX )
    (_port
      ((a)(instruct_memory(d_20_16)))
      ((b)(instruct_memory(d_15_11)))
      ((s)(outControlUnit(0)))
      ((c)(outmux1))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation reg_file 0 75 (_component .comp_package.RegisterFile )
    (_port
      ((CLK)(clk))
      ((regWrite)(outControlUnit(3)))
      ((writeReg)(outmux1))
      ((writeData)(outmux32bit2))
      ((readReg1)(instruct_memory(d_25_21)))
      ((readReg2)(instruct_memory(d_20_16)))
      ((readData1)(readdata1))
      ((readData2)(readdata2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation sign 0 79 (_component .comp_package.SignExtender )
    (_port
      ((SE_in)(instruct_memory(d_15_0)))
      ((SE_out)(ot_si_ex))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation mux32bit 0 82 (_component .comp_package.mux32bit )
    (_port
      ((a)(readdata2))
      ((b)(ot_si_ex))
      ((s)(outControlUnit(1)))
      ((c)(outmux32bit1))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation alu_control 0 85 (_component .comp_package.ALU_Control )
    (_port
      ((funct)(instruct_memory(d_5_0)))
      ((ALUOp)(outControlUnit(d_9_8)))
      ((ALUControl)(out_alu_control))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation alu 0 87 (_component .comp_package.ALU )
    (_port
      ((operation)(out_alu_control))
      ((operand1)(readdata1))
      ((operand2)(outmux32bit1))
      ((result)(alu_result))
      ((zero)(zero))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation datamemorylabel 0 89 (_component .comp_package.DataMemory )
    (_port
      ((CLK)(clk))
      ((Address)(alu_result))
      ((Write_Data)(readdata2))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Read_Data)(datamemory_out))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation mux32bit2 0 91 (_component .comp_package.mux32bit )
    (_port
      ((a)(datamemory_out))
      ((b)(alu_result))
      ((s)(outControlUnit(2)))
      ((c)(outmux32bit2))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation pcAdder 0 93 (_component .comp_package.ProgramCounterAdder )
    (_port
      ((PCA_in)(pcOut))
      ((PCA_out)(pcAdderOut))
    )
    (_use (_entity . programcounteradder)
    )
  )
  (_instantiation shiftL1 0 95 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(ot_si_ex))
      ((S_out)(shiftleftout2))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation shiftL2 0 97 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(forshiftleftsize))
      ((S_out)(shiftleftout1))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation adder 0 99 (_component .comp_package.adder )
    (_port
      ((add_in1)(pcAdderOut))
      ((add_in2)(shiftleftout2))
      ((add_out)(addout))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation andgate 0 101 (_component .comp_package.andgate )
    (_port
      ((a)(zero))
      ((b)(outControlUnit(6)))
      ((c)(outandgate))
    )
    (_use (_entity . andgate)
    )
  )
  (_instantiation mux32bit3 0 103 (_component .comp_package.mux32bit )
    (_port
      ((a)(pcAdderOut))
      ((b)(addout))
      ((s)(outandgate))
      ((c)(outmux32bit3))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation mux32bit4 0 105 (_component .comp_package.mux32bit )
    (_port
      ((a)(shiftleftout1))
      ((b)(outmux32bit3))
      ((s)(outControlUnit(7)))
      ((c)(outmux32bit4))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal instruct_memory ~std_logic_vector{31~downto~0}~13 0 11 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal outControlUnit ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal outmux1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal readdata1 ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal readdata2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal ot_si_ex ~std_logic_vector{31~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal outmux32bit1 ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal outmux32bit2 ~std_logic_vector{31~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal outmux32bit3 ~std_logic_vector{31~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal outmux32bit4 ~std_logic_vector{31~downto~0}~13 0 29 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal out_alu_control ~std_logic_vector{2~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal zero ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal alu_result ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal datamemory_out ~std_logic_vector{31~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal pcOut ~std_logic_vector{31~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal pcAdderOut ~std_logic_vector{31~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal shiftleftout1 ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal shiftleftout2 ~std_logic_vector{31~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal addout ~std_logic_vector{31~downto~0}~13 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal forshiftleftsize ~std_logic_vector{31~downto~0}~13 0 49 (_architecture (_uni (_code 0)))))
    (_signal (_internal outandgate ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~131 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~132 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 (. comp_package ~std_logic_vector{31~downto~0}~156)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 (. comp_package ~std_logic_vector{31~downto~0}~158)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 (. comp_package ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 (. comp_package ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 (. comp_package ~std_logic_vector{5~downto~0}~1538)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 (. comp_package ~std_logic_vector{1~downto~0}~1540)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 (. comp_package ~std_logic_vector{4~downto~0}~1544)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 (. comp_package ~std_logic_vector{4~downto~0}~1546)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 (. comp_package ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 (. comp_package ~std_logic_vector{31~downto~0}~1510)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 (. comp_package ~std_logic_vector{4~downto~0}~1512)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 (. comp_package ~std_logic_vector{4~downto~0}~1514)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 (. comp_package ~std_logic_vector{31~downto~0}~1516)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 (. comp_package ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 (. comp_package ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 (. comp_package ~std_logic_vector{31~downto~0}~1520)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 (. comp_package ~std_logic_vector{31~downto~0}~1550)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 (. comp_package ~std_logic_vector{31~downto~0}~1552)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 (. comp_package ~std_logic_vector{5~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 (. comp_package ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 (. comp_package ~std_logic_vector{2~downto~0}~1536)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 (. comp_package ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 (. comp_package ~std_logic_vector{31~downto~0}~1530)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 (. comp_package ~std_logic_vector{31~downto~0}~1532)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 (. comp_package ~std_logic_vector{31~downto~0}~1534)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 (. comp_package ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 (. comp_package ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 (. comp_package ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 (. comp_package ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 (. comp_package ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 (. comp_package ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 (. comp_package ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 (. comp_package ~std_logic_vector{31~downto~0}~1560)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 (. comp_package ~std_logic_vector{31~downto~0}~1562)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . arch 1 -1
  )
)
I 000051 55 1496          1715634014718 Behavioral
(_unit VHDL (signextender 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1715634014717 2024.05.14 00:00:14)
  (_source (\./src/mohamed_hassan.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098790)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal SE_in ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal SE_out ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000045 55 1387          1715634014778 arch
(_unit VHDL (mux 0 4 (arch 0 12 ))
  (_version v33)
  (_time 1715634014777 2024.05.14 00:00:14)
  (_source (\./src/Multiplexer.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098837)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal s ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal c ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch 1 -1
  )
)
I 000049 55 1406          1715634014837 mux32bit
(_unit VHDL (mux32bit 0 6 (mux32bit 0 16 ))
  (_version v33)
  (_time 1715634014836 2024.05.14 00:00:14)
  (_source (\./src/mux32bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098885)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal a ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal s ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal c ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux32bit 1 -1
  )
)
I 000051 55 1324          1715634014899 Behavioral
(_unit VHDL (programcounteradder 0 7 (behavioral 0 14 ))
  (_version v33)
  (_time 1715634014898 2024.05.14 00:00:14)
  (_source (\./src/Pc_Adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PCA_in ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PCA_out ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1628          1715634014959 Behavioral
(_unit VHDL (programcounter 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1715634014959 2024.05.14 00:00:14)
  (_source (\./src/program_counter.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098994)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PC_in ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PC_out ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2896          1715634015019 Behavioral
(_unit VHDL (registerfile 0 6 (behavioral 0 23 ))
  (_version v33)
  (_time 1715634015019 2024.05.14 00:00:15)
  (_source (\./src/Register_File.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629099043)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal writeReg ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal readReg1 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal readReg2 ~std_logic_vector{4~downto~0}~124 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal readData1 ~std_logic_vector{31~downto~0}~126 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal readData2 ~std_logic_vector{31~downto~0}~128 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal RegisterArrayType 0 24 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal registers RegisterArrayType 0 25 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(8)(7)(6))(_sensitivity(0))(_read(8)(2)(1)(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 1716          1715634015082 Behavioral
(_unit VHDL (shift2left 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1715634015082 2024.05.14 00:00:15)
  (_source (\./src/shift2left.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715631488670)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_IN ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_out ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{30~downto~2}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 2))))))
    (_type (_internal ~std_logic_vector{31{28~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_type (_internal ~std_logic_vector{31{1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(d_1_0))(1(d_30_2))(1(31)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000049 55 1401          1715634015140 foradder
(_unit VHDL (adder 0 7 (foradder 0 14 ))
  (_version v33)
  (_time 1715634015139 2024.05.14 00:00:15)
  (_source (\./src/adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715630298936)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal add_in1 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal add_in2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal add_out ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . foradder 1 -1
  )
)
I 000051 55 1020          1715634015201 forandgate
(_unit VHDL (andgate 0 7 (forandgate 0 14 ))
  (_version v33)
  (_time 1715634015200 2024.05.14 00:00:15)
  (_source (\./src/andgate.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715633605505)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . forandgate 1 -1
  )
)
I 000051 55 2157          1715635412694 Behavioral
(_unit VHDL (controlunit 0 4 (behavioral 0 19 ))
  (_version v33)
  (_time 1715635412694 2024.05.14 00:23:32)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629093504)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal AlUOp ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(8)(7)(9))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (2 2 2 2 2 2 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 2367          1715636800186 Behavioral
(_unit VHDL (alu 0 6 (behavioral 0 16 ))
  (_version v33)
  (_time 1715636800185 2024.05.14 00:46:40)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629006515)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal operation ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 11 (_entity (_out ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal res ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(5)(3)(4))(_sensitivity(1)(0)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_arith.UNSIGNED (ieee std_logic_arith UNSIGNED)))
  )
  (_static
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 1797          1715636800265 Behavioral
(_unit VHDL (alu_control 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1715636800264 2024.05.14 00:46:40)
  (_source (\./src/ALU_CONTROL.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629057533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal funct ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal ALUOp ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal ALUControl ~std_logic_vector{2~downto~0}~12 0 11 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (8 8 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 2 3 2 2 )
    (3 2 2 3 2 3 )
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (2 2 3 )
    (3 3 3 )
    (2 3 2 )
    (3 3 2 )
    (2 2 2 )
    (3 3 3 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 2157          1715636800315 Behavioral
(_unit VHDL (controlunit 0 4 (behavioral 0 19 ))
  (_version v33)
  (_time 1715636800315 2024.05.14 00:46:40)
  (_source (\./src/control_unit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629093504)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{5~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal RegWrite ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal AlUOp ~std_logic_vector{1~downto~0}~12 0 15 (_entity (_out ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(9)(2)(3)(4)(5)(1)(6)(8)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 2 3 3 )
    (2 2 2 2 2 2 )
    (3 2 3 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 2 3 2 )
    (2 2 )
    (3 2 )
    (2 2 )
    (2 3 )
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 9496          1715636800388 Behavioral
(_unit VHDL (datamemory 0 6 (behavioral 0 17 ))
  (_version v33)
  (_time 1715636800387 2024.05.14 00:46:40)
  (_source (\./src/Data_memory.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098664)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Address ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Write_Data ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Read_Data ~std_logic_vector{31~downto~0}~124 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal Memory 0 18 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal DMem Memory 0 19 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__56(_architecture 0 0 56 (_process (_simple)(_target(6)(5))(_sensitivity(0))(_read(6)(1)(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (6)
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 4240          1715636800435 Behavioral
(_unit VHDL (instructionmemory 0 6 (behavioral 0 12 ))
  (_version v33)
  (_time 1715636800434 2024.05.14 00:46:40)
  (_source (\./src/instruction_memory.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098716)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal address ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal InstructionMemoryArray 0 13 (_array ~std_logic_vector{31~downto~0}~13 ((_uto (i 0)(i 2147483647))))))
    (_type (_internal ~InstructionMemoryArray~13 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 9))))))
    (_constant (_internal Instructions ~InstructionMemoryArray~13 0 14 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000045 55 21720         1715636800495 arch
(_unit VHDL (mips 0 4 (arch 0 10 ))
  (_version v33)
  (_time 1715636800494 2024.05.14 00:46:40)
  (_source (\./src/Mips.vhd\))
  (_use (std(standard))(.(comp_package))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715633730647)
    (_use )
  )
  (_component
    (.comp_package.InstructionMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 0 20 (_entity (_in ))))
        (_port (_internal instruction ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 0 21 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal PC_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 0 52 (_entity (_in ))))
        (_port (_internal PC_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 0 53 (_entity (_out ))))
      )
    )
    (.comp_package.ControlUnit
      (_object
        (_port (_internal opcode ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 0 84 (_entity (_in ))))
        (_port (_internal RegDst ~extieee.std_logic_1164.std_logic 0 85 (_entity (_out ))))
        (_port (_internal ALUSrc ~extieee.std_logic_1164.std_logic 0 86 (_entity (_out ))))
        (_port (_internal MemtoReg ~extieee.std_logic_1164.std_logic 0 87 (_entity (_out ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 88 (_entity (_out ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 89 (_entity (_out ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 90 (_entity (_out ))))
        (_port (_internal Branch ~extieee.std_logic_1164.std_logic 0 91 (_entity (_out ))))
        (_port (_internal Jump ~extieee.std_logic_1164.std_logic 0 92 (_entity (_out ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 0 93 (_entity (_out ))))
      )
    )
    (.comp_package.MUX
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 0 98 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 99 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 0 100 (_entity (_out ))))
      )
    )
    (.comp_package.RegisterFile
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal writeReg ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 0 29 (_entity (_in ))))
        (_port (_internal writeData ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 0 31 (_entity (_in ))))
        (_port (_internal readReg1 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 0 33 (_entity (_in ))))
        (_port (_internal readReg2 ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 0 34 (_entity (_in ))))
        (_port (_internal readData1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 0 36 (_entity (_out ))))
        (_port (_internal readData2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 0 37 (_entity (_out ))))
      )
    )
    (.comp_package.SignExtender
      (_object
        (_port (_internal SE_in ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 0 43 (_entity (_in ))))
        (_port (_internal SE_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 0 44 (_entity (_out ))))
      )
    )
    (.comp_package.mux32bit
      (_object
        (_port (_internal a ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal b ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 0 105 (_entity (_in ))))
        (_port (_internal s ~extieee.std_logic_1164.std_logic 0 106 (_entity (_in ))))
        (_port (_internal c ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 0 107 (_entity (_out ))))
      )
    )
    (.comp_package.ALU_Control
      (_object
        (_port (_internal funct ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 0 77 (_entity (_in ))))
        (_port (_internal ALUOp ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 0 78 (_entity (_in ))))
        (_port (_internal ALUControl ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 0 79 (_entity (_out ))))
      )
    )
    (.comp_package.ALU
      (_object
        (_port (_internal operation ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 0 66 (_entity (_in ))))
        (_port (_internal operand1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 0 67 (_entity (_in ))))
        (_port (_internal operand2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 0 68 (_entity (_in ))))
        (_port (_internal result ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 0 69 (_entity (_out ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
      )
    )
    (.comp_package.DataMemory
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
        (_port (_internal Address ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 0 9 (_entity (_in ))))
        (_port (_internal Write_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 0 10 (_entity (_in ))))
        (_port (_internal MemRead ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
        (_port (_internal MemWrite ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
        (_port (_internal Read_Data ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 0 13 (_entity (_out ))))
      )
    )
    (.comp_package.ProgramCounterAdder
      (_object
        (_port (_internal PCA_in ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 0 59 (_entity (_in ))))
        (_port (_internal PCA_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 0 60 (_entity (_out ))))
      )
    )
    (.comp_package.Shift2Left
      (_object
        (_port (_internal S_IN ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 0 114 (_entity (_in ))))
        (_port (_internal S_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 0 115 (_entity (_out ))))
      )
    )
    (.comp_package.adder
      (_object
        (_port (_internal add_in1 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_in2 ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 0 122 (_entity (_in ))))
        (_port (_internal add_out ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 0 123 (_entity (_out ))))
      )
    )
    (.comp_package.andgate
      (_object
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 129 (_entity (_in ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation insmemory 0 56 (_component .comp_package.InstructionMemory )
    (_port
      ((CLK)(clk))
      ((Address)(pcOut))
      ((instruction)(instruct_memory))
    )
    (_use (_entity . instructionmemory)
    )
  )
  (_instantiation pc 0 58 (_component .comp_package.ProgramCounter )
    (_port
      ((CLK)(clk))
      ((Reset)((i 2)))
      ((PC_in)(outmux32bit4))
      ((PC_out)(pcOut))
    )
    (_use (_entity . programcounter)
      (_port
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((PC_in)(PC_in))
        ((PC_out)(PC_out))
      )
    )
  )
  (_instantiation CU 0 60 (_component .comp_package.ControlUnit )
    (_port
      ((opcode)(instruct_memory(d_31_26)))
      ((RegDst)(outControlUnit(0)))
      ((ALUSrc)(outControlUnit(1)))
      ((MemtoReg)(outControlUnit(2)))
      ((regWrite)(outControlUnit(3)))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Branch)(outControlUnit(6)))
      ((Jump)(outControlUnit(7)))
      ((ALUOp)(outControlUnit(d_9_8)))
    )
    (_use (_entity . controlunit)
    )
  )
  (_instantiation mux1 0 71 (_component .comp_package.MUX )
    (_port
      ((a)(instruct_memory(d_20_16)))
      ((b)(instruct_memory(d_15_11)))
      ((s)(outControlUnit(0)))
      ((c)(outmux1))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation reg_file 0 75 (_component .comp_package.RegisterFile )
    (_port
      ((CLK)(clk))
      ((regWrite)(outControlUnit(3)))
      ((writeReg)(outmux1))
      ((writeData)(outmux32bit2))
      ((readReg1)(instruct_memory(d_25_21)))
      ((readReg2)(instruct_memory(d_20_16)))
      ((readData1)(readdata1))
      ((readData2)(readdata2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation sign 0 79 (_component .comp_package.SignExtender )
    (_port
      ((SE_in)(instruct_memory(d_15_0)))
      ((SE_out)(ot_si_ex))
    )
    (_use (_entity . signextender)
    )
  )
  (_instantiation mux32bit 0 82 (_component .comp_package.mux32bit )
    (_port
      ((a)(readdata2))
      ((b)(ot_si_ex))
      ((s)(outControlUnit(1)))
      ((c)(outmux32bit1))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation alu_control 0 85 (_component .comp_package.ALU_Control )
    (_port
      ((funct)(instruct_memory(d_5_0)))
      ((ALUOp)(outControlUnit(d_9_8)))
      ((ALUControl)(out_alu_control))
    )
    (_use (_entity . alu_control)
    )
  )
  (_instantiation alu 0 87 (_component .comp_package.ALU )
    (_port
      ((operation)(out_alu_control))
      ((operand1)(readdata1))
      ((operand2)(outmux32bit1))
      ((result)(alu_result))
      ((zero)(zero))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation datamemorylabel 0 89 (_component .comp_package.DataMemory )
    (_port
      ((CLK)(clk))
      ((Address)(alu_result))
      ((Write_Data)(readdata2))
      ((MemRead)(outControlUnit(4)))
      ((MemWrite)(outControlUnit(5)))
      ((Read_Data)(datamemory_out))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation mux32bit2 0 91 (_component .comp_package.mux32bit )
    (_port
      ((a)(datamemory_out))
      ((b)(alu_result))
      ((s)(outControlUnit(2)))
      ((c)(outmux32bit2))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation pcAdder 0 93 (_component .comp_package.ProgramCounterAdder )
    (_port
      ((PCA_in)(pcOut))
      ((PCA_out)(pcAdderOut))
    )
    (_use (_entity . programcounteradder)
    )
  )
  (_instantiation shiftL1 0 95 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(ot_si_ex))
      ((S_out)(shiftleftout2))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation shiftL2 0 97 (_component .comp_package.Shift2Left )
    (_port
      ((S_IN)(forshiftleftsize))
      ((S_out)(shiftleftout1))
    )
    (_use (_entity . shift2left)
    )
  )
  (_instantiation adder 0 99 (_component .comp_package.adder )
    (_port
      ((add_in1)(pcAdderOut))
      ((add_in2)(shiftleftout2))
      ((add_out)(addout))
    )
    (_use (_entity . adder)
    )
  )
  (_instantiation andgate 0 101 (_component .comp_package.andgate )
    (_port
      ((a)(zero))
      ((b)(outControlUnit(6)))
      ((c)(outandgate))
    )
    (_use (_entity . andgate)
    )
  )
  (_instantiation mux32bit3 0 103 (_component .comp_package.mux32bit )
    (_port
      ((a)(pcAdderOut))
      ((b)(addout))
      ((s)(outandgate))
      ((c)(outmux32bit3))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_instantiation mux32bit4 0 105 (_component .comp_package.mux32bit )
    (_port
      ((a)(shiftleftout1))
      ((b)(outmux32bit3))
      ((s)(outControlUnit(7)))
      ((c)(outmux32bit4))
    )
    (_use (_entity . mux32bit)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal instruct_memory ~std_logic_vector{31~downto~0}~13 0 11 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal outControlUnit ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal outmux1 ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_signal (_internal readdata1 ~std_logic_vector{31~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal readdata2 ~std_logic_vector{31~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal ot_si_ex ~std_logic_vector{31~downto~0}~13 0 21 (_architecture (_uni ))))
    (_signal (_internal outmux32bit1 ~std_logic_vector{31~downto~0}~13 0 23 (_architecture (_uni ))))
    (_signal (_internal outmux32bit2 ~std_logic_vector{31~downto~0}~13 0 25 (_architecture (_uni ))))
    (_signal (_internal outmux32bit3 ~std_logic_vector{31~downto~0}~13 0 27 (_architecture (_uni ))))
    (_signal (_internal outmux32bit4 ~std_logic_vector{31~downto~0}~13 0 29 (_architecture (_uni (_string \"00000000000000010000000000001100"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal out_alu_control ~std_logic_vector{2~downto~0}~13 0 31 (_architecture (_uni ))))
    (_signal (_internal zero ~extieee.std_logic_1164.std_logic 0 33 (_architecture (_uni ))))
    (_signal (_internal alu_result ~std_logic_vector{31~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal datamemory_out ~std_logic_vector{31~downto~0}~13 0 37 (_architecture (_uni ))))
    (_signal (_internal pcOut ~std_logic_vector{31~downto~0}~13 0 39 (_architecture (_uni ))))
    (_signal (_internal pcAdderOut ~std_logic_vector{31~downto~0}~13 0 41 (_architecture (_uni ))))
    (_signal (_internal shiftleftout1 ~std_logic_vector{31~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal shiftleftout2 ~std_logic_vector{31~downto~0}~13 0 45 (_architecture (_uni ))))
    (_signal (_internal addout ~std_logic_vector{31~downto~0}~13 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{25~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_signal (_internal forshiftleftsize ~std_logic_vector{31~downto~0}~13 0 49 (_architecture (_uni (_code 0)))))
    (_signal (_internal outandgate ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~11}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 11))))))
    (_type (_internal ~std_logic_vector{31{25~downto~21}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 21))))))
    (_type (_internal ~std_logic_vector{31{20~downto~16}~131 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 20)(i 16))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{9{9~downto~8}~132 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 8))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~156 (. comp_package ~std_logic_vector{31~downto~0}~156)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~158 (. comp_package ~std_logic_vector{31~downto~0}~158)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1522 (. comp_package ~std_logic_vector{31~downto~0}~1522)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1524 (. comp_package ~std_logic_vector{31~downto~0}~1524)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~1538 (. comp_package ~std_logic_vector{5~downto~0}~1538)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~1540 (. comp_package ~std_logic_vector{1~downto~0}~1540)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1544 (. comp_package ~std_logic_vector{4~downto~0}~1544)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1546 (. comp_package ~std_logic_vector{4~downto~0}~1546)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~15 (. comp_package ~std_logic_vector{4~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1510 (. comp_package ~std_logic_vector{31~downto~0}~1510)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1512 (. comp_package ~std_logic_vector{4~downto~0}~1512)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{4~downto~0}~1514 (. comp_package ~std_logic_vector{4~downto~0}~1514)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1516 (. comp_package ~std_logic_vector{31~downto~0}~1516)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1518 (. comp_package ~std_logic_vector{31~downto~0}~1518)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{15~downto~0}~15 (. comp_package ~std_logic_vector{15~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1520 (. comp_package ~std_logic_vector{31~downto~0}~1520)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1550 (. comp_package ~std_logic_vector{31~downto~0}~1550)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1552 (. comp_package ~std_logic_vector{31~downto~0}~1552)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{5~downto~0}~15 (. comp_package ~std_logic_vector{5~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{1~downto~0}~15 (. comp_package ~std_logic_vector{1~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~1536 (. comp_package ~std_logic_vector{2~downto~0}~1536)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{2~downto~0}~15 (. comp_package ~std_logic_vector{2~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1530 (. comp_package ~std_logic_vector{31~downto~0}~1530)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1532 (. comp_package ~std_logic_vector{31~downto~0}~1532)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1534 (. comp_package ~std_logic_vector{31~downto~0}~1534)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~15 (. comp_package ~std_logic_vector{31~downto~0}~15)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~152 (. comp_package ~std_logic_vector{31~downto~0}~152)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~154 (. comp_package ~std_logic_vector{31~downto~0}~154)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1526 (. comp_package ~std_logic_vector{31~downto~0}~1526)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1528 (. comp_package ~std_logic_vector{31~downto~0}~1528)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1554 (. comp_package ~std_logic_vector{31~downto~0}~1554)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1556 (. comp_package ~std_logic_vector{31~downto~0}~1556)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1560 (. comp_package ~std_logic_vector{31~downto~0}~1560)))
    (_type (_external ~extdesign4.comp_package.~std_logic_vector{31~downto~0}~1562 (. comp_package ~std_logic_vector{31~downto~0}~1562)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . arch 1 -1
  )
)
V 000051 55 1496          1715636800542 Behavioral
(_unit VHDL (signextender 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1715636800541 2024.05.14 00:46:40)
  (_source (\./src/mohamed_hassan.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098790)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal SE_in ~std_logic_vector{15~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal SE_out ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000045 55 1387          1715636800596 arch
(_unit VHDL (mux 0 4 (arch 0 12 ))
  (_version v33)
  (_time 1715636800596 2024.05.14 00:46:40)
  (_source (\./src/Multiplexer.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098837)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal s ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal c ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arch 1 -1
  )
)
V 000049 55 1406          1715636800645 mux32bit
(_unit VHDL (mux32bit 0 6 (mux32bit 0 16 ))
  (_version v33)
  (_time 1715636800644 2024.05.14 00:46:40)
  (_source (\./src/mux32bit.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098885)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal a ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal b ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal s ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal c ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux32bit 1 -1
  )
)
V 000051 55 1324          1715636800688 Behavioral
(_unit VHDL (programcounteradder 0 7 (behavioral 0 14 ))
  (_version v33)
  (_time 1715636800687 2024.05.14 00:46:40)
  (_source (\./src/Pc_Adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PCA_in ~std_logic_vector{31~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PCA_out ~std_logic_vector{31~downto~0}~122 0 10 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 1628          1715636800740 Behavioral
(_unit VHDL (programcounter 0 6 (behavioral 0 15 ))
  (_version v33)
  (_time 1715636800739 2024.05.14 00:46:40)
  (_source (\./src/program_counter.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629098994)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PC_in ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal PC_out ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_out ))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 10212         1715636800789 Behavioral
(_unit VHDL (registerfile 0 6 (behavioral 0 23 ))
  (_version v33)
  (_time 1715636800788 2024.05.14 00:46:40)
  (_source (\./src/Register_File.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715629099043)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal regWrite ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal writeReg ~std_logic_vector{4~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal writeData ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal readReg1 ~std_logic_vector{4~downto~0}~122 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal readReg2 ~std_logic_vector{4~downto~0}~124 0 16 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal readData1 ~std_logic_vector{31~downto~0}~126 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal readData2 ~std_logic_vector{31~downto~0}~128 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal RegisterArrayType 0 25 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_constant (_internal Instructions RegisterArrayType 0 26 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_signal (_internal registers RegisterArrayType 0 65 (_architecture (_uni ((_others(_others(i 2))))))))
    (_process
      (line__67(_architecture 0 0 67 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(4)(5)(1)(3)(2)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_split (8)
  )
  (_model . Behavioral 1 -1
  )
)
V 000051 55 1716          1715636800844 Behavioral
(_unit VHDL (shift2left 0 5 (behavioral 0 12 ))
  (_version v33)
  (_time 1715636800843 2024.05.14 00:46:40)
  (_source (\./src/shift2left.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715631488670)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_IN ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal S_out ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{30~downto~2}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 30)(i 2))))))
    (_type (_internal ~std_logic_vector{31{28~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_type (_internal ~std_logic_vector{31{1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(1(d_1_0))(1(d_30_2))(1(31)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
V 000049 55 1401          1715636800895 foradder
(_unit VHDL (adder 0 7 (foradder 0 14 ))
  (_version v33)
  (_time 1715636800894 2024.05.14 00:46:40)
  (_source (\./src/adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715630298936)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal add_in1 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal add_in2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal add_out ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . foradder 1 -1
  )
)
V 000051 55 1020          1715636800942 forandgate
(_unit VHDL (andgate 0 7 (forandgate 0 14 ))
  (_version v33)
  (_time 1715636800941 2024.05.14 00:46:40)
  (_source (\./src/andgate.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715633605505)
    (_use )
  )
  (_object
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . forandgate 1 -1
  )
)
V 000051 55 1038          1715636800993 Behavioral
(_unit VHDL (testbench 0 6 (behavioral 0 10 ))
  (_version v33)
  (_time 1715636800992 2024.05.14 00:46:40)
  (_source (\./src/TestBench.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1715636800985)
    (_use )
  )
  (_object
    (_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 15 (_architecture ((ns 4621819117588971520)))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 18 (_architecture (_uni ((i 2))))))
    (_process
      (line__23(_architecture 0 0 23 (_process (_wait_for)(_target(0))(_read(0)))))
      (line__32(_architecture 1 0 32 (_process (_wait_for))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . Behavioral 2 -1
  )
)
