<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FinalProject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_CPU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_CPU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_CPU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606075091" xil_pn:in_ck="8275352612430969757" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1606075091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="UART_TX_CTRL.vhd"/>
      <outfile xil_pn:name="cpuControlLogic.v"/>
      <outfile xil_pn:name="cpuController.v"/>
      <outfile xil_pn:name="cpuDatapath.v"/>
      <outfile xil_pn:name="functionalUnit.v"/>
      <outfile xil_pn:name="instructionRegister.v"/>
      <outfile xil_pn:name="programCounter.v"/>
      <outfile xil_pn:name="read_from_ram.v"/>
      <outfile xil_pn:name="read_ram_and_uart.v"/>
      <outfile xil_pn:name="registerAddressLogic.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="tb_CPU.v"/>
      <outfile xil_pn:name="tb_controller.v"/>
      <outfile xil_pn:name="tb_cpuControlLogic.v"/>
      <outfile xil_pn:name="tb_datapath.v"/>
      <outfile xil_pn:name="tb_functionalUnit.v"/>
      <outfile xil_pn:name="tb_instructionRegister.v"/>
      <outfile xil_pn:name="tb_registerFile.v"/>
      <outfile xil_pn:name="top_level.v"/>
    </transform>
    <transform xil_pn:end_ts="1606009138" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7161550113543487572" xil_pn:start_ts="1606009138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606009138" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2988404822870742926" xil_pn:start_ts="1606009138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606009138" xil_pn:in_ck="-8936923017992541857" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4046364953455524733" xil_pn:start_ts="1606009138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606075091" xil_pn:in_ck="8275352612430969757" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1606075091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="UART_TX_CTRL.vhd"/>
      <outfile xil_pn:name="cpuControlLogic.v"/>
      <outfile xil_pn:name="cpuController.v"/>
      <outfile xil_pn:name="cpuDatapath.v"/>
      <outfile xil_pn:name="functionalUnit.v"/>
      <outfile xil_pn:name="instructionRegister.v"/>
      <outfile xil_pn:name="programCounter.v"/>
      <outfile xil_pn:name="read_from_ram.v"/>
      <outfile xil_pn:name="read_ram_and_uart.v"/>
      <outfile xil_pn:name="registerAddressLogic.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="tb_CPU.v"/>
      <outfile xil_pn:name="tb_controller.v"/>
      <outfile xil_pn:name="tb_cpuControlLogic.v"/>
      <outfile xil_pn:name="tb_datapath.v"/>
      <outfile xil_pn:name="tb_functionalUnit.v"/>
      <outfile xil_pn:name="tb_instructionRegister.v"/>
      <outfile xil_pn:name="tb_registerFile.v"/>
      <outfile xil_pn:name="top_level.v"/>
    </transform>
    <transform xil_pn:end_ts="1606075095" xil_pn:in_ck="3166267247529652820" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8117528180735128215" xil_pn:start_ts="1606075091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_CPU_beh.prj"/>
      <outfile xil_pn:name="tb_CPU_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1606075097" xil_pn:in_ck="2443532868034278700" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-704799226620614918" xil_pn:start_ts="1606075095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_CPU_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1606063131" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2193125703598844637" xil_pn:start_ts="1606063131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606063131" xil_pn:in_ck="-8936923017992541857" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4046364953455524733" xil_pn:start_ts="1606063131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ip_ram_output_code.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ip_ram_output_code.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_rom_input_code.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ip_rom_input_code.v"/>
    </transform>
    <transform xil_pn:end_ts="1606002014" xil_pn:in_ck="3792424316775255325" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1606002014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606063131" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="9179435267887864767" xil_pn:start_ts="1606063131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606063131" xil_pn:in_ck="3792424316775255325" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1606063131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606063131" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3729449161086113997" xil_pn:start_ts="1606063131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606064060" xil_pn:in_ck="-6459310424209690820" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3405747627999724384" xil_pn:start_ts="1606064037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="CPU.lso"/>
      <outfile xil_pn:name="CPU.ngc"/>
      <outfile xil_pn:name="CPU.ngr"/>
      <outfile xil_pn:name="CPU.prj"/>
      <outfile xil_pn:name="CPU.stx"/>
      <outfile xil_pn:name="CPU.syr"/>
      <outfile xil_pn:name="CPU.xst"/>
      <outfile xil_pn:name="CPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
