/* Generated by Yosys 0.9 (git sha1 1979e0b1, i686-w64-mingw32.static-g++ 5.5.0 -Os) */

(* src = "vdcorput_32bit.sv:22" *)
module \$paramod\vdcorput_32bit\BASE=2\SCALE=11 (clk, rst_n, pop_enable, seed, reseed_enable, vdc_out, valid);
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _000_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _001_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _002_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _003_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _004_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _005_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _006_;
  (* src = "vdcorput_32bit.sv:40" *)
  reg [31:0] _007_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg _008_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _009_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _010_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _011_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _012_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _013_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _014_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _015_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _016_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _017_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _018_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _019_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _020_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _021_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _022_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _023_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _024_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _025_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _026_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _027_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _028_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _029_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _030_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _031_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _032_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _033_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _034_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _035_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _036_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _037_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _038_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _039_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _040_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _041_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _042_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _043_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _044_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _045_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _046_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _047_;
  (* src = "vdcorput_32bit.sv:103" *)
  wire [31:0] _048_;
  (* src = "vdcorput_32bit.sv:110" *)
  wire [31:0] _049_;
  (* src = "vdcorput_32bit.sv:117" *)
  wire [31:0] _050_;
  (* src = "vdcorput_32bit.sv:124" *)
  wire [31:0] _051_;
  (* src = "vdcorput_32bit.sv:131" *)
  wire [31:0] _052_;
  (* src = "vdcorput_32bit.sv:75" *)
  wire [31:0] _053_;
  (* src = "vdcorput_32bit.sv:77" *)
  wire [31:0] _054_;
  (* src = "vdcorput_32bit.sv:100" *)
  wire [31:0] _055_;
  (* src = "vdcorput_32bit.sv:102" *)
  wire [31:0] _056_;
  (* src = "vdcorput_32bit.sv:107" *)
  wire [31:0] _057_;
  (* src = "vdcorput_32bit.sv:109" *)
  wire [31:0] _058_;
  (* src = "vdcorput_32bit.sv:114" *)
  wire [31:0] _059_;
  (* src = "vdcorput_32bit.sv:116" *)
  wire [31:0] _060_;
  (* src = "vdcorput_32bit.sv:121" *)
  wire [31:0] _061_;
  (* src = "vdcorput_32bit.sv:123" *)
  wire [31:0] _062_;
  (* src = "vdcorput_32bit.sv:128" *)
  wire [31:0] _063_;
  (* src = "vdcorput_32bit.sv:130" *)
  wire [31:0] _064_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:86" *)
  reg [31:0] _065_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:90" *)
  reg [31:0] _066_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:87" *)
  reg [31:0] _067_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:88" *)
  reg [31:0] _068_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:91" *)
  reg [31:0] _069_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:89" *)
  reg [31:0] _070_;
  (* src = "vdcorput_32bit.sv:41" *)
  wire _071_;
  (* src = "vdcorput_32bit.sv:62" *)
  wire _072_;
  (* src = "vdcorput_32bit.sv:101" *)
  wire [31:0] _073_;
  (* src = "vdcorput_32bit.sv:108" *)
  wire [31:0] _074_;
  (* src = "vdcorput_32bit.sv:115" *)
  wire [31:0] _075_;
  (* src = "vdcorput_32bit.sv:122" *)
  wire [31:0] _076_;
  (* src = "vdcorput_32bit.sv:129" *)
  wire [31:0] _077_;
  (* src = "vdcorput_32bit.sv:103" *)
  wire [31:0] _078_;
  (* src = "vdcorput_32bit.sv:110" *)
  wire [31:0] _079_;
  (* src = "vdcorput_32bit.sv:117" *)
  wire [31:0] _080_;
  (* src = "vdcorput_32bit.sv:124" *)
  wire [31:0] _081_;
  (* src = "vdcorput_32bit.sv:131" *)
  wire [31:0] _082_;
  (* src = "vdcorput_32bit.sv:106" *)
  wire _083_;
  (* src = "vdcorput_32bit.sv:113" *)
  wire _084_;
  (* src = "vdcorput_32bit.sv:120" *)
  wire _085_;
  (* src = "vdcorput_32bit.sv:127" *)
  wire _086_;
  (* src = "vdcorput_32bit.sv:99" *)
  wire _087_;
  (* src = "vdcorput_32bit.sv:26" *)
  input clk;
  (* src = "vdcorput_32bit.sv:36" *)
  reg [31:0] count;
  (* src = "vdcorput_32bit.sv:37" *)
  reg [31:0] factor;
  (* src = "vdcorput_32bit.sv:28" *)
  input pop_enable;
  (* src = "vdcorput_32bit.sv:30" *)
  input reseed_enable;
  (* src = "vdcorput_32bit.sv:27" *)
  input rst_n;
  (* src = "vdcorput_32bit.sv:29" *)
  input [31:0] seed;
  (* src = "vdcorput_32bit.sv:32" *)
  output valid;
  reg valid;
  (* src = "vdcorput_32bit.sv:31" *)
  output [31:0] vdc_out;
  reg [31:0] vdc_out;
  assign _048_ = 32'd0 + (* src = "vdcorput_32bit.sv:103" *) _078_;
  assign _049_ = _031_ + (* src = "vdcorput_32bit.sv:110" *) _079_;
  assign _050_ = _035_ + (* src = "vdcorput_32bit.sv:117" *) _080_;
  assign _051_ = _039_ + (* src = "vdcorput_32bit.sv:124" *) _081_;
  assign _052_ = _043_ + (* src = "vdcorput_32bit.sv:131" *) _082_;
  assign _053_ = count + (* src = "vdcorput_32bit.sv:75" *) 1'h1;
  assign _054_ = count + (* src = "vdcorput_32bit.sv:77" *) 1'h1;
  assign _055_ = factor / (* src = "vdcorput_32bit.sv:100" *) 32'd2;
  assign _056_ = _054_ / (* src = "vdcorput_32bit.sv:102" *) 32'd2;
  assign _057_ = _028_ / (* src = "vdcorput_32bit.sv:107" *) 32'd2;
  assign _058_ = _029_ / (* src = "vdcorput_32bit.sv:109" *) 32'd2;
  assign _059_ = _032_ / (* src = "vdcorput_32bit.sv:114" *) 32'd2;
  assign _060_ = _033_ / (* src = "vdcorput_32bit.sv:116" *) 32'd2;
  assign _061_ = _036_ / (* src = "vdcorput_32bit.sv:121" *) 32'd2;
  assign _062_ = _037_ / (* src = "vdcorput_32bit.sv:123" *) 32'd2;
  assign _063_ = _040_ / (* src = "vdcorput_32bit.sv:128" *) 32'd2;
  assign _064_ = _041_ / (* src = "vdcorput_32bit.sv:130" *) 32'd2;
  assign _071_ = ! (* src = "vdcorput_32bit.sv:41" *) rst_n;
  assign _072_ = ! (* src = "vdcorput_32bit.sv:62" *) rst_n;
  assign _073_ = _054_ % (* src = "vdcorput_32bit.sv:101" *) 32'd2;
  assign _074_ = _029_ % (* src = "vdcorput_32bit.sv:108" *) 32'd2;
  assign _075_ = _033_ % (* src = "vdcorput_32bit.sv:115" *) 32'd2;
  assign _076_ = _037_ % (* src = "vdcorput_32bit.sv:122" *) 32'd2;
  assign _077_ = _041_ % (* src = "vdcorput_32bit.sv:129" *) 32'd2;
  assign _078_ = _073_ * (* src = "vdcorput_32bit.sv:103" *) _055_;
  assign _079_ = _074_ * (* src = "vdcorput_32bit.sv:110" *) _057_;
  assign _080_ = _075_ * (* src = "vdcorput_32bit.sv:117" *) _059_;
  assign _081_ = _076_ * (* src = "vdcorput_32bit.sv:124" *) _061_;
  assign _082_ = _077_ * (* src = "vdcorput_32bit.sv:131" *) _063_;
  assign _083_ = _029_ != (* src = "vdcorput_32bit.sv:106" *) 32'd0;
  assign _084_ = _033_ != (* src = "vdcorput_32bit.sv:113" *) 32'd0;
  assign _085_ = _037_ != (* src = "vdcorput_32bit.sv:120" *) 32'd0;
  assign _086_ = _041_ != (* src = "vdcorput_32bit.sv:127" *) 32'd0;
  assign _087_ = _054_ != (* src = "vdcorput_32bit.sv:99" *) 32'd0;
  always @* begin
    _007_ = factor;
    (* src = "vdcorput_32bit.sv:41" *)
    casez (_071_)
      /* src = "vdcorput_32bit.sv:41" */
      1'h1:
          (* src = "vdcorput_32bit.sv:42" *)
          casez (1'h0)
            /* src = "vdcorput_32bit.sv:44" */
            default:
                (* src = "vdcorput_32bit.sv:44" *)
                casez (1'h0)
                  /* src = "vdcorput_32bit.sv:46" */
                  default:
                      (* src = "vdcorput_32bit.sv:46" *)
                      casez (1'h1)
                        /* src = "vdcorput_32bit.sv:46" */
                        1'h1:
                            _007_ = 32'd2048;
                        default:
                            /* empty */;
                      endcase
                endcase
          endcase
      default:
          /* empty */;
    endcase
  end
  always @(posedge clk) begin
      factor <= _007_;
  end
  always @(negedge rst_n) begin
      factor <= _007_;
  end
  always @* begin
    _009_ = vdc_out;
    _008_ = valid;
    _006_ = count;
    _000_ = _010_;
    _002_ = _012_;
    _003_ = _013_;
    _001_ = _011_;
    _004_ = _014_;
    _005_ = _015_;
    (* src = "vdcorput_32bit.sv:62" *)
    casez (_072_)
      /* src = "vdcorput_32bit.sv:62" */
      1'h1:
        begin
          _010_ = _065_;
          _012_ = _067_;
          _013_ = _068_;
          _011_ = _066_;
          _014_ = _069_;
          _015_ = _070_;
          _006_ = 32'd0;
          _009_ = 32'd0;
          _008_ = 1'h0;
        end
      /* src = "vdcorput_32bit.sv:66" */
      default:
        begin
          _010_ = _016_;
          _012_ = _018_;
          _013_ = _019_;
          _011_ = _017_;
          _014_ = _020_;
          _015_ = _021_;
          (* src = "vdcorput_32bit.sv:68" *)
          casez (reseed_enable)
            /* src = "vdcorput_32bit.sv:68" */
            1'h1:
              begin
                _016_ = _065_;
                _018_ = _067_;
                _019_ = _068_;
                _017_ = _066_;
                _020_ = _069_;
                _021_ = _070_;
                _006_ = seed;
                _009_ = 32'd0;
                _008_ = 1'h0;
              end
            /* src = "vdcorput_32bit.sv:74" */
            default:
              begin
                _016_ = _022_;
                _018_ = _024_;
                _019_ = _025_;
                _017_ = _023_;
                _020_ = _026_;
                _021_ = _027_;
                (* src = "vdcorput_32bit.sv:74" *)
                casez (pop_enable)
                  /* src = "vdcorput_32bit.sv:74" */
                  1'h1:
                    begin
                      _006_ = _053_;
                      _024_ = _054_;
                      _025_ = _045_;
                      _023_ = _044_;
                      _026_ = _046_;
                      _027_ = _047_;
                      _022_ = _047_;
                      _009_ = _047_;
                      _008_ = 1'h1;
                      (* src = "vdcorput_32bit.sv:99" *)
                      casez (_087_)
                        /* src = "vdcorput_32bit.sv:99" */
                        1'h1:
                          begin
                            _028_ = _055_;
                            _030_ = _073_;
                            _029_ = _056_;
                            _031_ = _048_;
                          end
                        default:
                          begin
                            _029_ = _054_;
                            _028_ = factor;
                            _030_ = _069_;
                            _031_ = 32'd0;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:106" *)
                      casez (_083_)
                        /* src = "vdcorput_32bit.sv:106" */
                        1'h1:
                          begin
                            _032_ = _057_;
                            _034_ = _074_;
                            _033_ = _058_;
                            _035_ = _049_;
                          end
                        default:
                          begin
                            _033_ = _029_;
                            _032_ = _028_;
                            _034_ = _030_;
                            _035_ = _031_;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:113" *)
                      casez (_084_)
                        /* src = "vdcorput_32bit.sv:113" */
                        1'h1:
                          begin
                            _036_ = _059_;
                            _038_ = _075_;
                            _037_ = _060_;
                            _039_ = _050_;
                          end
                        default:
                          begin
                            _037_ = _033_;
                            _036_ = _032_;
                            _038_ = _034_;
                            _039_ = _035_;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:120" *)
                      casez (_085_)
                        /* src = "vdcorput_32bit.sv:120" */
                        1'h1:
                          begin
                            _040_ = _061_;
                            _042_ = _076_;
                            _041_ = _062_;
                            _043_ = _051_;
                          end
                        default:
                          begin
                            _041_ = _037_;
                            _040_ = _036_;
                            _042_ = _038_;
                            _043_ = _039_;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:127" *)
                      casez (_086_)
                        /* src = "vdcorput_32bit.sv:127" */
                        1'h1:
                          begin
                            _044_ = _063_;
                            _046_ = _077_;
                            _045_ = _064_;
                            _047_ = _052_;
                          end
                        default:
                          begin
                            _045_ = _041_;
                            _044_ = _040_;
                            _046_ = _042_;
                            _047_ = _043_;
                          end
                      endcase
                    end
                  /* src = "vdcorput_32bit.sv:79" */
                  default:
                    begin
                      _022_ = _065_;
                      _024_ = _067_;
                      _025_ = _068_;
                      _023_ = _066_;
                      _026_ = _069_;
                      _027_ = _070_;
                      _008_ = 1'h0;
                    end
                endcase
              end
          endcase
        end
    endcase
  end
  always @(posedge clk) begin
      vdc_out <= _009_;
      valid <= _008_;
      count <= _006_;
      _065_ <= 32'hxxxxxxxx;
      _067_ <= 32'hxxxxxxxx;
      _068_ <= 32'hxxxxxxxx;
      _066_ <= 32'hxxxxxxxx;
      _069_ <= 32'hxxxxxxxx;
      _070_ <= 32'hxxxxxxxx;
  end
  always @(negedge rst_n) begin
      vdc_out <= _009_;
      valid <= _008_;
      count <= _006_;
      _065_ <= 32'hxxxxxxxx;
      _067_ <= 32'hxxxxxxxx;
      _068_ <= 32'hxxxxxxxx;
      _066_ <= 32'hxxxxxxxx;
      _069_ <= 32'hxxxxxxxx;
      _070_ <= 32'hxxxxxxxx;
  end
endmodule

(* src = "vdcorput_32bit.sv:22" *)
module \$paramod\vdcorput_32bit\BASE=3\SCALE=7 (clk, rst_n, pop_enable, seed, reseed_enable, vdc_out, valid);
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _000_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _001_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _002_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _003_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _004_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _005_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _006_;
  (* src = "vdcorput_32bit.sv:40" *)
  reg [31:0] _007_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg _008_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _009_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _010_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _011_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _012_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _013_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _014_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _015_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _016_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _017_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _018_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _019_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _020_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _021_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _022_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _023_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _024_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _025_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _026_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _027_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _028_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _029_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _030_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _031_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _032_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _033_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _034_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _035_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _036_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _037_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _038_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _039_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _040_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _041_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _042_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _043_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _044_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _045_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _046_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _047_;
  (* src = "vdcorput_32bit.sv:103" *)
  wire [31:0] _048_;
  (* src = "vdcorput_32bit.sv:110" *)
  wire [31:0] _049_;
  (* src = "vdcorput_32bit.sv:117" *)
  wire [31:0] _050_;
  (* src = "vdcorput_32bit.sv:124" *)
  wire [31:0] _051_;
  (* src = "vdcorput_32bit.sv:131" *)
  wire [31:0] _052_;
  (* src = "vdcorput_32bit.sv:75" *)
  wire [31:0] _053_;
  (* src = "vdcorput_32bit.sv:77" *)
  wire [31:0] _054_;
  (* src = "vdcorput_32bit.sv:100" *)
  wire [31:0] _055_;
  (* src = "vdcorput_32bit.sv:102" *)
  wire [31:0] _056_;
  (* src = "vdcorput_32bit.sv:107" *)
  wire [31:0] _057_;
  (* src = "vdcorput_32bit.sv:109" *)
  wire [31:0] _058_;
  (* src = "vdcorput_32bit.sv:114" *)
  wire [31:0] _059_;
  (* src = "vdcorput_32bit.sv:116" *)
  wire [31:0] _060_;
  (* src = "vdcorput_32bit.sv:121" *)
  wire [31:0] _061_;
  (* src = "vdcorput_32bit.sv:123" *)
  wire [31:0] _062_;
  (* src = "vdcorput_32bit.sv:128" *)
  wire [31:0] _063_;
  (* src = "vdcorput_32bit.sv:130" *)
  wire [31:0] _064_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:86" *)
  reg [31:0] _065_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:90" *)
  reg [31:0] _066_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:87" *)
  reg [31:0] _067_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:88" *)
  reg [31:0] _068_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:91" *)
  reg [31:0] _069_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:89" *)
  reg [31:0] _070_;
  (* src = "vdcorput_32bit.sv:41" *)
  wire _071_;
  (* src = "vdcorput_32bit.sv:62" *)
  wire _072_;
  (* src = "vdcorput_32bit.sv:101" *)
  wire [31:0] _073_;
  (* src = "vdcorput_32bit.sv:108" *)
  wire [31:0] _074_;
  (* src = "vdcorput_32bit.sv:115" *)
  wire [31:0] _075_;
  (* src = "vdcorput_32bit.sv:122" *)
  wire [31:0] _076_;
  (* src = "vdcorput_32bit.sv:129" *)
  wire [31:0] _077_;
  (* src = "vdcorput_32bit.sv:103" *)
  wire [31:0] _078_;
  (* src = "vdcorput_32bit.sv:110" *)
  wire [31:0] _079_;
  (* src = "vdcorput_32bit.sv:117" *)
  wire [31:0] _080_;
  (* src = "vdcorput_32bit.sv:124" *)
  wire [31:0] _081_;
  (* src = "vdcorput_32bit.sv:131" *)
  wire [31:0] _082_;
  (* src = "vdcorput_32bit.sv:106" *)
  wire _083_;
  (* src = "vdcorput_32bit.sv:113" *)
  wire _084_;
  (* src = "vdcorput_32bit.sv:120" *)
  wire _085_;
  (* src = "vdcorput_32bit.sv:127" *)
  wire _086_;
  (* src = "vdcorput_32bit.sv:99" *)
  wire _087_;
  (* src = "vdcorput_32bit.sv:26" *)
  input clk;
  (* src = "vdcorput_32bit.sv:36" *)
  reg [31:0] count;
  (* src = "vdcorput_32bit.sv:37" *)
  reg [31:0] factor;
  (* src = "vdcorput_32bit.sv:28" *)
  input pop_enable;
  (* src = "vdcorput_32bit.sv:30" *)
  input reseed_enable;
  (* src = "vdcorput_32bit.sv:27" *)
  input rst_n;
  (* src = "vdcorput_32bit.sv:29" *)
  input [31:0] seed;
  (* src = "vdcorput_32bit.sv:32" *)
  output valid;
  reg valid;
  (* src = "vdcorput_32bit.sv:31" *)
  output [31:0] vdc_out;
  reg [31:0] vdc_out;
  assign _048_ = 32'd0 + (* src = "vdcorput_32bit.sv:103" *) _078_;
  assign _049_ = _031_ + (* src = "vdcorput_32bit.sv:110" *) _079_;
  assign _050_ = _035_ + (* src = "vdcorput_32bit.sv:117" *) _080_;
  assign _051_ = _039_ + (* src = "vdcorput_32bit.sv:124" *) _081_;
  assign _052_ = _043_ + (* src = "vdcorput_32bit.sv:131" *) _082_;
  assign _053_ = count + (* src = "vdcorput_32bit.sv:75" *) 1'h1;
  assign _054_ = count + (* src = "vdcorput_32bit.sv:77" *) 1'h1;
  assign _055_ = factor / (* src = "vdcorput_32bit.sv:100" *) 32'd3;
  assign _056_ = _054_ / (* src = "vdcorput_32bit.sv:102" *) 32'd3;
  assign _057_ = _028_ / (* src = "vdcorput_32bit.sv:107" *) 32'd3;
  assign _058_ = _029_ / (* src = "vdcorput_32bit.sv:109" *) 32'd3;
  assign _059_ = _032_ / (* src = "vdcorput_32bit.sv:114" *) 32'd3;
  assign _060_ = _033_ / (* src = "vdcorput_32bit.sv:116" *) 32'd3;
  assign _061_ = _036_ / (* src = "vdcorput_32bit.sv:121" *) 32'd3;
  assign _062_ = _037_ / (* src = "vdcorput_32bit.sv:123" *) 32'd3;
  assign _063_ = _040_ / (* src = "vdcorput_32bit.sv:128" *) 32'd3;
  assign _064_ = _041_ / (* src = "vdcorput_32bit.sv:130" *) 32'd3;
  assign _071_ = ! (* src = "vdcorput_32bit.sv:41" *) rst_n;
  assign _072_ = ! (* src = "vdcorput_32bit.sv:62" *) rst_n;
  assign _073_ = _054_ % (* src = "vdcorput_32bit.sv:101" *) 32'd3;
  assign _074_ = _029_ % (* src = "vdcorput_32bit.sv:108" *) 32'd3;
  assign _075_ = _033_ % (* src = "vdcorput_32bit.sv:115" *) 32'd3;
  assign _076_ = _037_ % (* src = "vdcorput_32bit.sv:122" *) 32'd3;
  assign _077_ = _041_ % (* src = "vdcorput_32bit.sv:129" *) 32'd3;
  assign _078_ = _073_ * (* src = "vdcorput_32bit.sv:103" *) _055_;
  assign _079_ = _074_ * (* src = "vdcorput_32bit.sv:110" *) _057_;
  assign _080_ = _075_ * (* src = "vdcorput_32bit.sv:117" *) _059_;
  assign _081_ = _076_ * (* src = "vdcorput_32bit.sv:124" *) _061_;
  assign _082_ = _077_ * (* src = "vdcorput_32bit.sv:131" *) _063_;
  assign _083_ = _029_ != (* src = "vdcorput_32bit.sv:106" *) 32'd0;
  assign _084_ = _033_ != (* src = "vdcorput_32bit.sv:113" *) 32'd0;
  assign _085_ = _037_ != (* src = "vdcorput_32bit.sv:120" *) 32'd0;
  assign _086_ = _041_ != (* src = "vdcorput_32bit.sv:127" *) 32'd0;
  assign _087_ = _054_ != (* src = "vdcorput_32bit.sv:99" *) 32'd0;
  always @* begin
    _007_ = factor;
    (* src = "vdcorput_32bit.sv:41" *)
    casez (_071_)
      /* src = "vdcorput_32bit.sv:41" */
      1'h1:
          (* src = "vdcorput_32bit.sv:42" *)
          casez (1'h0)
            /* src = "vdcorput_32bit.sv:44" */
            default:
                (* src = "vdcorput_32bit.sv:44" *)
                casez (1'h0)
                  /* src = "vdcorput_32bit.sv:46" */
                  default:
                      (* src = "vdcorput_32bit.sv:46" *)
                      casez (1'h0)
                        /* src = "vdcorput_32bit.sv:48" */
                        default:
                            (* src = "vdcorput_32bit.sv:48" *)
                            casez (1'h0)
                              /* src = "vdcorput_32bit.sv:50" */
                              default:
                                  (* src = "vdcorput_32bit.sv:50" *)
                                  casez (1'h1)
                                    /* src = "vdcorput_32bit.sv:50" */
                                    1'h1:
                                        _007_ = 32'd2187;
                                    default:
                                        /* empty */;
                                  endcase
                            endcase
                      endcase
                endcase
          endcase
      default:
          /* empty */;
    endcase
  end
  always @(posedge clk) begin
      factor <= _007_;
  end
  always @(negedge rst_n) begin
      factor <= _007_;
  end
  always @* begin
    _009_ = vdc_out;
    _008_ = valid;
    _006_ = count;
    _000_ = _010_;
    _002_ = _012_;
    _003_ = _013_;
    _001_ = _011_;
    _004_ = _014_;
    _005_ = _015_;
    (* src = "vdcorput_32bit.sv:62" *)
    casez (_072_)
      /* src = "vdcorput_32bit.sv:62" */
      1'h1:
        begin
          _010_ = _065_;
          _012_ = _067_;
          _013_ = _068_;
          _011_ = _066_;
          _014_ = _069_;
          _015_ = _070_;
          _006_ = 32'd0;
          _009_ = 32'd0;
          _008_ = 1'h0;
        end
      /* src = "vdcorput_32bit.sv:66" */
      default:
        begin
          _010_ = _016_;
          _012_ = _018_;
          _013_ = _019_;
          _011_ = _017_;
          _014_ = _020_;
          _015_ = _021_;
          (* src = "vdcorput_32bit.sv:68" *)
          casez (reseed_enable)
            /* src = "vdcorput_32bit.sv:68" */
            1'h1:
              begin
                _016_ = _065_;
                _018_ = _067_;
                _019_ = _068_;
                _017_ = _066_;
                _020_ = _069_;
                _021_ = _070_;
                _006_ = seed;
                _009_ = 32'd0;
                _008_ = 1'h0;
              end
            /* src = "vdcorput_32bit.sv:74" */
            default:
              begin
                _016_ = _022_;
                _018_ = _024_;
                _019_ = _025_;
                _017_ = _023_;
                _020_ = _026_;
                _021_ = _027_;
                (* src = "vdcorput_32bit.sv:74" *)
                casez (pop_enable)
                  /* src = "vdcorput_32bit.sv:74" */
                  1'h1:
                    begin
                      _006_ = _053_;
                      _024_ = _054_;
                      _025_ = _045_;
                      _023_ = _044_;
                      _026_ = _046_;
                      _027_ = _047_;
                      _022_ = _047_;
                      _009_ = _047_;
                      _008_ = 1'h1;
                      (* src = "vdcorput_32bit.sv:99" *)
                      casez (_087_)
                        /* src = "vdcorput_32bit.sv:99" */
                        1'h1:
                          begin
                            _028_ = _055_;
                            _030_ = _073_;
                            _029_ = _056_;
                            _031_ = _048_;
                          end
                        default:
                          begin
                            _029_ = _054_;
                            _028_ = factor;
                            _030_ = _069_;
                            _031_ = 32'd0;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:106" *)
                      casez (_083_)
                        /* src = "vdcorput_32bit.sv:106" */
                        1'h1:
                          begin
                            _032_ = _057_;
                            _034_ = _074_;
                            _033_ = _058_;
                            _035_ = _049_;
                          end
                        default:
                          begin
                            _033_ = _029_;
                            _032_ = _028_;
                            _034_ = _030_;
                            _035_ = _031_;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:113" *)
                      casez (_084_)
                        /* src = "vdcorput_32bit.sv:113" */
                        1'h1:
                          begin
                            _036_ = _059_;
                            _038_ = _075_;
                            _037_ = _060_;
                            _039_ = _050_;
                          end
                        default:
                          begin
                            _037_ = _033_;
                            _036_ = _032_;
                            _038_ = _034_;
                            _039_ = _035_;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:120" *)
                      casez (_085_)
                        /* src = "vdcorput_32bit.sv:120" */
                        1'h1:
                          begin
                            _040_ = _061_;
                            _042_ = _076_;
                            _041_ = _062_;
                            _043_ = _051_;
                          end
                        default:
                          begin
                            _041_ = _037_;
                            _040_ = _036_;
                            _042_ = _038_;
                            _043_ = _039_;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:127" *)
                      casez (_086_)
                        /* src = "vdcorput_32bit.sv:127" */
                        1'h1:
                          begin
                            _044_ = _063_;
                            _046_ = _077_;
                            _045_ = _064_;
                            _047_ = _052_;
                          end
                        default:
                          begin
                            _045_ = _041_;
                            _044_ = _040_;
                            _046_ = _042_;
                            _047_ = _043_;
                          end
                      endcase
                    end
                  /* src = "vdcorput_32bit.sv:79" */
                  default:
                    begin
                      _022_ = _065_;
                      _024_ = _067_;
                      _025_ = _068_;
                      _023_ = _066_;
                      _026_ = _069_;
                      _027_ = _070_;
                      _008_ = 1'h0;
                    end
                endcase
              end
          endcase
        end
    endcase
  end
  always @(posedge clk) begin
      vdc_out <= _009_;
      valid <= _008_;
      count <= _006_;
      _065_ <= 32'hxxxxxxxx;
      _067_ <= 32'hxxxxxxxx;
      _068_ <= 32'hxxxxxxxx;
      _066_ <= 32'hxxxxxxxx;
      _069_ <= 32'hxxxxxxxx;
      _070_ <= 32'hxxxxxxxx;
  end
  always @(negedge rst_n) begin
      vdc_out <= _009_;
      valid <= _008_;
      count <= _006_;
      _065_ <= 32'hxxxxxxxx;
      _067_ <= 32'hxxxxxxxx;
      _068_ <= 32'hxxxxxxxx;
      _066_ <= 32'hxxxxxxxx;
      _069_ <= 32'hxxxxxxxx;
      _070_ <= 32'hxxxxxxxx;
  end
endmodule

(* src = "halton_32bit.sv:25" *)
module halton_32bit(clk, rst_n, pop_enable, seed, reseed_enable, halton_out_0, halton_out_1, valid);
  (* src = "halton_32bit.sv:82" *)
  reg [31:0] _00_;
  (* src = "halton_32bit.sv:82" *)
  reg [31:0] _01_;
  (* src = "halton_32bit.sv:82" *)
  reg _02_;
  (* src = "halton_32bit.sv:82" *)
  reg _03_;
  (* src = "halton_32bit.sv:82" *)
  reg [31:0] _04_;
  (* src = "halton_32bit.sv:82" *)
  reg [1:0] _05_;
  (* src = "halton_32bit.sv:82" *)
  reg _06_;
  (* src = "halton_32bit.sv:60" *)
  wire _07_;
  (* src = "halton_32bit.sv:74" *)
  wire _08_;
  (* src = "halton_32bit.sv:60" *)
  wire _09_;
  (* src = "halton_32bit.sv:74" *)
  wire _10_;
  (* src = "halton_32bit.sv:83" *)
  wire _11_;
  (* src = "halton_32bit.sv:29" *)
  input clk;
  (* src = "halton_32bit.sv:34" *)
  output [31:0] halton_out_0;
  reg [31:0] halton_out_0;
  (* src = "halton_32bit.sv:35" *)
  output [31:0] halton_out_1;
  reg [31:0] halton_out_1;
  (* src = "halton_32bit.sv:31" *)
  input pop_enable;
  (* src = "halton_32bit.sv:42" *)
  reg pop_enable_reg;
  (* src = "halton_32bit.sv:33" *)
  input reseed_enable;
  (* src = "halton_32bit.sv:44" *)
  reg reseed_enable_reg;
  (* src = "halton_32bit.sv:30" *)
  input rst_n;
  (* src = "halton_32bit.sv:32" *)
  input [31:0] seed;
  (* src = "halton_32bit.sv:43" *)
  reg [31:0] seed_reg;
  (* src = "halton_32bit.sv:47" *)
  reg [1:0] state;
  (* src = "halton_32bit.sv:36" *)
  output valid;
  reg valid;
  (* src = "halton_32bit.sv:40" *)
  wire [31:0] vdc_out_0;
  (* src = "halton_32bit.sv:40" *)
  wire [31:0] vdc_out_1;
  (* src = "halton_32bit.sv:41" *)
  wire vdc_valid_0;
  (* src = "halton_32bit.sv:41" *)
  wire vdc_valid_1;
  assign _07_ = state == (* src = "halton_32bit.sv:60" *) 2'h1;
  assign _08_ = state == (* src = "halton_32bit.sv:74" *) 2'h2;
  assign _09_ = pop_enable_reg && (* src = "halton_32bit.sv:60" *) _07_;
  assign _10_ = pop_enable_reg && (* src = "halton_32bit.sv:74" *) _08_;
  assign _11_ = ! (* src = "halton_32bit.sv:83" *) rst_n;
  (* src = "halton_32bit.sv:54" *)
  \$paramod\vdcorput_32bit\BASE=2\SCALE=11  vdc_gen_0 (
    .clk(clk),
    .pop_enable(_09_),
    .reseed_enable(reseed_enable_reg),
    .rst_n(rst_n),
    .seed(seed_reg),
    .valid(vdc_valid_0),
    .vdc_out(vdc_out_0)
  );
  (* src = "halton_32bit.sv:68" *)
  \$paramod\vdcorput_32bit\BASE=3\SCALE=7  vdc_gen_1 (
    .clk(clk),
    .pop_enable(_10_),
    .reseed_enable(reseed_enable_reg),
    .rst_n(rst_n),
    .seed(seed_reg),
    .valid(vdc_valid_1),
    .vdc_out(vdc_out_1)
  );
  always @* begin
    _06_ = valid;
    _03_ = reseed_enable_reg;
    _00_ = halton_out_0;
    _01_ = halton_out_1;
    _02_ = pop_enable_reg;
    _04_ = seed_reg;
    _05_ = state;
    (* src = "halton_32bit.sv:83" *)
    casez (_11_)
      /* src = "halton_32bit.sv:83" */
      1'h1:
        begin
          _05_ = 2'h0;
          _00_ = 32'd0;
          _01_ = 32'd0;
          _06_ = 1'h0;
          _02_ = 1'h0;
          _04_ = 32'd0;
          _03_ = 1'h0;
        end
      /* src = "halton_32bit.sv:91" */
      default:
          (* src = "halton_32bit.sv:92" *)
          casez (state)
            /* src = "halton_32bit.sv:93" */
            2'h0:
              begin
                _06_ = 1'h0;
                _02_ = 1'h0;
                _03_ = 1'h0;
                (* src = "halton_32bit.sv:98" *)
                casez (reseed_enable)
                  /* src = "halton_32bit.sv:98" */
                  1'h1:
                    begin
                      _04_ = seed;
                      _03_ = 1'h1;
                      _05_ = 2'h1;
                    end
                  /* src = "halton_32bit.sv:102" */
                  default:
                      (* src = "halton_32bit.sv:102" *)
                      casez (pop_enable)
                        /* src = "halton_32bit.sv:102" */
                        1'h1:
                          begin
                            _02_ = 1'h1;
                            _03_ = 1'h0;
                            _05_ = 2'h1;
                          end
                        default:
                            /* empty */;
                      endcase
                endcase
              end
            /* src = "halton_32bit.sv:109" */
            2'h1:
              begin
                _02_ = 1'h0;
                _03_ = 1'h0;
                (* src = "halton_32bit.sv:112" *)
                casez (vdc_valid_0)
                  /* src = "halton_32bit.sv:112" */
                  1'h1:
                    begin
                      _00_ = vdc_out_0;
                      _05_ = 2'h2;
                    end
                  default:
                      /* empty */;
                endcase
              end
            /* src = "halton_32bit.sv:118" */
            2'h2:
              begin
                _02_ = 1'h1;
                (* src = "halton_32bit.sv:120" *)
                casez (vdc_valid_1)
                  /* src = "halton_32bit.sv:120" */
                  1'h1:
                    begin
                      _01_ = vdc_out_1;
                      _05_ = 2'h3;
                    end
                  default:
                      /* empty */;
                endcase
              end
            /* src = "halton_32bit.sv:126" */
            2'h3:
              begin
                _02_ = 1'h0;
                _06_ = 1'h1;
                _05_ = 2'h0;
              end
            /* src = "halton_32bit.sv:132" */
            default:
                _05_ = 2'h0;
          endcase
    endcase
  end
  always @(posedge clk) begin
      valid <= _06_;
      reseed_enable_reg <= _03_;
      halton_out_0 <= _00_;
      halton_out_1 <= _01_;
      pop_enable_reg <= _02_;
      seed_reg <= _04_;
      state <= _05_;
  end
  always @(negedge rst_n) begin
      valid <= _06_;
      reseed_enable_reg <= _03_;
      halton_out_0 <= _00_;
      halton_out_1 <= _01_;
      pop_enable_reg <= _02_;
      seed_reg <= _04_;
      state <= _05_;
  end
endmodule

(* src = "vdcorput_32bit.sv:22" *)
module vdcorput_32bit(clk, rst_n, pop_enable, seed, reseed_enable, vdc_out, valid);
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _000_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _001_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _002_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _003_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _004_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _005_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _006_;
  (* src = "vdcorput_32bit.sv:40" *)
  reg [31:0] _007_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg _008_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _009_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _010_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _011_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _012_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _013_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _014_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _015_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _016_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _017_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _018_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _019_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _020_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _021_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _022_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _023_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _024_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _025_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _026_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _027_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _028_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _029_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _030_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _031_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _032_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _033_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _034_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _035_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _036_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _037_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _038_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _039_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _040_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _041_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _042_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _043_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _044_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _045_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _046_;
  (* src = "vdcorput_32bit.sv:61" *)
  reg [31:0] _047_;
  (* src = "vdcorput_32bit.sv:103" *)
  wire [31:0] _048_;
  (* src = "vdcorput_32bit.sv:110" *)
  wire [31:0] _049_;
  (* src = "vdcorput_32bit.sv:117" *)
  wire [31:0] _050_;
  (* src = "vdcorput_32bit.sv:124" *)
  wire [31:0] _051_;
  (* src = "vdcorput_32bit.sv:131" *)
  wire [31:0] _052_;
  (* src = "vdcorput_32bit.sv:75" *)
  wire [31:0] _053_;
  (* src = "vdcorput_32bit.sv:77" *)
  wire [31:0] _054_;
  (* src = "vdcorput_32bit.sv:100" *)
  wire [31:0] _055_;
  (* src = "vdcorput_32bit.sv:102" *)
  wire [31:0] _056_;
  (* src = "vdcorput_32bit.sv:107" *)
  wire [31:0] _057_;
  (* src = "vdcorput_32bit.sv:109" *)
  wire [31:0] _058_;
  (* src = "vdcorput_32bit.sv:114" *)
  wire [31:0] _059_;
  (* src = "vdcorput_32bit.sv:116" *)
  wire [31:0] _060_;
  (* src = "vdcorput_32bit.sv:121" *)
  wire [31:0] _061_;
  (* src = "vdcorput_32bit.sv:123" *)
  wire [31:0] _062_;
  (* src = "vdcorput_32bit.sv:128" *)
  wire [31:0] _063_;
  (* src = "vdcorput_32bit.sv:130" *)
  wire [31:0] _064_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:86" *)
  reg [31:0] _065_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:90" *)
  reg [31:0] _066_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:87" *)
  reg [31:0] _067_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:88" *)
  reg [31:0] _068_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:91" *)
  reg [31:0] _069_;
  (* nosync = 32'd1 *)
  (* src = "vdcorput_32bit.sv:89" *)
  reg [31:0] _070_;
  (* src = "vdcorput_32bit.sv:41" *)
  wire _071_;
  (* src = "vdcorput_32bit.sv:62" *)
  wire _072_;
  (* src = "vdcorput_32bit.sv:101" *)
  wire [31:0] _073_;
  (* src = "vdcorput_32bit.sv:108" *)
  wire [31:0] _074_;
  (* src = "vdcorput_32bit.sv:115" *)
  wire [31:0] _075_;
  (* src = "vdcorput_32bit.sv:122" *)
  wire [31:0] _076_;
  (* src = "vdcorput_32bit.sv:129" *)
  wire [31:0] _077_;
  (* src = "vdcorput_32bit.sv:103" *)
  wire [31:0] _078_;
  (* src = "vdcorput_32bit.sv:110" *)
  wire [31:0] _079_;
  (* src = "vdcorput_32bit.sv:117" *)
  wire [31:0] _080_;
  (* src = "vdcorput_32bit.sv:124" *)
  wire [31:0] _081_;
  (* src = "vdcorput_32bit.sv:131" *)
  wire [31:0] _082_;
  (* src = "vdcorput_32bit.sv:106" *)
  wire _083_;
  (* src = "vdcorput_32bit.sv:113" *)
  wire _084_;
  (* src = "vdcorput_32bit.sv:120" *)
  wire _085_;
  (* src = "vdcorput_32bit.sv:127" *)
  wire _086_;
  (* src = "vdcorput_32bit.sv:99" *)
  wire _087_;
  (* src = "vdcorput_32bit.sv:26" *)
  input clk;
  (* src = "vdcorput_32bit.sv:36" *)
  reg [31:0] count;
  (* src = "vdcorput_32bit.sv:37" *)
  reg [31:0] factor;
  (* src = "vdcorput_32bit.sv:28" *)
  input pop_enable;
  (* src = "vdcorput_32bit.sv:30" *)
  input reseed_enable;
  (* src = "vdcorput_32bit.sv:27" *)
  input rst_n;
  (* src = "vdcorput_32bit.sv:29" *)
  input [31:0] seed;
  (* src = "vdcorput_32bit.sv:32" *)
  output valid;
  reg valid;
  (* src = "vdcorput_32bit.sv:31" *)
  output [31:0] vdc_out;
  reg [31:0] vdc_out;
  assign _048_ = 32'd0 + (* src = "vdcorput_32bit.sv:103" *) _078_;
  assign _049_ = _031_ + (* src = "vdcorput_32bit.sv:110" *) _079_;
  assign _050_ = _035_ + (* src = "vdcorput_32bit.sv:117" *) _080_;
  assign _051_ = _039_ + (* src = "vdcorput_32bit.sv:124" *) _081_;
  assign _052_ = _043_ + (* src = "vdcorput_32bit.sv:131" *) _082_;
  assign _053_ = count + (* src = "vdcorput_32bit.sv:75" *) 1'h1;
  assign _054_ = count + (* src = "vdcorput_32bit.sv:77" *) 1'h1;
  assign _055_ = factor / (* src = "vdcorput_32bit.sv:100" *) 32'd2;
  assign _056_ = _054_ / (* src = "vdcorput_32bit.sv:102" *) 32'd2;
  assign _057_ = _028_ / (* src = "vdcorput_32bit.sv:107" *) 32'd2;
  assign _058_ = _029_ / (* src = "vdcorput_32bit.sv:109" *) 32'd2;
  assign _059_ = _032_ / (* src = "vdcorput_32bit.sv:114" *) 32'd2;
  assign _060_ = _033_ / (* src = "vdcorput_32bit.sv:116" *) 32'd2;
  assign _061_ = _036_ / (* src = "vdcorput_32bit.sv:121" *) 32'd2;
  assign _062_ = _037_ / (* src = "vdcorput_32bit.sv:123" *) 32'd2;
  assign _063_ = _040_ / (* src = "vdcorput_32bit.sv:128" *) 32'd2;
  assign _064_ = _041_ / (* src = "vdcorput_32bit.sv:130" *) 32'd2;
  assign _071_ = ! (* src = "vdcorput_32bit.sv:41" *) rst_n;
  assign _072_ = ! (* src = "vdcorput_32bit.sv:62" *) rst_n;
  assign _073_ = _054_ % (* src = "vdcorput_32bit.sv:101" *) 32'd2;
  assign _074_ = _029_ % (* src = "vdcorput_32bit.sv:108" *) 32'd2;
  assign _075_ = _033_ % (* src = "vdcorput_32bit.sv:115" *) 32'd2;
  assign _076_ = _037_ % (* src = "vdcorput_32bit.sv:122" *) 32'd2;
  assign _077_ = _041_ % (* src = "vdcorput_32bit.sv:129" *) 32'd2;
  assign _078_ = _073_ * (* src = "vdcorput_32bit.sv:103" *) _055_;
  assign _079_ = _074_ * (* src = "vdcorput_32bit.sv:110" *) _057_;
  assign _080_ = _075_ * (* src = "vdcorput_32bit.sv:117" *) _059_;
  assign _081_ = _076_ * (* src = "vdcorput_32bit.sv:124" *) _061_;
  assign _082_ = _077_ * (* src = "vdcorput_32bit.sv:131" *) _063_;
  assign _083_ = _029_ != (* src = "vdcorput_32bit.sv:106" *) 32'd0;
  assign _084_ = _033_ != (* src = "vdcorput_32bit.sv:113" *) 32'd0;
  assign _085_ = _037_ != (* src = "vdcorput_32bit.sv:120" *) 32'd0;
  assign _086_ = _041_ != (* src = "vdcorput_32bit.sv:127" *) 32'd0;
  assign _087_ = _054_ != (* src = "vdcorput_32bit.sv:99" *) 32'd0;
  always @* begin
    _007_ = factor;
    (* src = "vdcorput_32bit.sv:41" *)
    casez (_071_)
      /* src = "vdcorput_32bit.sv:41" */
      1'h1:
          (* src = "vdcorput_32bit.sv:42" *)
          casez (1'h1)
            /* src = "vdcorput_32bit.sv:42" */
            1'h1:
                _007_ = 32'd65536;
            default:
                /* empty */;
          endcase
      default:
          /* empty */;
    endcase
  end
  always @(posedge clk) begin
      factor <= _007_;
  end
  always @(negedge rst_n) begin
      factor <= _007_;
  end
  always @* begin
    _009_ = vdc_out;
    _008_ = valid;
    _006_ = count;
    _000_ = _010_;
    _002_ = _012_;
    _003_ = _013_;
    _005_ = _015_;
    _001_ = _011_;
    _004_ = _014_;
    (* src = "vdcorput_32bit.sv:62" *)
    casez (_072_)
      /* src = "vdcorput_32bit.sv:62" */
      1'h1:
        begin
          _010_ = _065_;
          _012_ = _067_;
          _013_ = _068_;
          _015_ = _070_;
          _011_ = _066_;
          _014_ = _069_;
          _006_ = 32'd0;
          _009_ = 32'd0;
          _008_ = 1'h0;
        end
      /* src = "vdcorput_32bit.sv:66" */
      default:
        begin
          _010_ = _016_;
          _012_ = _018_;
          _013_ = _019_;
          _015_ = _021_;
          _011_ = _017_;
          _014_ = _020_;
          (* src = "vdcorput_32bit.sv:68" *)
          casez (reseed_enable)
            /* src = "vdcorput_32bit.sv:68" */
            1'h1:
              begin
                _016_ = _065_;
                _018_ = _067_;
                _019_ = _068_;
                _021_ = _070_;
                _017_ = _066_;
                _020_ = _069_;
                _006_ = seed;
                _009_ = 32'd0;
                _008_ = 1'h0;
              end
            /* src = "vdcorput_32bit.sv:74" */
            default:
              begin
                _016_ = _022_;
                _018_ = _024_;
                _019_ = _025_;
                _021_ = _027_;
                _017_ = _023_;
                _020_ = _026_;
                (* src = "vdcorput_32bit.sv:74" *)
                casez (pop_enable)
                  /* src = "vdcorput_32bit.sv:74" */
                  1'h1:
                    begin
                      _006_ = _053_;
                      _024_ = _054_;
                      _025_ = _045_;
                      _027_ = _047_;
                      _023_ = _044_;
                      _026_ = _046_;
                      _022_ = _047_;
                      _009_ = _047_;
                      _008_ = 1'h1;
                      (* src = "vdcorput_32bit.sv:99" *)
                      casez (_087_)
                        /* src = "vdcorput_32bit.sv:99" */
                        1'h1:
                          begin
                            _028_ = _055_;
                            _030_ = _073_;
                            _029_ = _056_;
                            _031_ = _048_;
                          end
                        default:
                          begin
                            _029_ = _054_;
                            _031_ = 32'd0;
                            _028_ = factor;
                            _030_ = _069_;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:106" *)
                      casez (_083_)
                        /* src = "vdcorput_32bit.sv:106" */
                        1'h1:
                          begin
                            _032_ = _057_;
                            _034_ = _074_;
                            _033_ = _058_;
                            _035_ = _049_;
                          end
                        default:
                          begin
                            _033_ = _029_;
                            _035_ = _031_;
                            _032_ = _028_;
                            _034_ = _030_;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:113" *)
                      casez (_084_)
                        /* src = "vdcorput_32bit.sv:113" */
                        1'h1:
                          begin
                            _036_ = _059_;
                            _038_ = _075_;
                            _037_ = _060_;
                            _039_ = _050_;
                          end
                        default:
                          begin
                            _037_ = _033_;
                            _039_ = _035_;
                            _036_ = _032_;
                            _038_ = _034_;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:120" *)
                      casez (_085_)
                        /* src = "vdcorput_32bit.sv:120" */
                        1'h1:
                          begin
                            _040_ = _061_;
                            _042_ = _076_;
                            _041_ = _062_;
                            _043_ = _051_;
                          end
                        default:
                          begin
                            _041_ = _037_;
                            _043_ = _039_;
                            _040_ = _036_;
                            _042_ = _038_;
                          end
                      endcase
                      (* src = "vdcorput_32bit.sv:127" *)
                      casez (_086_)
                        /* src = "vdcorput_32bit.sv:127" */
                        1'h1:
                          begin
                            _044_ = _063_;
                            _046_ = _077_;
                            _045_ = _064_;
                            _047_ = _052_;
                          end
                        default:
                          begin
                            _045_ = _041_;
                            _047_ = _043_;
                            _044_ = _040_;
                            _046_ = _042_;
                          end
                      endcase
                    end
                  /* src = "vdcorput_32bit.sv:79" */
                  default:
                    begin
                      _022_ = _065_;
                      _024_ = _067_;
                      _025_ = _068_;
                      _027_ = _070_;
                      _023_ = _066_;
                      _026_ = _069_;
                      _008_ = 1'h0;
                    end
                endcase
              end
          endcase
        end
    endcase
  end
  always @(posedge clk) begin
      vdc_out <= _009_;
      valid <= _008_;
      count <= _006_;
      _065_ <= 32'hxxxxxxxx;
      _067_ <= 32'hxxxxxxxx;
      _068_ <= 32'hxxxxxxxx;
      _070_ <= 32'hxxxxxxxx;
      _066_ <= 32'hxxxxxxxx;
      _069_ <= 32'hxxxxxxxx;
  end
  always @(negedge rst_n) begin
      vdc_out <= _009_;
      valid <= _008_;
      count <= _006_;
      _065_ <= 32'hxxxxxxxx;
      _067_ <= 32'hxxxxxxxx;
      _068_ <= 32'hxxxxxxxx;
      _070_ <= 32'hxxxxxxxx;
      _066_ <= 32'hxxxxxxxx;
      _069_ <= 32'hxxxxxxxx;
  end
endmodule
