
AVRASM ver. 2.1.42  D:\KubX\Dropbox\dev\AVR_Tetris\main.asm Thu Dec 29 02:48:55 2011

D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(1): Including file 'd:\app\Atmel\AVR Tools\AvrAssembler2\Appnotes\m8def.inc'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(2): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\macros.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(10): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Video.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(11): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Initialization.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(898): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\blocks.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(900): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Random.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(901): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Pad.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(902): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Uart.asm'
                 
                 
                 
                 ;***** Created: 2010-08-20 14:22 ******* Source: ATmega8.xml *************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m8def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega8
                 ;* Date              : 2010-08-20
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega8
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M8DEF_INC_
                 #define _M8DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega8
                 #pragma AVRPART ADMIN PART_NAME ATmega8
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x93
                 .equ	SIGNATURE_002	= 0x07
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	GICR	= 0x3b
                 .equ	GIFR	= 0x3a
                 .equ	TIMSK	= 0x39
                 .equ	TIFR	= 0x38
                 .equ	SPMCR	= 0x37
                 .equ	TWCR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OSCCAL	= 0x31
                 .equ	SFIOR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	ASSR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	UBRRH	= 0x20
                 .equ	UCSRC	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR	= 0x0c
                 .equ	UCSRA	= 0x0b
                 .equ	UCSRB	= 0x0a
                 .equ	UBRRL	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCL	= 0x04
                 .equ	ADCH	= 0x05
                 .equ	TWDR	= 0x03
                 .equ	TWAR	= 0x02
                 .equ	TWSR	= 0x01
                 .equ	TWBR	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; GICR - General Interrupt Control Register
                 .equ	GIMSK	= GICR	; For compatibility
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                 
                 ; GIFR - General Interrupt Flag Register
                 .equ	INTF0	= 6	; External Interrupt Flag 0
                 .equ	INTF1	= 7	; External Interrupt Flag 1
                 
                 ; MCUCR - MCU Control Register
                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 
                 ; TCCR0 - Timer/Counter0 Control Register
                 .equ	CS00	= 0	; Clock Select0 bit 0
                 .equ	CS01	= 1	; Clock Select0 bit 1
                 .equ	CS02	= 2	; Clock Select0 bit 2
                 
                 ; TCNT0 - Timer Counter 0
                 .equ	TCNT00	= 0	; Timer Counter 0 bit 0
                 .equ	TCNT01	= 1	; Timer Counter 0 bit 1
                 .equ	TCNT02	= 2	; Timer Counter 0 bit 2
                 .equ	TCNT03	= 3	; Timer Counter 0 bit 3
                 .equ	TCNT04	= 4	; Timer Counter 0 bit 4
                 .equ	TCNT05	= 5	; Timer Counter 0 bit 5
                 .equ	TCNT06	= 6	; Timer Counter 0 bit 6
                 .equ	TCNT07	= 7	; Timer Counter 0 bit 7
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	FOC1B	= 2	; Force Output Compare 1B
                 .equ	FOC1A	= 3	; Force Output Compare 1A
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	CTC1	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 ; TCCR2 - Timer/Counter2 Control Register
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Output Mode bit 0
                 .equ	COM21	= 5	; Compare Output Mode bit 1
                 .equ	WGM20	= 6	; Waveform Genration Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2 - Timer/Counter2 Output Compare Register
                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                 
                 
                 ; ***** USART ************************
                 ; UDR - USART I/O Data Register
                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSRA - USART Control and Status Register A
                 .equ	USR	= UCSRA	; For compatibility
                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                 .equ	U2X	= 1	; Double the USART transmission speed
                 .equ	UPE	= 2	; Parity Error
                 .equ	PE	= UPE	; For compatibility
                 .equ	DOR	= 3	; Data overRun
                 .equ	FE	= 4	; Framing Error
                 .equ	UDRE	= 5	; USART Data Register Empty
                 .equ	TXC	= 6	; USART Transmitt Complete
                 .equ	RXC	= 7	; USART Receive Complete
                 
                 ; UCSRB - USART Control and Status Register B
                 .equ	UCR	= UCSRB	; For compatibility
                 .equ	TXB8	= 0	; Transmit Data Bit 8
                 .equ	RXB8	= 1	; Receive Data Bit 8
                 .equ	UCSZ2	= 2	; Character Size
                 .equ	CHR9	= UCSZ2	; For compatibility
                 .equ	TXEN	= 3	; Transmitter Enable
                 .equ	RXEN	= 4	; Receiver Enable
                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSRC - USART Control and Status Register C
                 .equ	UCPOL	= 0	; Clock Polarity
                 .equ	UCSZ0	= 1	; Character Size
                 .equ	UCSZ1	= 2	; Character Size
                 .equ	USBS	= 3	; Stop Bit Select
                 .equ	UPM0	= 4	; Parity Mode Bit 0
                 .equ	UPM1	= 5	; Parity Mode Bit 1
                 .equ	UMSEL	= 6	; USART Mode Select
                 .equ	URSEL	= 7	; Register Select
                 
                 .equ	UBRRHI	= UBRRH	; For compatibility
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDTCSR	= WDTCR	; For compatibility
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDTOE	= WDCE	; For compatibility
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EEWEE	= EEMWE	; For compatibility
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 .equ	SM0	= 4	; Sleep Mode Select
                 .equ	SM1	= 5	; Sleep Mode Select
                 .equ	SM2	= 6	; Sleep Mode Select
                 .equ	SE	= 7	; Sleep Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	MCUSR	= MCUCSR	; For compatibility
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; SPMCR - Store Program Memory Control Register
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write Section Read Enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PUD	= 2	; Pull-up Disable
                 .equ	ADHSM	= 4	; ADC High Speed Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADFR	= 5	; ADC  Free Running Select
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	WTDON	= 6	; Enable watchdog
                 .equ	RSTDISBL	= 7	; Disable reset
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x0fff	; Note: Word address
                 .equ	IOEND	= 0x003f
                 .equ	SRAM_START	= 0x0060
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x045f
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 8192
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xc00
                 .equ	NRWW_STOP_ADDR	= 0xfff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xbff
                 .equ	PAGESIZE	= 32
                 .equ	FIRSTBOOTSTART	= 0xf80
                 .equ	SECONDBOOTSTART	= 0xf00
                 .equ	THIRDBOOTSTART	= 0xe00
                 .equ	FOURTHBOOTSTART	= 0xc00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                 .equ	OC2addr	= 0x0003	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0004	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0005	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0006	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x0007	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x0008	; Timer/Counter1 Overflow
                 .equ	OVF0addr	= 0x0009	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x000a	; Serial Transfer Complete
                 .equ	URXCaddr	= 0x000b	; USART, Rx Complete
                 .equ	UDREaddr	= 0x000c	; USART Data Register Empty
                 .equ	UTXCaddr	= 0x000d	; USART, Tx Complete
                 .equ	ADCCaddr	= 0x000e	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x000f	; EEPROM Ready
                 .equ	ACIaddr	= 0x0010	; Analog Comparator
                 .equ	TWIaddr	= 0x0011	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0012	; Store Program Memory Ready
                 
                 .equ	INT_VECTORS_SIZE	= 19	; size in words
                 
                 #pragma AVRPART CORE INSTRUCTIONS_NOT_SUPPORTED break
                 
                 #endif  /* _M8DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 .include "macros.asm"
                 
                 .equ RESET=0x00
                 
                 .equ F_CPU=20000000
                 .equ F_UART=57600
                 
                 .equ PAD_LATCH=2
                 .equ PAD_DATA=3
                 .equ PAD_CLK=4
                 .equ PAD_PORT=PORTD
                 .equ PAD_PIN=PIND
                 .equ PAD_DDR=DDRD
                 
                 .equ VIDEO_SYNC_PORT = PORTD
                 .equ VIDEO_SYNC_DDR = DDRD
                 .equ VIDEO_HSYNC = 5
                 .equ VIDEO_VSYNC = 6
                 
                 .def VSYNC=r23
                 .def LINEl=r24
                 .def LINEh=r25
                 
                 .MACRO NOP10
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 .ENDMACRO
                 
                 ; 1st argument - x, x*200ns
                 ; x = 5 = 1us
                 ; Uses r16!
                 .MACRO delay200ns
                 	ldi r16, @0
                 
                 	delay_loop:
                 		dec r16
                 		breq end
                 		rjmp delay_loop
                 	end:
                 .ENDMACRO
                 .cseg
                 
                 .org RESET
000000 c07a      	rjmp START
                 .org OC1Aaddr
000006 c00c      	rjmp VIDEO_isr
                 
                 .include "Video.asm"
                 
                 
                 /*
                  Main interrupt
                 
                  4 ticks - enter
                  4 ticks - reti
                  Leaves 636-8 = 628
                 
                  Registers used:
                 
                  r21 - Used internally by ISR
                  r22 - Used internally by ISR
                  r23 - VSYNC (tells if you can render graphics)
                  r24 - LINEl 
                  r25 - LINEh
                  r28 Yl - Graphics pointer
                  r29 Yh - Graphics pointer
                 */
                 VIDEO_isr:
                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 	; Cykle policzone, dziala
                 	; HFP 12-4 = 8 cycles
                 
000013 b76f      	in r22, sreg ;1
000014 936f      	push r22     ;2
                 
                 
                 	; Timer siê waha o 1 jednostke, to powoduje zygzaki na ekranie
                 	; Trzeba to wykryæ i skorygowaæ
000015 306b      	cpi r22, 11   ;1
000016 f000      	brlo delay2     ;1/2
                 delay2:
000017 306c      	cpi r22, 12   ;1
000018 f000      	brlo delay3     ;1/2
                 delay3:
                 	
                 
                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 	; Cyke policzone, dziala
                 	; HSP, 76 cycles
000019 9895      	cbi VIDEO_SYNC_PORT, VIDEO_HSYNC  ;2
                 
00001a 9583      	inc LINEl  ;1
00001b f009      	breq inc_lineh  ;1/2   if overflow
                 
00001c c001      	rjmp _inc_lineh ;2
                 
                 inc_lineh:
00001d 9593      	inc LINEh ;1
                 _inc_lineh:
                 
                 	; if ( line>524 ) line = 0
00001e e062      	ldi r22, HIGH(524); ;1
00001f 308c      	cpi LINEl, LOW(524) ;1
000020 0796      	cpc LINEh, r22      ;1
000021 f011      	breq line_ovf       ;1/2
                 
000022 0000      	nop
000023 c002      	rjmp _line_ovf      ;2
                 
                 
                 line_ovf:
000024 2799      	clr LINEh  ;1
000025 2788      	clr LINEl  ;1
                 _line_ovf:
                 
000026 2f60      	mov r22, r16
000027 e00f
000028 950a
000029 f009
00002a cffd      	delay200ns 15
00002b 2f06      	mov r16, r22
                 
                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 	; HBP, 36 cycles
00002c 9a95      	sbi VIDEO_SYNC_PORT, VIDEO_HSYNC  ;2
                 
00002d e061      	ldi r22, HIGH( 480 )  ;1
00002e 3e80      	cpi LINEl, LOW( 480 ) ;1
00002f 0796      	cpc LINEh, r22        ;1
                 
000030 f408      	brsh DRAW_BLANK       ;1/2
                 
000031 c015      	rjmp DRAW_LINE        ;2
                 DRAW_BLANK: 
                 	; Reset data pointer
000032 27dd      	clr Yh
000033 e0c1      	ldi Yl, 1
                 
000034 e061      	ldi r22, HIGH( 491 )  ;1
000035 3e8b      	cpi LINEl, LOW( 491 ) ;1
000036 0796      	cpc LINEh, r22        ;1
                 
000037 f031      	breq SET_VSYNC        ;1/2
                 
000038 e061      	ldi r22, HIGH( 492 )  ;1
000039 3e8c      	cpi LINEl, LOW( 492 ) ;1
00003a 0796      	cpc LINEh, r22        ;1
                 
00003b f029      	breq CLEAR_VSYNC      ;1/2
00003c 0000      	nop
                 
00003d c006      	rjmp _VSYNC           ;2
                 
                 SET_VSYNC:
00003e 9896      	cbi VIDEO_SYNC_PORT, VIDEO_VSYNC          ;2   
00003f ef7f      	ser VSYNC 
000040 c003      	rjmp _VSYNC           ;2
                 
                 CLEAR_VSYNC:	
000041 9a96      	sbi VIDEO_SYNC_PORT, VIDEO_VSYNC          ;2 
000042 2777      	clr VSYNC 
000043 c000      	rjmp _VSYNC           ;2
                 
                 
                 _VSYNC:
000044 916f      	pop r22               ;2
000045 bf6f      	out sreg, r22         ;1
000046 9518      	reti                  ;4
                 
                 
                 DRAW_LINE:
                 
                 		; 28 cycles left
                 
000047 2f58      		mov r21, LINEl    ;1 ; wystarczy sprawdzic 0bxxxxx, to dowiemy sie x%32
000048 705f      		andi r21, 0b1111  ;1 
                 
000049 f011      		breq inc_pointer  ;1/2 ; jezeli zero to
                 
00004a 0000      		nop               ;1
00004b c001      		rjmp _inc_pointer ;2
                 
                 	inc_pointer:
00004c 96a0      		adiw Y, 32	  ;2
                 	_inc_pointer:
                 
00004d 93cf      		push Yl
00004e 93df      		push Yh
                 
                 		;; Begining of SRAM
00004f 96e0      		adiw Y, 0x30
000050 962f      		adiw Y, 15
                 
000051 e260      		ldi r22, 32 ;;;;;;;;;;;;;;;;;;;;;; 33 !!!!!!!!!!!!!!!!
                 	loop_blank: 
000052 9159      		ld r21, Y+
000053 bb55      		out PORTC, r21
000054 956a      		dec r22           ; 1 clk
000055 0000      		nop
000056 0000      		nop
000057 0000      		nop
000058 0000      		nop
                 
000059 f031      		breq loop_blank_end ; 1/2 clk
                 
00005a 0000      		nop
00005b 0000      		nop
00005c 0000      		nop
00005d 0000      		nop
00005e 0000      		nop
00005f cff2      		rjmp loop_blank     ; 2 clk
                 
                 
                 	loop_blank_end:	
000060 91df      		pop Yh ;2
000061 91cf      		pop Yl ;2
                 	
000062 916f      		pop r22 ;2
000063 bf6f      		out sreg, r22 ;1
000064 ba25      		out PORTC, r2 ;1	
000065 9518      reti
                 
                 ; Video
                 ; Uses PORTC for color data (whole!)
                 ; and PORTB for vsync and hsync  (only 2 pins)
                 VIDEO_init:
000066 27dd      	clr Yh
000067 27cc      	clr Yl
                 
                 	;RGB 
000068 e00f      	ldi r16, 0b001111
000069 bb04      	out DDRC, r16
                 
                 	; VSYNC HSYNC
00006a 9a8d      	sbi VIDEO_SYNC_DDR, VIDEO_HSYNC
00006b 9a8e      	sbi VIDEO_SYNC_DDR, VIDEO_VSYNC
                 
                 	; RGB
00006c e006      	ldi r16, 0b110
00006d bb05      	out PORTC, r16
                 
                 	; HIGH, HSYNC, VSYNC
00006e 9895      	cbi VIDEO_SYNC_PORT, VIDEO_HSYNC
00006f 9896      	cbi VIDEO_SYNC_PORT, VIDEO_VSYNC
                 
                 
                 	;;;;;;;;;;;;;;;;;
                 	; Timer1, HBLANK
                 	; CTC, clk/1
000070 e000      	ldi r16, 0
000071 bd0f      	out TCCR1A, r16
                 
000072 e009      	ldi r16, (1<<WGM12)|(1<<CS10)
000073 bd0e      	out TCCR1B, r16
                 
                 	; 636 ticks
000074 e002      	ldi r16, HIGH(HLINE_CLOCKS)
000075 bd0b      	out OCR1AH, r16
000076 e70c      	ldi r16, LOW(HLINE_CLOCKS)
000077 bd0a      	out OCR1AL, r16
                 
                 	; Enable CTC interrupt
000078 e100      	ldi r16, (1<<OCIE1A)
000079 bf09      	out TIMSK, r16
                 
00007a 9508      	ret
                 .include "Initialization.asm"
                 
                 ;Just to be sure
00007b 94f8      cli
                 
                 ; Stack, MUST BE INITIALIZED
                 ; for interrupts, rcalls, etc
00007c e004      ldi r16, high(RAMEND)
00007d bf0e      out SPH, r16
00007e e50f      ldi r16, low(RAMEND)
00007f bf0d      out SPL, r16
                 
                 ; R0 is always 0
000080 2400      clr r0
000081 2422      clr r2
                 
                 ; R1 is always 0xff
000082 ef0f      ser r16
000083 2e10      mov r1, r16
                 
                 
                 ; Init UART at 57600bps
000084 d225      rcall UART_init
                 
                 ; Initialize pad
000085 d1fb      rcall PAD_init
                 
000086 d1ef      rcall RANDOM_init
                 
                 ; Init Video
000087 dfde      rcall VIDEO_init
                 
                 
                 ; Init sound
                 ; Timer2 as PWM
000088 e609      ldi r16, (1<<WGM21) | (1<<WGM20) | (1<<COM21) | (1<<CS20)
000089 bd05      out TCCR2, r16
                 
00008a e000      ldi r16, 0
00008b bd03      out OCR2, r16
                 
00008c 9abb      sbi DDRB, 3
                 
                 ; Variables
00008d e000      ldi r16, 0
00008e 9300 0420 sts block_y, r16
000090 9300 0421 sts block_x, r16
                 
000092 e001      ldi r16,0b1
000093 9300 0422 sts block_color, r16
                 
000095 9478      sei
                 
                 /* Main program  */
                 
000096 d149      	rcall ClearScreen
000097 d137      	rcall DebugDrawCorners
000098 d11d      	rcall DrawMap
                 
                 InfinityLoop:
000099 3f7f      	cpi VSYNC, 0xff
00009a f7f1      	brne InfinityLoop
00009b 2777      	clr VSYNC
                 
00009c b503      	in r16, OCR2
00009d 3f0f      	cpi r16, 0xff
00009e f019      	breq changeto0
                 
00009f ef0f      	ldi r16, 0xff
0000a0 bd03      	out OCR2, r16
                 
0000a1 c002      	rjmp asdasdasDAS
                 
                 	changeto0:
0000a2 e000      	ldi r16, 0
0000a3 bd03      	out OCR2, r16
                 
                 
                 asdasdasDAS:
                 	; Input
                 
0000a4 d1e3      	rcall PAD_GetState
                 
                 
0000a5 fca4      	sbrc r10, 4 ; Start
0000a6 d144      	rcall ClearMap
0000a7 fca5      	sbrc r10, 5 ; Select
0000a8 d07e      	rcall RandomBlock
0000a9 fca0      	sbrc r10, 0 ; Right
0000aa d0ba      	rcall MoveRight
0000ab fca1      	sbrc r10, 1 ; Left
0000ac d0d2      	rcall MoveLeft
0000ad fca2      	sbrc r10, 2 ; Down
0000ae d0ec      	rcall MoveDown
0000af fca7      	sbrc r10, 7 ; B
0000b0 d090      	rcall RotateRight
0000b1 fca6      	sbrc r10, 6 ; A
0000b2 d0a0      	rcall RotateLeft
                 
0000b3 2cba      	mov r11, r10
                 
                 
0000b4 2466       	clr r6 ;  No new frame
                 	; 500ms between block moves
0000b5 2d05      	mov r16, r5
0000b6 9503      	inc r16
0000b7 310e      	cpi r16, 30
0000b8 2e50      	mov r5, r16
0000b9 f009      	breq update_block
                 
0000ba cfde      	rjmp InfinityLoop
                 
                 	update_block:
0000bb 2c61      		mov r6, r1 ;  New frame
0000bc 2c50      		mov r5, r0 ; reset counter
                 
                 		;; Check for collision below
                 
0000bd e000      		ldi r16, 0
0000be d034      		rcall SetBlock
                 
0000bf 9100 0421 		lds r16, block_x
0000c1 9110 0420 		lds r17, block_y
0000c3 9513      		inc r17
                 
0000c4 d13d      		rcall check_collision
                 
0000c5 3000      		cpi r16, 0
                 
0000c6 f0e1      		breq block_clear; We can go further
                 
                 
0000c7 9100 0422 		lds r16, block_color
0000c9 d029      		rcall SetBlock
                 
                 	/*	push r0
                 		push r1
                 
                 			lds r16, block_y
                 			inc r16
                 
                 			ldi r17, 32
                 
                 			mul r16, r17
                 
                 			ldi Xl, LOW( 96+10 + (32*5) )
                 			ldi Xh, HIGH( 96+10 + (32*5) )
                 			add r0, Xl
                 			adc r1, Xh
                 
                 
                 			mov Xh, r1
                 			mov Xl, r0
                 
                 		pop r1
                 		pop r0
                 
                 
                 
                 			lds r16, block_x
                 			ldi r17, 0
                 			add Xl, r16
                 			adc Xh, r17
                 
                 		ld r17, X
                 		cp r17, r0
                 
                 		breq block_clear; We can go further*/
                 
                 	; Collision
                 
                 	; We just reset position
                 
0000ca 9200 0420 	sts block_y, r0
                 
0000cc e006      	ldi r16, 6
0000cd 9300 0421 	sts block_x, r16
                 
0000cf 9200 0424 	sts block_rotation, r0
                 
                 	; And random new color
0000d1 d1aa      	rcall RANDOM_get
                 
0000d2 3007      	cpi r16, 7
0000d3 f450      	brsh LimitBlock
                 
                 	LimitBlock_:
0000d4 9300 0423 	sts block_type, r16
                 
0000d6 eee4      	ldi Zl, LOW(2*COLORS)
0000d7 e0f4      	ldi Zh, HIGH(2*COLORS)
                 
0000d8 0fe0      	add Zl, r16
0000d9 1df0      	adc Zh, r0
                 
0000da 9104      	lpm r16, Z
                 
0000db 9300 0422 	sts block_color, r16
0000dd c011      	rjmp MainLoop_Redraw
                 
                 LimitBlock:
0000de 7007      andi r16, 0b111
0000df f009      breq LimitBlock_dec
0000e0 cff3      rjmp LimitBlock_
                 
                 LimitBlock_dec:
0000e1 9506      lsr r16
0000e2 cff1      rjmp LimitBlock_
                 
                 block_clear:
                 
0000e3 9100 0420 	lds r16, block_y
0000e5 9503      	inc r16
                 
0000e6 3105      	cpi r16, 21
0000e7 f418      	brsh LimitBlockY
0000e8 9300 0420 	sts block_y, r16
0000ea c004      	rjmp MainLoop_Redraw
                 
                 LimitBlockY:
0000eb e000      	ldi r16, 0
0000ec 9300 0420 	sts block_y, r16
0000ee c000      	rjmp MainLoop_Redraw
                 	
                 MainLoop_Redraw:
0000ef 9100 0422 	lds r16, block_color
0000f1 d001      	rcall SetBlock
                 
0000f2 cfa6      rjmp InfinityLoop
                 
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ; r16 - color
                 SetBlock:
                 
0000f3 930f      	push r16
0000f4 9100 0420 	lds r16, block_y
0000f6 e0aa      		ldi Xl, LOW( 96+10 + (32*5) )
0000f7 e0b1      		ldi Xh, HIGH( 96+10 + (32*5) )
                 
0000f8 3000      	cpi r16, 0
0000f9 f021      	breq loop_SetBlock_
                 	
                 	loop_SetBlock:
                 
0000fa 9690      		adiw X, 32
                 
0000fb 950a      		dec r16            ; 1 clk
0000fc f009      		breq loop_SetBlock_    ; 1/2 clk
0000fd cffc      		rjmp loop_SetBlock     ; 2 clk
                 
                 	loop_SetBlock_:
                 
                 
0000fe 9100 0421 		lds r16, block_x
000100 0fa0      		add Xl, r16
000101 e000      		ldi r16, 0
000102 1fb0      		adc Xh, r16
000103 910f      		pop r16
                 		
                 
000104 e7e4      		ldi Zl, LOW(2*BLOCK_START)
000105 e0f4      		ldi Zh, HIGH(2*BLOCK_START)
                 
000106 9110 0423 		lds r17, block_type
                 		; block type * 16
                 		; 4x line
000108 0f11      		lsl r17
000109 0f11      		lsl r17
00010a 0f11      		lsl r17
00010b 0f11      		lsl r17
                 
                 		
00010c 9120 0424 		lds r18, block_rotation
00010e 0f22      		lsl r18
00010f 0f22      		lsl r18
000110 0f12      		add r17, r18
                 
000111 0fe1      		add Zl, r17
000112 1df0      		adc Zh, r0
                 
                 
                 
000113 e014      		ldi r17, 4
                 	loop_DrawBlock:
000114 9125      		lpm r18, Z+
                 
000115 fd23      		sbrc r18, 3
000116 d00e      		rcall SetPixel
000117 9611      		adiw X, 1
                 
000118 fd22      		sbrc r18, 2
000119 d00b      		rcall SetPixel
00011a 9611      		adiw X, 1
                 
00011b fd21      		sbrc r18, 1
00011c d008      		rcall SetPixel
00011d 9611      		adiw X, 1
                 
00011e fd20      		sbrc r18, 0
00011f d005      		rcall SetPixel
                 		
000120 965d      		adiw X, 29
                 
000121 951a      		dec r17
000122 f009      		breq SetBlock_End
000123 cff0      		rjmp loop_DrawBlock
                 
                 		SetBlock_End:
000124 9508      		ret
                 
                 
                 SetPixel:
000125 930c      	st X, r16
000126 9508      	ret
                 	
                 /*SetBlock:
                 
                 	push r16
                 	lds r16, block_y
                 		ldi Xl, LOW( 96+10 + (32*5) )
                 		ldi Xh, HIGH( 96+10 + (32*5) )
                 
                 	cpi r16, 0
                 	breq loop_SetBlock
                 	
                 	loop_SetBlock:
                 
                 		adiw X, 32
                 
                 		dec r16            ; 1 clk
                 		breq loop_SetBlock_    ; 1/2 clk
                 		rjmp loop_SetBlock     ; 2 clk
                 
                 	loop_SetBlock_:
                 		lds r16, block_x
                 		add Xl, r16
                 		ldi r16, 0
                 		adc Xh, r16
                 		pop r16
                 		st X, r16
                 
                 		ret
                 */
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 RandomBlock:
000127 feb5      		sbrs r11, 5
000128 c001      		rjmp RandomBlock_Begin
000129 9508      		ret
                 
                 RandomBlock_Begin:
                 
00012a e000      	ldi r16, 0
00012b dfc7      	rcall SetBlock
                 
                 	; And random new color
00012c d14f      	rcall RANDOM_get
                 
00012d 9100 0423 	lds r16, block_type
00012f 9503      	inc r16
                 
000130 3007      	cpi r16, 7
000131 f468      	brsh RandomBlock_Reset
                 
                 	RandomBlock_Continue:
000132 9300 0423 	sts block_type, r16
                 	
000134 eee4      	ldi Zl, LOW(2*COLORS)
000135 e0f4      	ldi Zh, HIGH(2*COLORS)
                 
000136 0fe0      	add Zl, r16
000137 1df0      	adc Zh, r0
                 
000138 9104      	lpm r16, Z
                 
000139 9200 0424 	sts block_rotation, r0
                 
00013b 9300 0422 	sts block_color, r16
00013d dfb5      	rcall SetBlock
                 
00013e 9508      	ret
                 
                 RandomBlock_Reset:
00013f e000      ldi r16, 0
000140 cff1      rjmp RandomBlock_Continue
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 RotateRight:
000141 feb7      		sbrs r11, 7
000142 c001      		rjmp RotateRight_Begin
000143 9508      		ret
                 
                 RotateRight_Begin:
                 
000144 e000      	ldi r16, 0
000145 dfad      	rcall SetBlock
                 
000146 9100 0424 	lds r16, block_rotation
000148 9503      	inc r16
000149 3004      	cpi r16, 4
00014a f430      	brsh RotateRight_Reset
                 
                 RotateRight_Continue:
                 
00014b 9300 0424 	sts block_rotation, r16
                 
00014d 9100 0422 	lds r16, block_color
00014f dfa3      	rcall SetBlock
000150 9508      	ret
                 
                 RotateRight_Reset:
000151 e000      	ldi r16, 0
000152 cff8      	rjmp RotateRight_Continue
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 RotateLeft:
000153 feb6      		sbrs r11, 6
000154 c001      		rjmp RotateLeft_Begin
000155 9508      		ret
                 
                 RotateLeft_Begin:
                 
000156 e000      	ldi r16, 0
000157 df9b      	rcall SetBlock
                 
000158 9100 0424 	lds r16, block_rotation
00015a 950a      	dec r16
00015b 3f0f      	cpi r16, 255
00015c f430      	brsh RotateLeft_Reset
                 
                 RotateLeft_Continue:
                 
00015d 9300 0424 	sts block_rotation, r16
                 
00015f 9100 0422 	lds r16, block_color
000161 df91      	rcall SetBlock
000162 9508      	ret
                 
                 RotateLeft_Reset:
000163 e003      	ldi r16, 3
000164 cfe6      	rjmp RotateRight_Continue
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 MoveRight:
000165 feb0      		sbrs r11, 0 
000166 c001      		rjmp MoveRight_Begin
000167 9508      		ret
                 
                 MoveRight_Begin:
                 
000168 e000      	ldi r16, 0
000169 df89      	rcall SetBlock
                 
00016a 9100 0421 	lds r16, block_x
00016c 9110 0420 	lds r17, block_y
00016e 9503      	inc r16
                 
00016f d092      	rcall check_collision
                 
                 
000170 3000      	cpi r16, 0
000171 f021      	breq MoveRightContinue
                 
                 
000172 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
000174 df7e      	rcall SetBlock
                 
000175 9508      	ret
                 
                 MoveRightContinue:
                 
000176 9100 0421 	lds r16, block_x
000178 9503      	inc r16
000179 9300 0421 	sts block_x, r16
                 
00017b 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
00017d df75      	rcall SetBlock
                 
00017e 9508      	ret
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 MoveLeft:
00017f feb1      		sbrs r11, 1 ; A
000180 c001      		rjmp MoveLeft_Begin
000181 9508      		ret
                 
                 MoveLeft_Begin:
                 
000182 e000      	ldi r16, 0
000183 df6f      	rcall SetBlock
                 
000184 9100 0421 	lds r16, block_x
000186 9110 0420 	lds r17, block_y
000188 950a      	dec r16
                 
000189 d078      	rcall check_collision
                 
                 
00018a 3000      	cpi r16, 0
00018b f021      	breq MoveLeftContinue
                 
                 
00018c 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
00018e df64      	rcall SetBlock
                 
00018f 9508      	ret
                 	
                 MoveLeftContinue:
                 	
000190 e000      	ldi r16, 0  ; Delete prev block
000191 df61      	rcall SetBlock
                 
000192 9100 0421 	lds r16, block_x
000194 950a      	dec r16
000195 9300 0421 	sts block_x, r16
                 
000197 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
000199 df59      	rcall SetBlock
                 
00019a 9508      	ret
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 MoveDown:
                 		;sbrs r11, 2 
00019b c001      		rjmp MoveDown_Begin
00019c 9508      		ret
                 
                 
                 MoveDown_Begin:
                 
00019d e000      	ldi r16, 0
00019e df54      	rcall SetBlock
                 
00019f 9100 0421 	lds r16, block_x
0001a1 9110 0420 	lds r17, block_y
0001a3 9513      	inc r17
                 
0001a4 d05d      	rcall check_collision
                 
                 
0001a5 3000      	cpi r16, 0
0001a6 f031      	breq MoveDownContinue
                 
                 
0001a7 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
0001a9 df49      	rcall SetBlock
                 
0001aa e10d      	ldi r16, 29
0001ab 2e50      	mov r5, r16
                 
0001ac 9508      	ret
                 
                 MoveDownContinue:
                 
                 	;ldi r16, 0  ; Delete prev block
                 	;rcall SetBlock
                 
0001ad 9100 0420 	lds r16, block_y
0001af 9503      	inc r16
0001b0 9300 0420 	sts block_y, r16
                 
0001b2 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
0001b4 df3e      	rcall SetBlock
                 
0001b5 9508      	ret
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 /*check_move_down:
                 		sbrs r11, 7 ; A
                 		rcall MoveDown
                 		ret
                 
                 MoveDown:
                 			push r0
                 			push r1
                 
                 
                 
                 			lds r16, block_y
                 			ldi r17, 32
                 			mul r16, r17 ; 32*y ->r0:r1
                 
                 				ldi Xl, LOW( 96+10 + (32*5) )
                 				ldi Xh, HIGH( 96+10 + (32*5) )
                 				
                 			add r0, Xl
                 			adc r1, Xh
                 
                 
                 			mov Xh, r1
                 			mov Xl, r0
                 
                 			lds r16, block_x
                 			ldi r17, 0
                 			add Xl, r16
                 			adc Xh, r17
                 
                 
                 			;; We've got multipled y pos
                 
                 			ldi r18, 21
                 			lds r16, block_y
                 			sub r18, r16
                 
                 			MoveDown_loop:
                 				adiw X, 32
                 				ld r17, X
                 
                 				cpi r17, 0
                 				brne MoveDownStop 
                 
                 		MoveDownStop_:
                 				inc r16            ; 1 clk
                 				cp r16, r19
                 				breq MoveDown_loop_    ; 1/2 clk
                 				rjmp MoveDown_loop     ; 2 clk
                 
                 			MoveDown_loop_:
                 				pop r1
                 				pop r0
                 				ret
                 
                 			MoveDownStop:
                 				push r16
                 				clr r16
                 				rcall SetBlock
                 				pop r16
                 				sts block_y, r16
                 
                 				lds r16, block_color
                 				rcall SetBlock
                 
                 				ldi r16, 0
                 				sts block_y, r16
                 
                 
                 	ldi r16, 6
                 	sts block_x, r16
                 
                 
                 				rjmp MoveDown_loop_
                 
                 
                 
                 */
                 
                 /*
                 		DrawMap
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 DrawMap:
0001b6 e00f      		ldi r16, 15
0001b7 eea9      		ldi Xl, LOW( 96+9 + 32*4 )
0001b8 e0b0      		ldi Xh, HIGH( 96+9 + 32*4 )
                 	hor_loop_1:
                 
0001b9 921d      		st X+, r1
0001ba 950a      		dec r16            ; 1 clk
0001bb f009      		breq hor_loop_1_end    ; 1/2 clk
0001bc cffc      		rjmp hor_loop_1     ; 2 clk
                 
                 	hor_loop_1_end:
0001bd e105      		ldi r16, 21
0001be e0a9      		ldi Xl, LOW( 96+9 + 32*5 )
0001bf e0b1      		ldi Xh, HIGH( 96+9 + 32*5 )
                 
                 	ver_loop:
                 
0001c0 921c      		st X, r1
0001c1 961e      		adiw X, 14
0001c2 921c      		st X, r1
0001c3 9652      		adiw X, 18
                 
0001c4 950a      		dec r16            ; 1 clk
0001c5 f009      		breq ver_loop_end    ; 1/2 clk
0001c6 cff9      		rjmp ver_loop     ; 2 clk
                 
                 	ver_loop_end:
                 
0001c7 e00f      		ldi r16, 15
0001c8 eaa9      		ldi Xl, LOW( 96+9 + (32*26) )
0001c9 e0b3      		ldi Xh, HIGH( 96+9 + (32*26) )
                 	hor_loop_2:
                 
0001ca 921d      		st X+, r1
                 
0001cb 950a      		dec r16            ; 1 clk
0001cc f009      		breq DrawMap_    ; 1/2 clk
0001cd cffc      		rjmp hor_loop_2     ; 2 clk
                 
                 DrawMap_:
0001ce 9508      	ret
                 
                 
                 /*
                 		DebugDrawCorners
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 DebugDrawCorners:
0001cf e001      	ldi r16, 0b1
                 
0001d0 e6a0      	ldi Xl, LOW( 96 )
0001d1 e0b0      	ldi Xh, HIGH( 96 )
0001d2 930c      	st X, r16
                 
                 
0001d3 e002      	ldi r16, 0b10
0001d4 e7af      	ldi Xl, LOW( 96+31)
0001d5 e0b0      	ldi Xh, HIGH( 96+31)
0001d6 930c      	st X, r16
                 
                 
0001d7 e001      	ldi r16, 0b1
0001d8 e0a0      	ldi Xl, LOW( 96 +(32*29) )
0001d9 e0b4      	ldi Xh, HIGH( 96 +(32*29))
0001da 930c      	st X, r16
                 
0001db e002      	ldi r16, 0b10
0001dc e1af      	ldi Xl, LOW( 96 +(32*29) +31)
0001dd e0b4      	ldi Xh, HIGH( 96 +(32*29)+31)
0001de 930c      	st X, r16
                 
0001df 9508      	ret
                 
                 /*
                 		ClearScreen
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ClearScreen:
0001e0 ef00      	ldi r16, 240
0001e1 27bb      	clr Xh
0001e2 e6a0      	ldi Xl, 0x60
                 
                 	ClearLoop:
0001e3 920d      	st X+, r0
0001e4 920d      	st X+, r0
0001e5 920d      	st X+, r0
0001e6 920d      	st X+, r0
0001e7 950a      	dec r16            ; 1 clk
0001e8 f009      	breq ClearLoop_    ; 1/2 clk
0001e9 cff9      	rjmp ClearLoop     ; 2 clk
                 
                 ClearLoop_:
0001ea 9508      	ret
                 
                 
                 /*
                 		ClearMap
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ClearMap:
0001eb e105      	ldi r16, 21
0001ec e0aa      	ldi Xl, LOW( 96+9 + 32*5 +1)
0001ed e0b1      	ldi Xh, HIGH( 96+9 + 32*5 +1)
                 
                 	ClearMapLoop:
0001ee 920d      	st X+, r0
0001ef 920d      	st X+, r0
0001f0 920d      	st X+, r0
0001f1 920d      	st X+, r0
0001f2 920d      	st X+, r0
0001f3 920d      	st X+, r0
0001f4 920d      	st X+, r0
0001f5 920d      	st X+, r0
0001f6 920d      	st X+, r0
0001f7 920d      	st X+, r0
0001f8 920d      	st X+, r0
0001f9 920d      	st X+, r0
0001fa 920c      	st X, r0
                 
0001fb 9654      	adiw X, 20
                 
0001fc 950a      	dec r16            ; 1 clk
0001fd f009      	breq ClearMapLoop_    ; 1/2 clk
0001fe cfef      	rjmp ClearMapLoop     ; 2 clk
                 
                 ClearMapLoop_:
0001ff 9200 0420 	sts block_y, r0
                 
000201 9508      	ret
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ; r16 - x, r17 - y
                 check_collision:
000202 920f      	push r0
000203 921f      	push r1
000204 2c20      	mov r2, r0
000205 e220      	ldi r18, 32
000206 9f21      	mul r18, r17
                 	
000207 e0aa      	ldi Xl, LOW( 96 + 9+ (5*32)+1 )
000208 e0b1      	ldi Xh, HIGH( 96 + 9+ (5*32)+1 )
                 
000209 0e0a      	add r0, Xl
00020a 1e1b      	adc r1, Xh
                 
00020b 0e00      	add r0, r16
00020c 1c12      	adc r1, r2
                 
                 
00020d 2da0      	mov Xl, r0
00020e 2db1      	mov Xh, r1
                 
                 	;; Flash pointer of block
                 
00020f 901f      	pop r1
000210 900f      	pop r0
                 
000211 e7e4      	ldi Zl, LOW(2*BLOCK_START)
000212 e0f4      	ldi Zh, HIGH(2*BLOCK_START)
                 
000213 9110 0423 	lds r17, block_type
                 	; block type * 16
                 	; 4x line
000215 0f11      	lsl r17
000216 0f11      	lsl r17
000217 0f11      	lsl r17
000218 0f11      	lsl r17
                 
                 	
000219 9120 0424 	lds r18, block_rotation
00021b 0f22      	lsl r18
00021c 0f22      	lsl r18
00021d 0f12      	add r17, r18
                 
00021e 0fe1      	add Zl, r17
00021f 1df0      	adc Zh, r0
                 
000220 2733      	clr r19
                 	;;; 
                 	; Temporary version
                 	;;;
                 
                 	; for (y;y<4;y++)
                 	; for (x;x<4;x++)
                 
000221 e014      		ldi r17, 4
                 	loop_CheckBlock:
000222 9125      		lpm r18, Z+
                 
000223 fd23      		sbrc r18, 3
000224 d00f      		rcall CheckPixel
000225 9611      		adiw X, 1
                 
000226 fd22      		sbrc r18, 2
000227 d00c      		rcall CheckPixel
000228 9611      		adiw X, 1
                 
000229 fd21      		sbrc r18, 1
00022a d009      		rcall CheckPixel
00022b 9611      		adiw X, 1
                 
00022c fd20      		sbrc r18, 0
00022d d006      		rcall CheckPixel
                 		
00022e 965d      		adiw X, 29
                 
00022f 951a      		dec r17
000230 f009      		breq CheckBlock_End
000231 cff0      		rjmp loop_CheckBlock
                 
                 		CheckBlock_End:
000232 2f03      		mov r16, r19
000233 9508      		ret
                 
                 
                 CheckPixel:
000234 910c      	ld r16, X
000235 3000      	cpi r16, 0x00
                 
000236 f011      	breq CheckPixel_no; no collision
                 
                 	; Collision
000237 ef3f      	ldi r19, 0xff
                 
000238 9508      	ret
                 
                 CheckPixel_no:
000239 9508      	ret
                 
                 /*check_collision:
                 	push r0
                 	push r1
                 	mov r2, r0
                 	ldi r18, 32
                 	mul r18, r17
                 	
                 	ldi Xl, LOW( 96 + 9+ (5*32)+1 )
                 	ldi Xh, HIGH( 96 + 9+ (5*32)+1 )
                 
                 	add r0, Xl
                 	adc r1, Xh
                 
                 	add r0, r16
                 	adc r1, r2
                 
                 
                 	mov Xl, r0
                 	mov Xh, r1
                 
                 	;;; 
                 	; Temporary version
                 	;;;
                 
                 	ld r17, X
                 	tst r17
                 	; if !0
                 	brne set_collision
                 	
                 	clr r16
                 
                 check_collision_continue:
                 	pop r1
                 	pop r0
                 	ret
                 
                 set_collision:
                 	ser r16
                 	rjmp check_collision_continue*/
                 
                 .include "blocks.asm"
                 
                 BLOCK_START:
                 ;XX
                 ;XX
                 .DB \
                  0b0000, \
                  0b0110, \
00023a 0600       0b0110, \
                  0b0000, \
                 \
00023b 0006       0b0000, \
                  0b0110, \
00023c 0600       0b0110, \
                  0b0000, \
                 \
00023d 0006       0b0000, \
                  0b0110, \
00023e 0600       0b0110, \
                  0b0000, \
                 \
00023f 0006       0b0000, \
                  0b0110, \
000240 0600       0b0110, \
000241 0006       0b0000
                 
                 ;X
                 ;X
                 ;X
                 ;X
                 .DB \
                  0b0001, \
                  0b0001, \
000242 0101       0b0001, \
                  0b0001, \
                 \
000243 0101       0b1111, \
                  0b0000, \
000244 000f       0b0000, \
                  0b0000, \
                 \
000245 0000       0b0001, \
                  0b0001, \
000246 0101       0b0001, \
                  0b0001, \
                 \
000247 0101       0b1111, \
                  0b0000, \
000248 000f       0b0000, \
000249 0000       0b0000
                 
                 
                 
                 
                 ; X
                 ;XXX
                 .DB \
                  0b0000, \
                  0b0000, \
00024a 0000       0b0010, \
                  0b0111, \
                 \
00024b 0702       0b0000, \
                  0b0010, \
00024c 0200       0b0011, \
                  0b0010, \
                 \
00024d 0203       0b0000, \
                  0b0000, \
00024e 0000       0b0111, \
                  0b0010, \
                 \
00024f 0207       0b0000, \
                  0b0010, \
000250 0200       0b0110, \
000251 0206       0b0010
                 
                 
                 
                 
                 ;X
                 ;XX
                 ; X
                 .DB \
                  0b0000, \
                  0b0100, \
000252 0400       0b0110, \
                  0b0010, \
                 \
000253 0206       0b0000, \
                  0b0011, \
000254 0300       0b0110, \
                  0b0000, \
                 \
000255 0006       0b0000, \
                  0b0100, \
000256 0400       0b0110, \
                  0b0010, \
                 \
000257 0206       0b0000, \
                  0b0011, \
000258 0300       0b0110, \
000259 0006       0b0000
                 
                 
                 
                 ; X
                 ;XX
                 ;X
                 .DB \
                  0b0000, \
                  0b0010, \
00025a 0200       0b0110, \
                  0b0100, \
                 \
00025b 0406       0b0000, \
                  0b0110, \
00025c 0600       0b0011, \
                  0b0000, \
                 \
00025d 0003       0b0000, \
                  0b0010, \
00025e 0200       0b0110, \
                  0b0100, \
                 \
00025f 0406       0b0000, \
                  0b0110, \
000260 0600       0b0011, \
000261 0003       0b0000
                 
                 
                 ;X 
                 ;X 
                 ;XX
                 
                 .DB \
                  0b0000, \
                  0b0010, \
000262 0200       0b0010, \
                  0b0011, \
                 \
000263 0302       0b0000, \
                  0b0000, \
000264 0000       0b0111, \
                  0b0100, \
                 \
000265 0407       0b0000, \
                  0b0011, \
000266 0300       0b0001, \
                  0b0001, \
                 \
000267 0101       0b0000, \
                  0b0000, \
000268 0000       0b0001, \
000269 0701       0b0111
                 
                 
                 
                 
                 ; X 
                 ; X 
                 ;XX
                 .DB \
                  0b0000, \
                  0b0001, \
00026a 0100       0b0001, \
                  0b0011, \
                 \
00026b 0301       0b0000, \
                  0b0000, \
00026c 0000       0b0100, \
                  0b0111, \
                 \
00026d 0704       0b0000, \
                  0b0011, \
00026e 0300       0b0010, \
                  0b0010, \
                 \
00026f 0202       0b0000, \
                  0b0000, \
000270 0000       0b0111, \
000271 0107       0b0001 
                  
                 COLORS:
                 .DB \
                  0b0100, \
                  0b0001, \
000272 0104       0b0011, \
                  0b1010, \
000273 0a03       0b1101, \
                  0b1100, \
000274 0c0d
D:\KubX\Dropbox\dev\AVR_Tetris\blocks.asm(191): warning: .cseg .db misalignment - padding zero byte
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(898): 'D:\KubX\Dropbox\dev\AVR_Tetris\blocks.asm' included form here
000275 0009       0b1001
                 
                 .include "Random.asm"
                 
                 ; No args.
                 RANDOM_init:
                 
                 	; Initialize ADC (for randomizing), PC5
000276 98a5      	cbi DDRC, 5
                 
                 	; AREF, ADC5
000277 e005      	ldi r16, 5
000278 b907      	out ADMUX, r16
000279 ee05      	ldi r16, 0b11100101;(1<<ADEN)|(1<<ADSC)|(1<<ADIF)|(1<<ADPS0)
00027a b906      	out ADCSRA, r16
                 
00027b 9508      	ret
                 
                 ; return r16 - 8bit random
                 RANDOM_get:
                 
00027c b104      	in r16, ADCL
00027d 930f      	push r16
00027e b105      	in r16, ADCH
00027f 910f      	pop r16
                 
000280 9508      	ret
                 .include "Pad.asm"
                 
                 
                 ; Information about buttons is stored in R10
                 PAD_init:
000281 9a8a      	sbi DDRD, PAD_LATCH
000282 988b      	cbi DDRD, PAD_DATA
000283 9a8c      	sbi DDRD, PAD_CLK
                 
000284 9892      	cbi PORTD, PAD_LATCH
000285 9a94      	sbi PORTD, PAD_CLK
000286 9a93      	sbi PORTD, PAD_DATA
000287 9508      	ret
                 
                 ; Reads pad state
                 ; return r10 - pad1_byte
                 ; 0bB A S S U D L R
                 ;       e t p o e i
                 ;       l a   w f g
                 ;       e r   n t h
                 ;       c t       t
                 ;       t
                 PAD_GetState:
000288 930f      		push r16
000289 931f      		push r17
00028a 932f      		push r18
                 
00028b 9a92      		sbi PAD_PORT, PAD_LATCH
00028c e30c
00028d 950a
00028e f009
00028f cffd      		delay200ns 60 ;12us
000290 9892      		cbi PAD_PORT, PAD_LATCH
                 
000291 e028      		ldi r18, 8
000292 2711      		clr r17
                 	; 8bits
                 	GetPadState_loop:
                 
000293 e30c
000294 950a
000295 f009
000296 cffd      		delay200ns 60 ;6us
000297 9894      		cbi PAD_PORT, PAD_CLK
                 	
000298 9b83      		sbis PAD_PIN, PAD_DATA ; pominie, jezeli nienacisniety
000299 d00e      		rcall button_pressed
                 
00029a e30c
00029b 950a
00029c f009
00029d cffd      		delay200ns 60 ;6us
00029e 9a94      		sbi PAD_PORT, PAD_CLK
                 
                 	GetPadState_continue:
                 
00029f 952a      		dec r18
0002a0 f011      		breq GetPadState_end
0002a1 0f11      		lsl r17 ; xxxxxxx1 -> xxxxxx1y
0002a2 cff0      		rjmp GetPadState_loop
                 
                 	GetPadState_end:
0002a3 2ea1      	mov r10, r17
                 
0002a4 912f      	pop r18
0002a5 911f      	pop r17
0002a6 910f      	pop r16
0002a7 9508      	ret
                 
                 	button_pressed:
0002a8 6011      		ori r17, 1
0002a9 9508      		ret
                 .include "Uart.asm"
                 
                 .endif
                 .ifndef F_CPU
                 .endif
                 
                 
                 ; No args. F_CPU defined required
                 UART_init:
0002aa e000      	ldi r16, high(F_CPU/16/F_UART-1 )
0002ab bd00      	out UBRRH, r16
0002ac e104      	ldi r16, low(F_CPU/16/F_UART-1)
0002ad b909      	out UBRRL, r16
                 
0002ae e108      	ldi r16, (1<<RXEN)|(1<<TXEN)
0002af b90a      	out UCSRB, r16
                 
                 	; 8N1
0002b0 e806      	ldi r16, (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0); ;8bit
0002b1 bd00      	out UCSRC, r16
                 
0002b2 9508      	ret
                 
                 ; r16 - byte
                 UART_putc:
0002b3 9b5d      	sbis UCSRA, UDRE
0002b4 cffe      	rjmp UART_putc
                 
0002b5 b90c      	out UDR, r16
0002b6 9508      	ret
                 
                 ; Z - String address
                 UART_puts:
                 	; Z -> r0
0002b7 9105      	lpm r16, Z+
0002b8 3000      	cpi r16, 0
0002b9 f011      	breq UART_puts_end
                 
0002ba dff8      	rcall UART_putc
0002bb cffb      	rjmp UART_puts
                 
                 UART_puts_end:
0002bc 9508      	ret
                 
                 ; r16 - byte
                 UART_getc:
0002bd 9b5f      	sbis UCSRA, RXC
0002be cffe      	rjmp UART_getc
                 
0002bf b10c      	in r16, UDR
0002c0 9508      	ret
                 
                 
                 .dseg
                 .org SRAM_START+960
000420           block_y: .BYTE 1
000421           block_x: .BYTE 1
000422           block_color: .BYTE 1
000423           block_type: .BYTE 1
000424           block_rotation: .BYTE 1


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  33 r1 :  11 r2 :   4 r3 :   0 r4 :   0 r5 :   4 r6 :   2 r7 :   0 
r8 :   0 r9 :   0 r10:   9 r11:   6 r12:   0 r13:   0 r14:   0 r15:   0 
r16: 175 r17:  31 r18:  24 r19:   3 r20:   0 r21:   4 r22:  20 r23:   4 
r24:   7 r25:   6 r26:  14 r27:  14 r28:   4 r29:   4 r30:   8 r31:   8 
x  :  39 y  :   4 z  :   5 
Registers used: 25 out of 35 (71.4%)

ATmega8 instruction use summary:
.lds  :   0 .sts  :   0 adc   :   7 add   :   9 adiw  :  15 and   :   0 
andi  :   2 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 breq  :  29 brge  :   0 brhc  :   0 brhs  :   0 
brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 brne  :   1 
brpl  :   0 brsh  :   6 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 
bset  :   0 bst   :   0 cbi   :   9 cbr   :   0 clc   :   0 clh   :   0 
cli   :   1 cln   :   0 clr   :  13 cls   :   0 clt   :   0 clv   :   0 
clz   :   0 com   :   0 cp    :   0 cpc   :   4 cpi   :  21 cpse  :   0 
dec   :  17 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   5 inc   :  11 ld    :   2 ldd   :   0 ldi   :  89 
lds   :  31 lpm   :   7 lsl   :  13 lsr   :   1 mov   :  15 movw  :   0 
mul   :   1 muls  :   0 mulsu :   0 neg   :   0 nop   :  12 or    :   0 
ori   :   1 out   :  24 pop   :  11 push  :  10 rcall :  50 ret   :  34 
reti  :   2 rjmp  :  43 rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  11 sbic  :   0 sbis  :   3 sbiw  :   0 sbr   :   0 sbrc  :  15 
sbrs  :   5 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   2 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  26 std   :   0 sts   :  19 sub   :   0 subi  :   0 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 41 out of 110 (37.3%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000582   1256    120   1376    8192  16.8%
[.dseg] 0x000060 0x000425      0      5      5    1024   0.5%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 1 warnings
