LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY Somador IS
PORT(
	  SomaIn : in STD_LOGIC_VECTOR(7 DOWNTO 0);
	  Soma2: in STD_LOGIC_VECTOR(7 DOWNTO 0);
	  SomaOut : out STD_LOGIC_VECTOR(7 DOWNTO 0));
END Somador;

ARCHITECTURE behavior OF Somador IS
BEGIN
	SomaOut <= SomaIn+ Soma2;
END behavior;