Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 1dd95bf8cd1047fead1eb95bbf4149a5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [/home/exbiks/BTP/Phase2/BTP/verilog_codes/top_module.sv:166]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port div_result_ready [/home/exbiks/BTP/Phase2/BTP/verilog_codes/top_module.sv:175]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port reset [/home/exbiks/BTP/Phase2/BTP/verilog_codes/angle_normalization_wrapper.sv:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/exbiks/BTP/Phase2/BTP/verilog_codes/sine_calculator_pipelined_2_stage.sv:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/exbiks/BTP/Phase2/BTP/verilog_codes/sine_calculator_pipelined_2_stage.sv:76]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/exbiks/BTP/Phase2/BTP/verilog_codes/stack.sv:94]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/exbiks/BTP/Phase2/BTP/verilog_codes/term_accumulator.sv:196]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_a [/home/exbiks/BTP/Phase2/BTP/verilog_codes/state_var_evaluator.sv:219]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_b [/home/exbiks/BTP/Phase2/BTP/verilog_codes/state_var_evaluator.sv:220]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/exbiks/BTP/Phase2/BTP/verilog_codes/state_var_evaluator.sv:235]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_a [/home/exbiks/BTP/Phase2/BTP/verilog_codes/top_module.sv:203]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_b [/home/exbiks/BTP/Phase2/BTP/verilog_codes/top_module.sv:204]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_a [/home/exbiks/BTP/Phase2/BTP/verilog_codes/top_module.sv:218]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en_b [/home/exbiks/BTP/Phase2/BTP/verilog_codes/top_module.sv:219]
WARNING: [VRFC 10-1783] select index 9 into ram is out of bounds [/home/exbiks/BTP/Phase2/BTP/verilog_codes/simple_dual_one_clock.sv:44]
WARNING: [VRFC 10-1783] select index 10 into ram is out of bounds [/home/exbiks/BTP/Phase2/BTP/verilog_codes/simple_dual_one_clock.sv:45]
WARNING: [VRFC 10-1783] select index 11 into ram is out of bounds [/home/exbiks/BTP/Phase2/BTP/verilog_codes/simple_dual_one_clock.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/top_module.sv" Line 2. Module top_module_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/state_var_evaluator.sv" Line 11. Module exp_evaluator(NUM_KEY_VAL=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/angle_combination.sv" Line 7. Module angle_combination(NUM_ANGLE_COMB=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/angle_normalization_wrapper.sv" Line 1. Module angle_normalization_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/angle_normalization.sv" Line 13. Module angle_normalization doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/term_accumulator.sv" Line 3. Module term_accumulator(NUM_KEY_VAL=12,ANGLE_ADDR_WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/decoder_type_1.sv" Line 2. Module decoder_type_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/decoder_type_2.sv" Line 2. Module decoder_type_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/decoder_type_3.sv" Line 2. Module decoder_type_3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/sine_calculator_pipelined_2_stage.sv" Line 3. Module sine_calculator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/rams_sp_rom_sine_val_exp0.sv" Line 1. Module rams_sp_rom_sine_val_exp0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/rams_sp_rom_sine_val_exp1.sv" Line 1. Module rams_sp_rom_sine_val_exp1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/stack.sv" Line 3. Module stack(DEPTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/rams_sp_rf_rst.sv" Line 17. Module rams_sp_rf_rst(MEM_DEPTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/rams_sp_rom_pf1.sv" Line 2. Module rams_sp_rom_pf1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/simple_dual_one_clock.sv" Line 17. Module simple_dual_one_clock(MEM_DEPTH=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/rams_sp_rom_angle_comb_detail.sv" Line 2. Module rams_sp_rom_angle_comb_detail doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/simple_dual_one_clock.sv" Line 17. Module simple_dual_one_clock(MEM_DEPTH=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/simple_dual_one_clock.sv" Line 17. Module simple_dual_one_clock(MEM_DEPTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/mult_add.sv" Line 1. Module mult_add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier_wrapper.sv" Line 3. Module float_point_multiplier_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv" Line 13. Module float_point_multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_adder.sv" Line 12. Module float_point_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_adder.sv" Line 12. Module float_point_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/exponent_operation.sv" Line 5. Module exponent_operation(EXPONENT_WIDTH=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier_wrapper.sv" Line 3. Module float_point_multiplier_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/exbiks/BTP/Phase2/BTP/verilog_codes/float_point_multiplier.sv" Line 13. Module float_point_multiplier_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.angle_combination(NUM_ANGLE_COMB...
Compiling module xil_defaultlib.angle_normalization
Compiling module xil_defaultlib.angle_normalization_wrapper
Compiling module xil_defaultlib.decoder_type_1
Compiling module xil_defaultlib.decoder_type_2
Compiling module xil_defaultlib.decoder_type_3
Compiling module xil_defaultlib.rams_sp_rom_sine_val_exp0
Compiling module xil_defaultlib.rams_sp_rom_sine_val_exp1
Compiling module xil_defaultlib.sine_calculator
Compiling module xil_defaultlib.rams_sp_rf_rst(MEM_DEPTH=64)
Compiling module xil_defaultlib.stack(DEPTH=64)
Compiling module xil_defaultlib.rams_sp_rom_pf1
Compiling module xil_defaultlib.term_accumulator(NUM_KEY_VAL=12,...
Compiling module xil_defaultlib.simple_dual_one_clock(MEM_DEPTH=...
Compiling module xil_defaultlib.rams_sp_rom_angle_comb_detail
Compiling module xil_defaultlib.exp_evaluator(NUM_KEY_VAL=12)
Compiling module xil_defaultlib.simple_dual_one_clock(MEM_DEPTH=...
Compiling module xil_defaultlib.simple_dual_one_clock(MEM_DEPTH=...
Compiling module xil_defaultlib.mult_add
Compiling module xil_defaultlib.float_point_multiplier_default
Compiling module xil_defaultlib.float_point_multiplier_wrapper
Compiling module xil_defaultlib.float_point_adder_default
Compiling module xil_defaultlib.exponent_operation(EXPONENT_WIDT...
Compiling module xil_defaultlib.top_module_default
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
