# 2024.02.25-2.3 Control Flow

## Last Connect Semantics

```scala
class LastConnect extends Module {
  val io = IO(new Bundle {
    val in = Input(UInt(4.W))
    val out = Output(UInt(4.W))
  })
  io.out := 1.U
  io.out := 2.U
  io.out := 3.U
  io.out := 4.U
}

//  Test LastConnect
test(new LastConnect) { c => c.io.out.expect(4.U) }
```

当有多个值被赋值给一个量时，最后的那个生效

## `when`, `elsewhen`, and `otherwise`

```scala
when(someBooleanCondition) {
  // things to do when true
}.elsewhen(someOtherBooleanCondition) {
  // things to do on this condition
}.otherwise {
  // things to do if none of th boolean conditions are true
}
```

`when`是一种特殊的构造，它用于硬件生成。它类似于软件编程中的`if`语句，但是在硬件描述中，`when`会生成实际的硬件逻辑，如多路复用器。而标准的`if`语句通常用于生成时（编译时）的控制流，并不直接生成硬件。`if`语句在 Scala（因此在 Chisel 的生成时）可以有返回值，可以用于赋值或者作为表达式的一部分。相比之下，`when`是一种专门为硬件设计提供的控制结构，用于生成条件硬件逻辑，如多路复用器或条件赋值，但它不返回值。因此，当你需要根据输入信号在运行时动态地选择硬件行为时，你会使用`when`。而当你在编译时根据某些条件生成不同的硬件模块时，你会使用`if`。

在 Scala 中，`==`用于基本类型和对象的相等性比较，而在 Chisel 中（一个建立在 Scala 之上的硬件构建语言），`===`用于硬件信号之间的相等性比较。这是因为 Chisel 需要区分硬件操作和 Scala 的软件操作，`===`在 Chisel 中被定义为生成硬件电路中的等于比较逻辑。而在 Scala 的`if`语句中，`==`仍然用于比较两个值是否相等。这种区分确保了代码的清晰性，以及硬件设计中逻辑正确性的维护。因此，在`when`中使用`===`来生成判断相等的硬件电路

## The `Wire` Construct

`Wire`是一种基本的硬件构造类型，用于创建一个可以在模块内部读取和写入的信号。它主要用于表示组合逻辑或暂存数据，允许在硬件描述中定义中间变量或内部连接。使用`Wire`时，需要指定信号的数据类型，如`UInt`或`SInt`等。`Wire`类型的变量在定义时不持有初始值，需要在逻辑中显式赋值。在使用过程中，可以根据需要多次对其赋值，但在每个时钟周期结束时，`Wire`仅保留最后一次赋值的结果。`val myWire = Wire(UInt(32.W))`

```scala
List(1, 2, 3, 4).permutations.foreach { case i0 :: i1 :: i2 :: i3 :: Nil =>
    println(s"Sorting $i0 $i1 $i2 $i3")}
List(1, 2, 3, 4).permutations.foreach { case i0 :: i1 :: i2 :: _ :: Nil =>
  println(s"Sorting $i0 $i1 $i2")}
```

使用 Scala 的集合和模式匹配功能来遍历`List(1, 2, 3, 4)`的所有排列组合。`List(1, 2, 3, 4).permutations`生成一个包含所有可能排列的列表的迭代器。`foreach`循环遍历这些排列。

在`foreach`的代码块中，`case i0 :: i1 :: i2 :: i3 :: Nil =>`是一个模式匹配表达式，用于解构每个排列列表。这个表达式匹配一个包含四个元素的列表，将这四个元素分别绑定到变量`i0`、`i1`、`i2`、`i3`。`Nil`在这里表示列表的末尾，确保列表只有这四个元素。这种方式允许直接访问每个排列中的元素，然后可以将它们打印出来或用于其他逻辑操作。

### Exercise: Polynomial

```scala
class Polynomial extends Module {
  val io = IO(new Bundle {
    val select = Input(UInt(2.W))
    val x = Input(SInt(32.W))
    val fOfX = Output(SInt(32.W))
  })

  val result = Wire(SInt(32.W))
  val square = Wire(SInt(32.W))

  square := io.x * io.x
  when(io.select === 0.U){
    result := square - 2.S * io.x + 1.S
  }.elsewhen(io.select === 1.U) {
    result := 2.S * square + 6.S * io.x + 3.S
  }.otherwise {
    result := 4.S * square - 10.S * io.x - 5.S
  }

  io.fOfX := result
}

// Test Polynomial
test(new Polynomial) { c =>
  for(x <- 0 to 20) {
    for(select <- 0 to 2) {
      c.io.select.poke(select.U)
      c.io.x.poke(x.S)
      c.io.fOfX.expect(poly(select, x).S)
    }
  }
}
```

### Exercise: Finite State Machine

Grad students pass through four states in their career: Idle, Coding, Writing, and Graduating. These states transition based off three inputs: Coffee, Ideas they come up with, and Pressure from their advisor to make progress. Once they Graduate, they return to the Idle state. The FSM diagram below shows these states and transitions. Any unlabelled transition (i.e. when there are no inputs) returns a grad student to the Idle state instead of staying in the current state. The input precedence is coffee > idea > pressure, so when in the Idle state and receiving both coffee and pressure, a graduate student will move to the Coding state.

![Untitled](./FSM.png)

检查逻辑：

```scala
// state map
def states = Map("idle" -> 0, "coding" -> 1, "writing" -> 2, "grad" -> 3)

// life is full of question marks
def gradLife (state: Int, coffee: Boolean, idea: Boolean, pressure: Boolean): Int = {
  var nextState = states("idle")
  if(state == states("idle")){
    if(coffee) nextState = states("coding")
    else if(idea) nextState = states("idle")
    else if(pressure) nextState = states("writing")
    else nextState = states("idle")
  }else if(state == states("coding")){
    if(coffee) nextState = states("coding")
    else if(idea) nextState = states("writing")
    else if(pressure) nextState = states("writing")
    else nextState = states("idle")
  }else if(state == states("writing")){
    if(coffee) nextState = states("writing")
    else if(idea) nextState = states("writing")
    else if(pressure) nextState = states("grad")
    else nextState = states("idle")
  }
  nextState
}

// some sanity checks
(0 until states.size).foreach{ state => assert(gradLife(state, false, false, false) == states("idle")) }
assert(gradLife(states("writing"), true, false, true) == states("writing"))
assert(gradLife(states("idle"), true, true, true) == states("coding"))
assert(gradLife(states("idle"), false, true, true) == states("idle"))
assert(gradLife(states("grad"), false, false, false) == states("idle"))
```

Chisel:

```scala
class GradLife extends Module {
  val io = IO(new Bundle {
    val state = Input(UInt(2.W))
    val coffee = Input(Bool())
    val idea = Input(Bool())
    val pressure = Input(Bool())
    val nextState = Output(UInt(2.W))
  })

  val idle :: coding :: writing :: grad :: Nil = Enum(4)

  when(io.state === idle){
    when(io.coffee) {io.nextState := coding}
    .elsewhen(io.idea) {io.nextState := idle}
    .elsewhen(io.pressure) {io.nextState := writing}
    .otherwise {io.nextState := idle}
  } .elsewhen (io.state === coding) {
    when      (io.coffee) { io.nextState := coding }
    .elsewhen (io.idea || io.pressure) { io.nextState := writing }
    .otherwise {io.nextState := idle}
  } .elsewhen (io.state === writing) {
    when      (io.coffee || io.idea) { io.nextState := writing }
    .elsewhen (io.pressure) { io.nextState := grad }
    .otherwise {io.nextState := idle}
  }.otherwise {io.nextState := idle}
}

// Test
test(new GradLife) { c =>
  // verify that the hardware matches the golden model
  for (state <- 0 to 3) {
    for (coffee <- List(true, false)) {
      for (idea <- List(true, false)) {
        for (pressure <- List(true, false)) {
          c.io.state.poke(state.U)
          c.io.coffee.poke(coffee.B)
          c.io.idea.poke(idea.B)
          c.io.pressure.poke(pressure.B)
          c.io.nextState.expect(gradLife(state, coffee, idea, pressure).U)
        }
      }
    }
  }
}
```
