#ifndef _I10_IOMUX_H_
#define _I10_IOMUX_H_


#define MFN0	1
#define MFN1	2
#define MFN2	3
#define MFN3	4
#define MFN4	5

#define MFN(x)		((x) + 1)

#define MUX_VALUE(offset, shift, fn)	(((offset)<<16) | ((shift)<<8) | ((fn)<<0))

#define MP_GPIO6					MUX_VALUE(0x50, 0, MFN0)
#define MP_GPIO7					MUX_VALUE(0x50, 4, MFN0)

#define MP_SIM_CCK_GPIO32			MUX_VALUE(0x50, 8, MFN1)
#define MP_SIM_CIO_GPIO33			MUX_VALUE(0x50, 12, MFN1)
#define MP_SIM_RST_GPIO34			MUX_VALUE(0x50, 16, MFN1)
#define MP_UTXD2_GPIO35				MUX_VALUE(0x54, 28, MFN1)
#define MP_URXD2_GPIO36				MUX_VALUE(0x58, 0, MFN1)
#define MP_UTXD3_GPIO37				MUX_VALUE(0x58, 4, MFN1)
#define MP_URXD3_GPIO38				MUX_VALUE(0x58, 8, MFN1)
#define MP_URTS3_GPIO39				MUX_VALUE(0x58, 12, MFN1)
#define MP_UCTS3_GPIO40				MUX_VALUE(0x58, 16, MFN1)
#define MP_SCL1_GPIO41				MUX_VALUE(0x58, 20, MFN1)
#define MP_SDA1_GPIO42				MUX_VALUE(0x58, 24, MFN1)
#define MP_SCL2_GPIO43				MUX_VALUE(0x58, 28, MFN1)
#define MP_SDA2_GPIO44				MUX_VALUE(0x5c, 0, MFN1)
#define MP_SCL3_GPIO45				MUX_VALUE(0x5c, 4, MFN1)
#define MP_SDA3_GPIO46				MUX_VALUE(0x5c, 8, MFN1)
#define MP_MISO1_GPIO47				MUX_VALUE(0x5c, 12, MFN1)
#define MP_MOSI1_GPIO48				MUX_VALUE(0x5c, 16, MFN1)
#define MP_SCLK1_GPIO49				MUX_VALUE(0x5c, 20, MFN1)
#define MP_SS10_GPIO50				MUX_VALUE(0x5c, 24, MFN1)
#define MP_SS11_GPIO51				MUX_VALUE(0x5c, 28, MFN1)
#define MP_UTXD0_GPIO52				MUX_VALUE(0x60, 0, MFN1)
#define MP_URXD0_GPIO53				MUX_VALUE(0x60, 4, MFN1)
#define MP_URTS0_GPIO54				MUX_VALUE(0x60, 8, MFN1)
#define MP_UCTS0_GPIO55				MUX_VALUE(0x60, 12, MFN1)
#define MP_AUDIO0_SDO0_GPIO56		MUX_VALUE(0x50, 20, MFN1)
#define MP_AUDIO0_SDO1_GPIO57		MUX_VALUE(0x50, 24, MFN1)
#define MP_AUDIO0_SDO2_GPIO58		MUX_VALUE(0x50, 28, MFN1)
#define MP_AUDIO0_SDO3_GPIO59		MUX_VALUE(0x54, 0, MFN1)
#define MP_AUDIO0_SDI_GPIO60		MUX_VALUE(0x54, 4, MFN1)
#define MP_AUDIO0_BCLK_GPIO61		MUX_VALUE(0x54, 8, MFN1)
#define MP_AUDIO0_WS_GPIO62			MUX_VALUE(0x54, 12, MFN1)
#define MP_AUDIO0_MCLK_GPIO63		MUX_VALUE(0x54, 16, MFN1)

#define MP_AUDIO3_SPDIF_GPIO64		MUX_VALUE(0x54, 20, MFN1)
#define MP_AUDIO3_MCLK_GPIO65		MUX_VALUE(0x54, 24, MFN1)
#define MP_AUDIO2_SDI_GPIO66		MUX_VALUE(0x60, 16, MFN1)
#define MP_AUDIO2_SDO_GPIO67		MUX_VALUE(0x60, 20, MFN1)
#define MP_AUDIO2_BCLK_GPIO68		MUX_VALUE(0x60, 24, MFN1)
#define MP_AUDIO2_WS_GPIO69			MUX_VALUE(0x60, 28, MFN1)
#define MP_AUDIO2_MCLK_GPIO70		MUX_VALUE(0x64, 0, MFN1)
#define MP_MISO0_GPIO71				MUX_VALUE(0x78, 20, MFN2)
#define MP_MOSI0_GPIO72				MUX_VALUE(0x78, 24, MFN2)
#define MP_SCLK0_GPIO73				MUX_VALUE(0x78, 28, MFN2)
#define MP_SS0_GPIO74				MUX_VALUE(0x7c, 0, MFN2)
#define MP_UTXD1_GPIO75				MUX_VALUE(0x7c, 4, MFN1)
#define MP_URXD1_GPIO76				MUX_VALUE(0x7c, 8, MFN1)
#define MP_PWM2_GPIO77				MUX_VALUE(0x7c, 12, MFN1)
#define MP_PWM3_GPIO78				MUX_VALUE(0x7c, 16, MFN1)
#define MP_SCL0_GPIO79				MUX_VALUE(0x7c, 20, MFN1)
#define MP_SDA0_GPIO80				MUX_VALUE(0x7c, 24, MFN1)
#define MP_SD0_CLK_GPIO81			MUX_VALUE(0x7c, 28, MFN2)
#define MP_SD0_CMD_GPIO82			MUX_VALUE(0x80, 0, MFN2)
#define MP_SD0_DAT3_GPIO83			MUX_VALUE(0x80, 4, MFN2)
#define MP_SD0_DAT2_GPIO84			MUX_VALUE(0x80, 8, MFN2)
#define MP_SD0_DAT1_GPIO85			MUX_VALUE(0x80, 12, MFN2)
#define MP_SD0_DAT0_GPIO86			MUX_VALUE(0x80, 16, MFN2)
#define MP_SD1_CLK_GPIO87			MUX_VALUE(0x80, 20, MFN2)
#define MP_SD1_CMD_GPIO88			MUX_VALUE(0x80, 24, MFN2)
#define MP_SD1_DAT3_GPIO89			MUX_VALUE(0x80, 28, MFN2)
#define MP_SD1_DAT2_GPIO90			MUX_VALUE(0x84, 0, MFN2)
#define MP_SD1_DAT1_GPIO91			MUX_VALUE(0x84, 4, MFN2)
#define MP_SD1_DAT0_GPIO92			MUX_VALUE(0x84, 8, MFN2)
#define MP_CAM0_MCLK_GPIO93			MUX_VALUE(0x74, 4, MFN1)
#define MP_CAM0_PCLK_GPIO94			MUX_VALUE(0x74, 8, MFN1)
#define MP_CAM0_VS_GPIO95			MUX_VALUE(0x74, 12, MFN1)

#define MP_CAM0_HS_GPIO96			MUX_VALUE(0x74, 16, MFN1)
#define MP_CAM0_DAT0_GPIO97			MUX_VALUE(0x74, 20, MFN1)
#define MP_CAM0_DAT1_GPIO98			MUX_VALUE(0x74, 24, MFN1)
#define MP_CAM0_DAT2_GPIO99			MUX_VALUE(0x74, 28, MFN1)
#define MP_CAM0_DAT3_GPIO100		MUX_VALUE(0x78, 0, MFN1)
#define MP_CAM0_DAT4_GPIO101		MUX_VALUE(0x78, 4, MFN1)
#define MP_CAM0_DAT5_GPIO102		MUX_VALUE(0x78, 8, MFN1)
#define MP_CAM0_DAT6_GPIO103		MUX_VALUE(0x78, 12, MFN1)
#define MP_CAM0_DAT7_GPIO104		MUX_VALUE(0x78, 16, MFN1)
#define MP_NAND_CEN0_GPIO105		MUX_VALUE(0x64, 28, MFN1)
#define MP_NAND_CEN1_GPIO106		MUX_VALUE(0x68, 0, MFN1)
#define MP_NAND_CEN2_GPIO107		MUX_VALUE(0x68, 4, MFN1)
#define MP_NAND_CEN3_GPIO108		MUX_VALUE(0x68, 8, MFN1)
#define MP_NAND_CLE_GPIO109			MUX_VALUE(0x68, 12, MFN1)
#define MP_NAND_ALE_GPIO110			MUX_VALUE(0x68, 16, MFN1)
#define MP_NAND_REN_GPIO111			MUX_VALUE(0x68, 20, MFN1)
#define MP_NAND_WEN_GPIO112			MUX_VALUE(0x68, 24, MFN1)
#define MP_NAND_RBN_GPIO113			MUX_VALUE(0x68, 28, MFN1)
#define MP_NAND_WPN_GPIO114			MUX_VALUE(0x6c, 0, MFN1)
#define MP_NAND_IO15_GPIO115		MUX_VALUE(0x6c, 4, MFN1)
#define MP_NAND_IO14_GPIO116		MUX_VALUE(0x6c, 8, MFN1)
#define MP_NAND_IO13_GPIO117		MUX_VALUE(0x6c, 12, MFN1)
#define MP_NAND_IO12_GPIO118		MUX_VALUE(0x6c, 16, MFN1)
#define MP_NAND_IO11_GPIO119		MUX_VALUE(0x6c, 20, MFN1)
#define MP_NAND_IO10_GPIO120		MUX_VALUE(0x6c, 24, MFN1)
#define MP_NAND_IO9_GPIO121			MUX_VALUE(0x6c, 28, MFN1)
#define MP_NAND_IO8_GPIO122			MUX_VALUE(0x70, 0, MFN1)
#define MP_NAND_IO7_GPIO123			MUX_VALUE(0x70, 4, MFN1)
#define MP_NAND_IO6_GPIO124			MUX_VALUE(0x70, 8, MFN1)
#define MP_NAND_IO5_GPIO125			MUX_VALUE(0x70, 12, MFN1)
#define MP_NAND_IO4_GPIO126			MUX_VALUE(0x70, 16, MFN1)
#define MP_NAND_IO3_GPIO127			MUX_VALUE(0x70, 20, MFN1)

#define MP_NAND_IO2_GPIO128			MUX_VALUE(0x70, 24, MFN1)
#define MP_NAND_IO1_GPIO129			MUX_VALUE(0x70, 28, MFN1)
#define MP_NAND_IO0_GPIO130			MUX_VALUE(0x74, 0, MFN1)
#define MP_SD2_CLK_GPIO131			MUX_VALUE(0x64, 4, MFN1)
#define MP_SD2_CMD_GPIO132			MUX_VALUE(0x64, 8, MFN1)
#define MP_SD2_DAT3_GPIO133			MUX_VALUE(0x64, 12, MFN1)
#define MP_SD2_DAT2_GPIO134			MUX_VALUE(0x64, 16, MFN1)
#define MP_SD2_DAT1_GPIO135			MUX_VALUE(0x64, 20, MFN1)
#define MP_SD2_DAT0_GPIO136			MUX_VALUE(0x64, 24, MFN1)
#define MP_EMI_CSN0_GPIO137			MUX_VALUE(0x84, 12, MFN4)
#define MP_EMI_CSN1_GPIO138			MUX_VALUE(0x84, 16, MFN4)
#define MP_EMI_CSN1_GPIO139			MUX_VALUE(0x84, 20, MFN4)
#define MP_EMI_CSN1_GPIO140			MUX_VALUE(0x84, 24, MFN4)
#define MP_EMI_OEN_GPIO141			MUX_VALUE(0x84, 28, MFN4)
#define MP_EMI_WEN_GPIO142			MUX_VALUE(0x88, 0, MFN4)
#define MP_EMI_WAIT_GPIO143			MUX_VALUE(0x88, 4, MFN4)
#define MP_EMI_EQ15_GPIO144			MUX_VALUE(0x88, 8, MFN4)
#define MP_EMI_EQ14_GPIO145			MUX_VALUE(0x88, 12, MFN4)
#define MP_EMI_EQ13_GPIO146			MUX_VALUE(0x88, 16, MFN4)
#define MP_EMI_EQ12_GPIO147			MUX_VALUE(0x88, 20, MFN4)
#define MP_EMI_EQ11_GPIO148			MUX_VALUE(0x88, 24, MFN4)
#define MP_EMI_EQ10_GPIO149			MUX_VALUE(0x88, 28, MFN4)
#define MP_EMI_EQ9_GPIO150			MUX_VALUE(0x8c, 0, MFN4)
#define MP_EMI_EQ8_GPIO151			MUX_VALUE(0x8c, 4, MFN4)
#define MP_EMI_EQ7_GPIO152			MUX_VALUE(0x8c, 8, MFN4)
#define MP_EMI_EQ6_GPIO153			MUX_VALUE(0x8c, 12, MFN4)
#define MP_EMI_EQ5_GPIO154			MUX_VALUE(0x8c, 16, MFN4)
#define MP_EMI_EQ4_GPIO155			MUX_VALUE(0x8c, 20, MFN4)
#define MP_EMI_EQ3_GPIO156			MUX_VALUE(0x8c, 24, MFN4)
#define MP_EMI_EQ2_GPIO157			MUX_VALUE(0x8c, 28, MFN4)
#define MP_EMI_EQ1_GPIO158			MUX_VALUE(0x90, 0, MFN4)
#define MP_EMI_EQ0_GPIO159			MUX_VALUE(0x90, 4, MFN4)

#define MP_EMI_A0_GPIO160			MUX_VALUE(0x90, 8, MFN4)
#define MP_EMI_A1_GPIO161			MUX_VALUE(0x90, 12, MFN4)
#define MP_EMI_A2_GPIO162			MUX_VALUE(0x90, 16, MFN4)
#define MP_EMI_A3_GPIO163			MUX_VALUE(0x90, 20, MFN4)
#define MP_EMI_A4_GPIO164			MUX_VALUE(0x90, 24, MFN4)
#define MP_EMI_A5_GPIO165			MUX_VALUE(0x90, 28, MFN4)
#define MP_EMI_A6_GPIO166			MUX_VALUE(0x94, 0, MFN4)
#define MP_EMI_A7_GPIO167			MUX_VALUE(0x94, 4, MFN4)
#define MP_EMI_A8_GPIO168			MUX_VALUE(0x94, 8, MFN4)
#define MP_EMI_A9_GPIO169			MUX_VALUE(0x94, 12, MFN4)
#define MP_EMI_A10_GPIO170			MUX_VALUE(0x94, 16, MFN4)
#define MP_EMI_A11_GPIO171			MUX_VALUE(0x94, 20, MFN4)
#define MP_EMI_A12_GPIO172			MUX_VALUE(0x94, 24, MFN4)
#define MP_EMI_A13_GPIO173			MUX_VALUE(0x94, 28, MFN4)
#define MP_EMI_A14_GPIO174			MUX_VALUE(0x98, 0, MFN4)
#define MP_EMI_A15_GPIO175			MUX_VALUE(0x98, 4, MFN4)
#define MP_EMI_A16_GPIO176			MUX_VALUE(0x98, 8, MFN4)
#define MP_EMI_A17_GPIO177			MUX_VALUE(0x98, 12, MFN4)
#define MP_EMI_A18_GPIO178			MUX_VALUE(0x98, 16, MFN4)
#define MP_EMI_A19_GPIO179			MUX_VALUE(0x98, 20, MFN4)
#define MP_EMI_A20_GPIO180			MUX_VALUE(0x98, 24, MFN4)
#define MP_EMI_A21_GPIO181			MUX_VALUE(0x98, 28, MFN4)
#define MP_EMI_A22_GPIO182			MUX_VALUE(0x9c, 0, MFN4)
#define MP_EMI_A23_GPIO183			MUX_VALUE(0x9c, 4, MFN4)
#define MP_EMI_A24_GPIO184			MUX_VALUE(0x9c, 8, MFN4)
#define MP_LCD0_D0_GPIO185			MUX_VALUE(0x9c, 12, MFN1)
#define MP_LCD0_D1_GPIO186			MUX_VALUE(0x9c, 16, MFN1)
#define MP_LCD0_D2_GPIO187			MUX_VALUE(0x9c, 20, MFN1)
#define MP_LCD0_D8_GPIO188			MUX_VALUE(0x9c, 24, MFN1)
#define MP_LCD0_D9_GPIO189			MUX_VALUE(0x9c, 28, MFN1)
#define MP_LCD0_D16_GPIO190			MUX_VALUE(0xa0, 0, MFN1)
#define MP_LCD0_D17_GPIO191			MUX_VALUE(0xa0, 4, MFN1)


#define MP_GPIO6_SCL0		MUX_VALUE(0x50, 0, MFN1)
#define MP_GPIO7_SDA0		MUX_VALUE(0x50, 4, MFN1)
#define MP_SIM_CCK			MUX_VALUE(0x50, 8, MFN0)
#define MP_SIM_CIO			MUX_VALUE(0x50, 12, MFN0)
#define MP_SIM_RST			MUX_VALUE(0x50, 16, MFN0)
#define MP_AUDIO0_SDO0		MUX_VALUE(0x50, 20, MFN0)
#define MP_AUDIO0_SDO1		MUX_VALUE(0x50, 24, MFN0)
#define MP_AUDIO0_SDO2		MUX_VALUE(0x50, 28, MFN0)
#define MP_AUDIO0_SDO3		MUX_VALUE(0x54, 0, MFN0)
#define MP_AUDIO0_SDI		MUX_VALUE(0x54, 4, MFN0)
#define MP_AUDIO0_BCLK		MUX_VALUE(0x54, 8, MFN0)
#define MP_AUDIO0_WS		MUX_VALUE(0x54, 12, MFN0)
#define MP_AUDIO0_MCLK		MUX_VALUE(0x54, 16, MFN0)
#define MP_AUDIO3_SPDIF		MUX_VALUE(0x54, 20, MFN0)
#define MP_AUDIO3_MCLK		MUX_VALUE(0x54, 24, MFN0)
#define MP_UTXD2			MUX_VALUE(0x54, 28, MFN0)
#define MP_URXD2			MUX_VALUE(0x58, 0, MFN0)
#define MP_UTXD3			MUX_VALUE(0x58, 4, MFN0)
#define MP_URXD3			MUX_VALUE(0x58, 8, MFN0)
#define MP_URTS3			MUX_VALUE(0x58, 12, MFN0)
#define MP_UCTS3			MUX_VALUE(0x58, 16, MFN0)
#define MP_SCL1				MUX_VALUE(0x58, 20, MFN0)
#define MP_SDA1				MUX_VALUE(0x58, 24, MFN0)
#define MP_SCL2				MUX_VALUE(0x58, 28, MFN0)
#define MP_SDA2				MUX_VALUE(0x5c, 0, MFN0)
#define MP_SCL3				MUX_VALUE(0x5c, 4, MFN0)
#define MP_SDA3				MUX_VALUE(0x5c, 8, MFN0)
#define MP_MISO1			MUX_VALUE(0x5c, 12, MFN0)
#define MP_MOSI1			MUX_VALUE(0x5c, 16, MFN0)
#define MP_SCLK1			MUX_VALUE(0x5c, 20, MFN0)
#define MP_SS10				MUX_VALUE(0x5c, 24, MFN0)
#define MP_SS11				MUX_VALUE(0x5c, 28, MFN0)
#define MP_UTXD0			MUX_VALUE(0x60, 0, MFN0)
#define MP_URXD0			MUX_VALUE(0x60, 4, MFN0)
#define MP_URTS0			MUX_VALUE(0x60, 8, MFN0)
#define MP_UCTS0			MUX_VALUE(0x60, 12, MFN0)
#define MP_AUDIO2_SDI		MUX_VALUE(0x60, 16, MFN0)
#define MP_AUDIO2_SDO		MUX_VALUE(0x60, 20, MFN0)
#define MP_AUDIO2_BCLK		MUX_VALUE(0x60, 24, MFN0)
#define MP_AUDIO2_WS		MUX_VALUE(0x60, 28, MFN0)
#define MP_AUDIO2_MCLK		MUX_VALUE(0x64, 0, MFN0)
#define MP_SD2_CLK			MUX_VALUE(0x64, 4, MFN0)
#define MP_SD2_CMD			MUX_VALUE(0x64, 8, MFN0)
#define MP_SD2_DAT3			MUX_VALUE(0x64, 12, MFN0)
#define MP_SD2_DAT2			MUX_VALUE(0x64, 16, MFN0)
#define MP_SD2_DAT1			MUX_VALUE(0x64, 20, MFN0)
#define MP_SD2_DAT0			MUX_VALUE(0x64, 24, MFN0)
#define MP_NAND_CEN0		MUX_VALUE(0x64, 28, MFN0)
#define MP_NAND_CEN1		MUX_VALUE(0x68, 0, MFN0)
#define MP_NAND_CEN2		MUX_VALUE(0x68, 4, MFN0)
#define MP_NAND_CEN3		MUX_VALUE(0x68, 8, MFN0)
#define MP_NAND_CLE			MUX_VALUE(0x68, 12, MFN0)
#define MP_NAND_ALE			MUX_VALUE(0x68, 16, MFN0)
#define MP_NAND_REN			MUX_VALUE(0x68, 20, MFN0)
#define MP_NAND_WEN			MUX_VALUE(0x68, 24, MFN0)
#define MP_NAND_RBN			MUX_VALUE(0x68, 28, MFN0)
#define MP_NAND_WPN			MUX_VALUE(0x6c, 0, MFN0)
#define MP_NAND_IO15		MUX_VALUE(0x6c, 4, MFN0)
#define MP_NAND_IO14		MUX_VALUE(0x6c, 8, MFN0)
#define MP_NAND_IO13		MUX_VALUE(0x6c, 12, MFN0)
#define MP_NAND_IO12		MUX_VALUE(0x6c, 16, MFN0)
#define MP_NAND_IO11		MUX_VALUE(0x6c, 20, MFN0)
#define MP_NAND_IO10		MUX_VALUE(0x6c, 24, MFN0)
#define MP_NAND_IO9			MUX_VALUE(0x6c, 28, MFN0)
#define MP_NAND_IO8			MUX_VALUE(0x70, 0, MFN0)
#define MP_NAND_IO7			MUX_VALUE(0x70, 4, MFN0)
#define MP_NAND_IO6			MUX_VALUE(0x70, 8, MFN0)
#define MP_NAND_IO5			MUX_VALUE(0x70, 12, MFN0)
#define MP_NAND_IO4			MUX_VALUE(0x70, 16, MFN0)
#define MP_NAND_IO3			MUX_VALUE(0x70, 20, MFN0)
#define MP_NAND_IO2			MUX_VALUE(0x70, 24, MFN0)
#define MP_NAND_IO1			MUX_VALUE(0x70, 28, MFN0)
#define MP_NAND_IO0			MUX_VALUE(0x74, 0, MFN0)
#define MP_CAM0_MCLK		MUX_VALUE(0x74, 4, MFN0)
#define MP_CAM0_PCLK		MUX_VALUE(0x74, 8, MFN0)
#define MP_CAM0_VS			MUX_VALUE(0x74, 12, MFN0)
#define MP_CAM0_HS			MUX_VALUE(0x74, 16, MFN0)
#define MP_CAM0_DAT0		MUX_VALUE(0x74, 20, MFN0)
#define MP_CAM0_DAT1		MUX_VALUE(0x74, 24, MFN0)
#define MP_CAM0_DAT2		MUX_VALUE(0x74, 28, MFN0)
#define MP_CAM0_DAT3		MUX_VALUE(0x78, 0, MFN0)
#define MP_CAM0_DAT4		MUX_VALUE(0x78, 4, MFN0)
#define MP_CAM0_DAT5		MUX_VALUE(0x78, 8, MFN0)
#define MP_CAM0_DAT6		MUX_VALUE(0x78, 12, MFN0)
#define MP_CAM0_DAT7		MUX_VALUE(0x78, 16, MFN0)
#define MP_MISO0_SPIS_MISO	MUX_VALUE(0x78, 20, MFN0)
#define MP_MOSI0_SPIS_MOSI	MUX_VALUE(0x78, 24, MFN0)
#define MP_SCLK0_SPIS_SCLK	MUX_VALUE(0x78, 28, MFN0)
#define MP_SS0_SPIS_SS0		MUX_VALUE(0x7c, 0, MFN0)
#define MP_MISO0_SPIM0_MISO	MUX_VALUE(0x78, 20, MFN1)
#define MP_MOSI0_SPIM0_MOSI	MUX_VALUE(0x78, 24, MFN1)
#define MP_SCLK0_SPIM0_SCLK	MUX_VALUE(0x78, 28, MFN1)
#define MP_SS0_SPIM0_SS0	MUX_VALUE(0x7c, 0, MFN1)

#define MP_UTXD1			MUX_VALUE(0x7c, 4, MFN0)
#define MP_URXD1			MUX_VALUE(0x7c, 8, MFN0)

#define MP_PWM2				MUX_VALUE(0x7c, 12, MFN0)
#define MP_PWM3				MUX_VALUE(0x7c, 16, MFN0)

#define MP_SCL0				MUX_VALUE(0x7c, 20, MFN0)
#define MP_SDA0				MUX_VALUE(0x7c, 24, MFN0)

#define MP_SD0_CLK			MUX_VALUE(0x7c, 28, MFN0)
#define MP_SD0_CMD			MUX_VALUE(0x80, 0, MFN0)
#define MP_SD0_DAT3			MUX_VALUE(0x80, 4, MFN0)
#define MP_SD0_DAT2			MUX_VALUE(0x80, 8, MFN0)
#define MP_SD0_DAT1			MUX_VALUE(0x80, 12, MFN0)
#define MP_SD0_DAT0			MUX_VALUE(0x80, 16, MFN0)

#define MP_SD1_CLK			MUX_VALUE(0x80, 20, MFN0)
#define MP_SD1_CMD			MUX_VALUE(0x80, 24, MFN0)
#define MP_SD1_DAT3			MUX_VALUE(0x80, 28, MFN0)
#define MP_SD1_DAT2			MUX_VALUE(0x84, 0, MFN0)
#define MP_SD1_DAT1			MUX_VALUE(0x84, 4, MFN0)
#define MP_SD1_DAT0			MUX_VALUE(0x84, 8, MFN0)

#define MP_EMI_CSN0_EMIM_CSN0	MUX_VALUE(0x84, 12, MFN0)
#define MP_EMI_CSN1_EMIM_CSN1	MUX_VALUE(0x84, 16, MFN0)
#define MP_EMI_CSN1_EMIM_CSN2	MUX_VALUE(0x84, 20, MFN0)
#define MP_EMI_CSN1_EMIM_CSN3	MUX_VALUE(0x84, 24, MFN0)
#define MP_EMI_OEN_EMIM_OEN		MUX_VALUE(0x84, 28, MFN0)
#define MP_EMI_WEN_EMIM_WEN		MUX_VALUE(0x88, 0, MFN0)
#define MP_EMI_WAIT_EMIM_WAIT	MUX_VALUE(0x88, 4, MFN0)
#define MP_EMI_EQ15_EMIM_EQ15	MUX_VALUE(0x88, 8, MFN0)
#define MP_EMI_EQ14_EMIM_EQ14	MUX_VALUE(0x88, 12, MFN0)
#define MP_EMI_EQ13_EMIM_EQ13	MUX_VALUE(0x88, 16, MFN0)
#define MP_EMI_EQ12_EMIM_EQ12	MUX_VALUE(0x88, 20, MFN0)
#define MP_EMI_EQ11_EMIM_EQ11	MUX_VALUE(0x88, 24, MFN0)
#define MP_EMI_EQ10_EMIM_EQ10	MUX_VALUE(0x88, 28, MFN0)
#define MP_EMI_EQ9_EMIM_EQ9		MUX_VALUE(0x8c, 0, MFN0)
#define MP_EMI_EQ8_EMIM_EQ8		MUX_VALUE(0x8c, 4, MFN0)
#define MP_EMI_EQ7_EMIM_EQ7		MUX_VALUE(0x8c, 8, MFN0)
#define MP_EMI_EQ6_EMIM_EQ6		MUX_VALUE(0x8c, 12, MFN0)
#define MP_EMI_EQ5_EMIM_EQ5		MUX_VALUE(0x8c, 16, MFN0)
#define MP_EMI_EQ4_EMIM_EQ4		MUX_VALUE(0x8c, 20, MFN0)
#define MP_EMI_EQ3_EMIM_EQ3		MUX_VALUE(0x8c, 24, MFN0)
#define MP_EMI_EQ2_EMIM_EQ2		MUX_VALUE(0x8c, 28, MFN0)
#define MP_EMI_EQ1_EMIM_EQ1		MUX_VALUE(0x90, 0, MFN0)
#define MP_EMI_EQ0_EMIM_EQ0		MUX_VALUE(0x90, 4, MFN0)
#define MP_EMI_A0_EMIM_A0		MUX_VALUE(0x90, 8, MFN0)
#define MP_EMI_A1_EMIM_A1		MUX_VALUE(0x90, 12, MFN0)
#define MP_EMI_A2_EMIM_A2		MUX_VALUE(0x90, 16, MFN0)
#define MP_EMI_A3_EMIM_A3		MUX_VALUE(0x90, 20, MFN0)
#define MP_EMI_A4_EMIM_A4		MUX_VALUE(0x90, 24, MFN0)
#define MP_EMI_A5_EMIM_A5		MUX_VALUE(0x90, 28, MFN0)
#define MP_EMI_A6_EMIM_A6		MUX_VALUE(0x94, 0, MFN0)
#define MP_EMI_A7_EMIM_A7		MUX_VALUE(0x94, 4, MFN0)
#define MP_EMI_A8_EMIM_A8		MUX_VALUE(0x94, 8, MFN0)
#define MP_EMI_A9_EMIM_A9		MUX_VALUE(0x94, 12, MFN0)
#define MP_EMI_A10_EMIM_A10		MUX_VALUE(0x94, 16, MFN0)
#define MP_EMI_A11_EMIM_A11		MUX_VALUE(0x94, 20, MFN0)
#define MP_EMI_A12_EMIM_A12		MUX_VALUE(0x94, 24, MFN0)
#define MP_EMI_A13_EMIM_A13		MUX_VALUE(0x94, 28, MFN0)
#define MP_EMI_A14_EMIM_A14		MUX_VALUE(0x98, 0, MFN0)
#define MP_EMI_A15_EMIM_A15		MUX_VALUE(0x98, 4, MFN0)
#define MP_EMI_A16_EMIM_A16		MUX_VALUE(0x98, 8, MFN0)
#define MP_EMI_A17_EMIM_A17		MUX_VALUE(0x98, 12, MFN0)
#define MP_EMI_A18_EMIM_A18		MUX_VALUE(0x98, 16, MFN0)
#define MP_EMI_A19_EMIM_A19		MUX_VALUE(0x98, 20, MFN0)
#define MP_EMI_A20_EMIM_A20		MUX_VALUE(0x98, 24, MFN0)
#define MP_EMI_A21_EMIM_A21		MUX_VALUE(0x98, 28, MFN0)
#define MP_EMI_A22_EMIM_A22		MUX_VALUE(0x9c, 0, MFN0)
#define MP_EMI_A23_EMIM_A23		MUX_VALUE(0x9c, 4, MFN0)
#define MP_EMI_A24_ADV_EMIM_A24_ADV		MUX_VALUE(0x9c, 8, MFN0)

#define MP_EMI_CSN0_EMIS_CSN	MUX_VALUE(0x84, 12, MFN1)
#define MP_EMI_OEN_EMIS_OEN		MUX_VALUE(0x84, 28, MFN1)
#define MP_EMI_WEN_EMIS_WEN		MUX_VALUE(0x88, 0, MFN1)
#define MP_EMI_WAIT_EMIS_MBOX_INT	MUX_VALUE(0x88, 4, MFN1)
#define MP_EMI_EQ15_EMIS_EQ15	MUX_VALUE(0x88, 8, MFN1)
#define MP_EMI_EQ14_EMIS_EQ14	MUX_VALUE(0x88, 12, MFN1)
#define MP_EMI_EQ13_EMIS_EQ13	MUX_VALUE(0x88, 16, MFN1)
#define MP_EMI_EQ12_EMIS_EQ12	MUX_VALUE(0x88, 20, MFN1)
#define MP_EMI_EQ11_EMIS_EQ11	MUX_VALUE(0x88, 24, MFN1)
#define MP_EMI_EQ10_EMIS_EQ10	MUX_VALUE(0x88, 28, MFN1)
#define MP_EMI_EQ9_EMIS_EQ9		MUX_VALUE(0x8c, 0, MFN1)
#define MP_EMI_EQ8_EMIS_EQ8		MUX_VALUE(0x8c, 4, MFN1)
#define MP_EMI_EQ7_EMIS_EQ7		MUX_VALUE(0x8c, 8, MFN1)
#define MP_EMI_EQ6_EMIS_EQ6		MUX_VALUE(0x8c, 12, MFN1)
#define MP_EMI_EQ5_EMIS_EQ5		MUX_VALUE(0x8c, 16, MFN1)
#define MP_EMI_EQ4_EMIS_EQ4		MUX_VALUE(0x8c, 20, MFN1)
#define MP_EMI_EQ3_EMIS_EQ3		MUX_VALUE(0x8c, 24, MFN1)
#define MP_EMI_EQ2_EMIS_EQ2		MUX_VALUE(0x8c, 28, MFN1)
#define MP_EMI_EQ1_EMIS_EQ1		MUX_VALUE(0x90, 0, MFN1)
#define MP_EMI_EQ0_EMIS_EQ0		MUX_VALUE(0x90, 4, MFN1)
#define MP_EMI_A0_EMIS_A0		MUX_VALUE(0x90, 8, MFN1)
#define MP_EMI_A1_EMIS_A1		MUX_VALUE(0x90, 12, MFN1)
#define MP_EMI_A2_EMIS_A2		MUX_VALUE(0x90, 16, MFN1)
#define MP_EMI_A3_EMIS_A3		MUX_VALUE(0x90, 20, MFN1)
#define MP_EMI_A4_EMIS_A4		MUX_VALUE(0x90, 24, MFN1)
#define MP_EMI_A5_EMIS_A5		MUX_VALUE(0x90, 28, MFN1)
#define MP_EMI_A6_EMIS_A6		MUX_VALUE(0x94, 0, MFN1)
#define MP_EMI_A7_EMIS_A7		MUX_VALUE(0x94, 4, MFN1)
#define MP_EMI_A8_EMIS_A8		MUX_VALUE(0x94, 8, MFN1)
#define MP_EMI_A9_EMIS_A9		MUX_VALUE(0x94, 12, MFN1)
#define MP_EMI_A10_EMIS_A10		MUX_VALUE(0x94, 16, MFN1)
#define MP_EMI_A11_EMIS_A11		MUX_VALUE(0x94, 20, MFN1)
#define MP_EMI_A12_EMIS_A12		MUX_VALUE(0x94, 24, MFN1)
#define MP_EMI_A24_ADV_EMIS_ADVN		MUX_VALUE(0x9c, 8, MFN1)

#define MP_EMI_OEN_ETH_MDC		MUX_VALUE(0x84, 28, MFN2)
#define MP_EMI_WEN_ETH_MDIO		MUX_VALUE(0x88, 0, MFN2)
#define MP_EMI_WAIT_ETH_RX_ER	MUX_VALUE(0x88, 4, MFN2)
#define MP_EMI_EQ15_ETH_RXD3	MUX_VALUE(0x88, 8, MFN2)
#define MP_EMI_EQ14_ETH_RXD2	MUX_VALUE(0x88, 12, MFN2)
#define MP_EMI_EQ13_ETH_RXD1	MUX_VALUE(0x88, 16, MFN2)
#define MP_EMI_EQ12_ETH_RXD0	MUX_VALUE(0x88, 20, MFN2)
#define MP_EMI_EQ11_ETH_RX_DV	MUX_VALUE(0x88, 24, MFN2)
#define MP_EMI_EQ10_ETH_RX_CLK	MUX_VALUE(0x88, 28, MFN2)
#define MP_EMI_EQ9_ETH_TX_ER	MUX_VALUE(0x8c, 0, MFN2)
#define MP_EMI_EQ8_ETH_TXD3		MUX_VALUE(0x8c, 4, MFN2)
#define MP_EMI_EQ7_ETH_TXD2		MUX_VALUE(0x8c, 8, MFN2)
#define MP_EMI_EQ6_ETH_TXD1		MUX_VALUE(0x8c, 12, MFN2)
#define MP_EMI_EQ5_ETH_TXD0		MUX_VALUE(0x8c, 16, MFN2)
#define MP_EMI_EQ4_ETH_TX_EN	MUX_VALUE(0x8c, 20, MFN2)
#define MP_EMI_EQ3_ETH_TX_CLK	MUX_VALUE(0x8c, 24, MFN2)
#define MP_EMI_EQ2_ETH_CRS		MUX_VALUE(0x8c, 28, MFN2)
#define MP_EMI_EQ1_ETH_COL		MUX_VALUE(0x90, 0, MFN2)

#define MP_EMI_A13_CAM1_MCLK	MUX_VALUE(0x94, 28, MFN3)
#define MP_EMI_A14_CAM1_PCLK	MUX_VALUE(0x98, 0, MFN3)
#define MP_EMI_A15_CAM1_VS		MUX_VALUE(0x98, 4, MFN3)
#define MP_EMI_A16_CAM1_HS		MUX_VALUE(0x98, 8, MFN3)
#define MP_EMI_A17_CAM1_DAT0	MUX_VALUE(0x98, 12, MFN3)
#define MP_EMI_A18_CAM1_DAT1	MUX_VALUE(0x98, 16, MFN3)
#define MP_EMI_A19_CAM1_DAT2	MUX_VALUE(0x98, 20, MFN3)
#define MP_EMI_A20_CAM1_DAT3	MUX_VALUE(0x98, 24, MFN3)
#define MP_EMI_A21_CAM1_DAT4	MUX_VALUE(0x98, 28, MFN3)
#define MP_EMI_A22_CAM1_DAT5	MUX_VALUE(0x9c, 0, MFN3)
#define MP_EMI_A23_CAM1_DAT6	MUX_VALUE(0x9c, 4, MFN3)
#define MP_EMI_A24_CAM1_DAT7	MUX_VALUE(0x9c, 8, MFN3)

#define MP_EMI_A13_TS_CLK		MUX_VALUE(0x94, 28, MFN2)
#define MP_EMI_A14_TS_DVALID	MUX_VALUE(0x98, 0, MFN2)
#define MP_EMI_A15_TS_PSYNC		MUX_VALUE(0x98, 4, MFN2)
#define MP_EMI_A16_TS_ERROR		MUX_VALUE(0x98, 8, MFN2)
#define MP_EMI_A17_TS_D0		MUX_VALUE(0x98, 12, MFN2)
#define MP_EMI_A18_TS_D1		MUX_VALUE(0x98, 16, MFN2)
#define MP_EMI_A19_TS_D2		MUX_VALUE(0x98, 20, MFN2)
#define MP_EMI_A20_TS_D3		MUX_VALUE(0x98, 24, MFN2)
#define MP_EMI_A21_TS_D4		MUX_VALUE(0x98, 28, MFN2)
#define MP_EMI_A22_TS_D5		MUX_VALUE(0x9c, 0, MFN2)
#define MP_EMI_A23_TS_D6		MUX_VALUE(0x9c, 4, MFN2)
#define MP_EMI_A24_TS_D7		MUX_VALUE(0x9c, 8, MFN2)

#define MP_EMI_CSN1_LCD1_D7		MUX_VALUE(0x84, 16, MFN3)
#define MP_EMI_CSN1_LCD1_D6		MUX_VALUE(0x84, 20, MFN3)
#define MP_EMI_CSN1_LCD1_D5		MUX_VALUE(0x84, 24, MFN3)
#define MP_EMI_OEN_LCD1_D4		MUX_VALUE(0x84, 28, MFN3)
#define MP_EMI_WEN_LCD1_D3		MUX_VALUE(0x88, 0, MFN3)
#define MP_EMI_WAIT_LCD1_D2		MUX_VALUE(0x88, 4, MFN3)
#define MP_EMI_EQ15_LCD1_D1		MUX_VALUE(0x88, 8, MFN3)
#define MP_EMI_EQ14_LCD1_D0		MUX_VALUE(0x88, 12, MFN3)
#define MP_EMI_EQ13_LCD1_HS_RDN	MUX_VALUE(0x88, 16, MFN3)
#define MP_EMI_EQ12_LCD1_VS_WRN	MUX_VALUE(0x88, 20, MFN3)
#define MP_EMI_EQ11_LCD1_PCLK_RS	MUX_VALUE(0x88, 24, MFN3)
#define MP_EMI_EQ10_LCD1_DEN_CSN	MUX_VALUE(0x88, 28, MFN3)
#define MP_EMI_EQ9_LCD1_D23		MUX_VALUE(0x8c, 0, MFN3)
#define MP_EMI_EQ8_LCD1_D22		MUX_VALUE(0x8c, 4, MFN3)
#define MP_EMI_EQ7_LCD1_D21		MUX_VALUE(0x8c, 8, MFN3)
#define MP_EMI_EQ6_LCD1_D20		MUX_VALUE(0x8c, 12, MFN3)
#define MP_EMI_EQ5_LCD1_D19		MUX_VALUE(0x8c, 16, MFN3)
#define MP_EMI_EQ4_LCD1_D18		MUX_VALUE(0x8c, 20, MFN3)
#define MP_EMI_EQ3_LCD1_D17		MUX_VALUE(0x8c, 24, MFN3)
#define MP_EMI_EQ2_LCD1_D16		MUX_VALUE(0x8c, 28, MFN3)
#define MP_EMI_EQ1_LCD1_D15		MUX_VALUE(0x90, 0, MFN3)
#define MP_EMI_EQ0_LCD1_D14		MUX_VALUE(0x90, 4, MFN3)
#define MP_EMI_A0_LCD1_D13		MUX_VALUE(0x90, 8, MFN3)
#define MP_EMI_A1_LCD1_D12		MUX_VALUE(0x90, 12, MFN3)
#define MP_EMI_A2_LCD1_D11		MUX_VALUE(0x90, 16, MFN3)
#define MP_EMI_A3_LCD1_D10		MUX_VALUE(0x90, 20, MFN3)
#define MP_EMI_A4_LCD1_D9		MUX_VALUE(0x90, 24, MFN3)
#define MP_EMI_A5_LCD1_D8		MUX_VALUE(0x90, 28, MFN3)

#define MP_EMI_A6_AUDI1_SDI0		MUX_VALUE(0x94, 0, MFN3)
#define MP_EMI_A7_AUDI1_SDI1		MUX_VALUE(0x94, 4, MFN3)
#define MP_EMI_A8_AUDI1_SDI2		MUX_VALUE(0x94, 8, MFN3)
#define MP_EMI_A9_AUDI1_SDI3		MUX_VALUE(0x94, 12, MFN3)
#define MP_EMI_A10_AUDIO1_BCLK		MUX_VALUE(0x94, 16, MFN3)
#define MP_EMI_A11_AUDIO1_WS		MUX_VALUE(0x94, 20, MFN3)
#define MP_EMI_A12_AUDIO1_MCLK		MUX_VALUE(0x94, 24, MFN3)
#define MP_LCD0_D0			MUX_VALUE(0x9c, 12, MFN0)
#define MP_LCD0_D1			MUX_VALUE(0x9c, 16, MFN0)
#define MP_LCD0_D2			MUX_VALUE(0x9c, 20, MFN0)
#define MP_LCD0_D8			MUX_VALUE(0x9c, 24, MFN0)
#define MP_LCD0_D9			MUX_VALUE(0x9c, 28, MFN0)
#define MP_LCD0_D16			MUX_VALUE(0xa0, 0, MFN0)
#define MP_LCD0_D17			MUX_VALUE(0xa0, 4, MFN0)


typedef unsigned long mux_pin_t;

extern void i10_iomux_config(mux_pin_t pins[], int num);

#endif	//_I10_IOMUX_H_
