--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Windows\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Prueba_1.twx Prueba_1.ncd -o Prueba_1.twr Prueba_1.pcf -ucf
Pines_Prueba.ucf

Design file:              Prueba_1.ncd
Physical constraint file: Prueba_1.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ps2_clk     |    3.134(R)|      SLOW  |   -1.563(R)|      FAST  |clk_i_BUFGP       |   0.000|
ps2_data    |    5.045(R)|      SLOW  |   -2.565(R)|      FAST  |clk_i_BUFGP       |   0.000|
rst_i       |    3.743(R)|      SLOW  |   -1.005(R)|      FAST  |clk_i_BUFGP       |   0.000|
rx_en       |    4.254(R)|      SLOW  |   -0.725(R)|      FAST  |clk_i_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk_o       |         9.048(R)|      SLOW  |         3.773(R)|      FAST  |clk_i_BUFGP       |   0.000|
codigo_o<0> |        12.728(R)|      SLOW  |         4.399(R)|      FAST  |clk_i_BUFGP       |   0.000|
codigo_o<1> |        11.916(R)|      SLOW  |         4.366(R)|      FAST  |clk_i_BUFGP       |   0.000|
codigo_o<2> |        12.739(R)|      SLOW  |         4.398(R)|      FAST  |clk_i_BUFGP       |   0.000|
codigo_o<3> |        12.159(R)|      SLOW  |         4.441(R)|      FAST  |clk_i_BUFGP       |   0.000|
codigo_o<4> |        12.476(R)|      SLOW  |         4.503(R)|      FAST  |clk_i_BUFGP       |   0.000|
codigo_o<5> |        12.725(R)|      SLOW  |         4.337(R)|      FAST  |clk_i_BUFGP       |   0.000|
codigo_o<6> |        12.321(R)|      SLOW  |         4.434(R)|      FAST  |clk_i_BUFGP       |   0.000|
data_o_o    |         9.218(R)|      SLOW  |         3.843(R)|      FAST  |clk_i_BUFGP       |   0.000|
rx_listo    |         9.118(R)|      SLOW  |         3.821(R)|      FAST  |clk_i_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    4.139|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ps2_clk        |ps2_clk_o      |   11.710|
ps2_data       |ps2_data_o     |   11.697|
rx_en          |rx_en_o        |    8.090|
---------------+---------------+---------+


Analysis completed Sun Mar 15 20:33:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



