From 43e697b8af0659bc8755ab10238b50d50c57d82d Mon Sep 17 00:00:00 2001
From: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Date: Tue, 1 Sep 2015 13:43:08 +0900
Subject: [PATCH 10/85] arm64: dts: r8a7795: Add remaining SCIF nodes

Add SCIF0/1/3/4/5 device nodes for r8a7795, include clocks properties.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
---
 arch/arm64/boot/dts/renesas/r8a7795.dtsi  |   67 +++++++++++++++++++++++++++++
 include/dt-bindings/clock/r8a7795-clock.h |    5 +++
 2 files changed, 72 insertions(+)

diff --git a/arch/arm64/boot/dts/renesas/r8a7795.dtsi b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
index b12ebfd..a3044ff 100644
--- a/arch/arm64/boot/dts/renesas/r8a7795.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a7795.dtsi
@@ -118,6 +118,26 @@
 				clock-output-names = "main", "pll0", "pll1","pll2",
 						     "pll3", "pll4";
 
+				mstp2_clks: mstp2_clks@e6150138 {
+					compatible = "renesas,r8a7795-mstp-clocks",
+						     "renesas,cpg-mstp-clocks";
+					reg = <0 0xe6150138 0 4>, <0 0xe6150040 0 4>;
+					clocks = <&p_clk>, <&p_clk>,
+						 <&p_clk>, <&p_clk>,
+						 <&p_clk>;
+					#clock-cells = <1>;
+					renesas,clock-indices = <
+								 R8A7795_CLK_SCIF0
+								 R8A7795_CLK_SCIF1
+								 R8A7795_CLK_SCIF3
+								 R8A7795_CLK_SCIF4
+								 R8A7795_CLK_SCIF5
+					>;
+					clock-output-names = "scif0", "scif1",
+							     "scif3", "scif4",
+							     "scif5" ;
+				};
+
 				mstp3_clks: mstp3_clks@e615013c {
 					compatible = "renesas,r8a7795-mstp-clocks",
 						     "renesas,cpg-mstp-clocks";
@@ -135,12 +155,59 @@
 			reg = <0 0xe6060000 0 0x50c>;
 		};
 
+		scif0: serial@e6e60000 {
+			compatible = "renesas,scif-r8a7795", "renesas,scif";
+			reg = <0 0xe6e60000 0 64>;
+			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp2_clks R8A7795_CLK_SCIF0>;
+			clock-names = "sci_ick";
+			status = "disabled";
+		};
+
+		scif1: serial@e6e68000 {
+			compatible = "renesas,scif-r8a7795", "renesas,scif";
+			reg = <0 0xe6e68000 0 64>;
+			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp2_clks R8A7795_CLK_SCIF1>;
+			clock-names = "sci_ick";
+			status = "disabled";
+		};
+
 		scif2: serial@e6e88000 {
 			compatible = "renesas,scif-r8a7795", "renesas,scif";
 			reg = <0 0xe6e88000 0 64>;
 			interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&mstp3_clks R8A7795_CLK_SCIF2>;
 			clock-names = "sci_ick";
+			status = "disabled";
 		};
+
+		scif3: serial@e6c50000 {
+			compatible = "renesas,scif-r8a7795", "renesas,scif";
+			reg = <0 0xe6c50000 0 64>;
+			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp2_clks R8A7795_CLK_SCIF3>;
+			clock-names = "sci_ick";
+			status = "disabled";
+		};
+
+		scif4: serial@e6c40000 {
+			compatible = "renesas,scif-r8a7795", "renesas,scif";
+			reg = <0 0xe6c40000 0 64>;
+			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp2_clks R8A7795_CLK_SCIF4>;
+			clock-names = "sci_ick";
+			status = "disabled";
+		};
+
+		scif5: serial@e6c30000 {
+			compatible = "renesas,scif-r8a7795", "renesas,scif";
+			reg = <0 0xe6c30000 0 64>;
+			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp2_clks R8A7795_CLK_SCIF5>;
+			clock-names = "sci_ick";
+			status = "disabled";
+		};
+
 	};
 };
diff --git a/include/dt-bindings/clock/r8a7795-clock.h b/include/dt-bindings/clock/r8a7795-clock.h
index 27b3a29..6d282fe 100644
--- a/include/dt-bindings/clock/r8a7795-clock.h
+++ b/include/dt-bindings/clock/r8a7795-clock.h
@@ -22,6 +22,11 @@
 /* MSTP1 */
 
 /* MSTP2 */
+#define R8A7795_CLK_SCIF0		7
+#define R8A7795_CLK_SCIF1		6
+#define R8A7795_CLK_SCIF3		4
+#define R8A7795_CLK_SCIF4		3
+#define R8A7795_CLK_SCIF5		2
 
 /* MSTP3 */
 #define R8A7795_CLK_SCIF2		10
-- 
1.7.9.5

