set_min_delay 4.0 -rise -rise_through * -to clk1 -rise_to port* -fall_to * -ignore_clock_latency -probe -reset_path
