#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct  4 14:20:52 2020
# Process ID: 616
# Current directory: E:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/MIPSfpga_axi4_ddr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18216 E:\ComputerSystem\AWorkSpace\BluetoothCarHardWare\MIPSfpga_axi4_ddr\MIPSfpga_axi4_ddr.xpr
# Log file: E:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/MIPSfpga_axi4_ddr/vivado.log
# Journal file: E:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/MIPSfpga_axi4_ddr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 946.477 ; gain = 241.172
update_compile_order -fileset sources_1
open_bd_design {E:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
Adding cell -- imgtec.org:user:MIPS_MicroAptiv_UP:1.3.1 - MIPS_MicroAptiv_UP_0
Adding cell -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding cell -- xilinx.com:ip:ahblite_axi_bridge:3.0 - ahblite_axi_bridge_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:user:WheelController:1.0 - WheelController_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /PWM_w_Int_0/s00_axi_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /ahblite_axi_bridge_0/s_ahb_hresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_bram_ctrl_0/s_axi_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_gpio_0/s_axi_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_intc_0/s_axi_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_uart16550_0/s_axi_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /mig_7series_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_uart16550_1/s_axi_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_gpio_1/s_axi_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /MIPS_MicroAptiv_UP_0/SI_ClkIn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_0/BUFG_O(clk) and /MIPS_MicroAptiv_UP_0/EJ_TCK(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_interconnect_0/ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_interconnect_0/S00_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_interconnect_0/M00_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_interconnect_0/M01_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_interconnect_0/M02_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_interconnect_0/M04_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_interconnect_0/M05_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_interconnect_0/M06_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MIPS_MicroAptiv_UP_0/HRESETn(undef) and /axi_interconnect_0/M07_ARESETN(rst)
Successfully read diagram <MIPSfpga_system> from BD file <E:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd>
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.270 ; gain = 1.336
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B47BA
set_property PROGRAM.FILE {E:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/impl_1/MIPSfpga_system_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/impl_1/MIPSfpga_system_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {E:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
ipx::edit_ip_in_project -upgrade true -name WheelController_v1_0_project -directory E:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.tmp/WheelController_v1_0_project e:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/ip_repo/Wheel/Wheel.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/computersystem/aworkspace/bluetoothcarhardware/mipsfpga_axi4_ddr/mipsfpga_axi4_ddr.tmp/wheelcontroller_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1722.520 ; gain = 32.516
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ComputerSystem/AWorkSpace/BluetoothCarHardWare/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.855 ; gain = 38.852
update_compile_order -fileset sources_1
close_project
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B47BA
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct  4 16:05:34 2020...
