// Automatically generated by PRGA's RTL generator
`timescale 1ns/1ps
module {{ module.name }} (
    input wire [0:0] cfg_clk,
    input wire [0:0] cfg_e,

    input wire [0:0] cfg_we,
    input wire [{{ module.ports.cfg_i|length }} - 1:0] cfg_i,

    output reg [0:0] cfg_we_o,
    output reg [{{ module.ports.cfg_o|length }} - 1:0] cfg_o
    );

    always @(posedge cfg_clk) begin
        if (~cfg_e) begin
            cfg_we_o <= 'b0;
            cfg_o <= 'b0;
        end else if (cfg_we) begin
            cfg_we_o <= 'b1;
            cfg_o <= cfg_i;
        end else begin
            cfg_we_o <= 'b0;
        end
    end

endmodule
