

================================================================
== Vivado HLS Report for 'image_filter_CvtColor'
================================================================
* Date:           Wed Jun 08 01:42:46 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        gray2scale
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.12|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2080081|    1|  2080081|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2080080| 3 ~ 1926 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1923|         5|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2_i)
3 --> 
	8  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_9 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecIFCore(i11 %cols, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_1: stg_10 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecIFCore(i11 %rows, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_1: stg_11 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_14 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: cols_read [1/1] 0.00ns
entry:6  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:7  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: stg_17 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_18 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_19 [1/1] 1.57ns
entry:10  br label %0


 <State 2>: 3.48ns
ST_2: i_i [1/1] 0.00ns
:0  %i_i = phi i11 [ 0, %entry ], [ %i, %3 ]

ST_2: exitcond2_i [1/1] 2.11ns
:1  %exitcond2_i = icmp eq i11 %i_i, %rows_read

ST_2: stg_22 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i [1/1] 1.84ns
:3  %i = add i11 %i_i, 1

ST_2: stg_24 [1/1] 0.00ns
:4  br i1 %exitcond2_i, label %"CvtColor<HLS_RGB2GRAY, 32, 0, 1080, 1920>.exit", label %1

ST_2: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1815) nounwind

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1815)

ST_2: stg_27 [1/1] 1.57ns
:2  br label %2

ST_2: stg_28 [1/1] 0.00ns
CvtColor<HLS_RGB2GRAY, 32, 0, 1080, 1920>.exit:0  ret void


 <State 3>: 2.11ns
ST_3: j_i [1/1] 0.00ns
:0  %j_i = phi i11 [ 0, %1 ], [ %j, %"operator>>.exit.i_ifconv" ]

ST_3: exitcond_i [1/1] 2.11ns
:1  %exitcond_i = icmp eq i11 %j_i, %cols_read

ST_3: stg_31 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j [1/1] 1.84ns
:3  %j = add i11 %j_i, 1

ST_3: stg_33 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %3, label %"operator>>.exit.i_ifconv"


 <State 4>: 4.38ns
ST_4: tmp_103_i [1/1] 0.00ns
operator>>.exit.i_ifconv:3  %tmp_103_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1837)

ST_4: stg_35 [1/1] 0.00ns
operator>>.exit.i_ifconv:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_71 [1/1] 4.38ns
operator>>.exit.i_ifconv:5  %tmp_71 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

ST_4: tmp_72 [1/1] 4.38ns
operator>>.exit.i_ifconv:6  %tmp_72 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

ST_4: tmp_73 [1/1] 4.38ns
operator>>.exit.i_ifconv:7  %tmp_73 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit.i_ifconv:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1837, i32 %tmp_103_i)


 <State 5>: 6.38ns
ST_5: OP2_V_i_cast_i [1/1] 0.00ns
operator>>.exit.i_ifconv:9  %OP2_V_i_cast_i = zext i8 %tmp_71 to i29

ST_5: r_V_i_i [1/1] 6.38ns
operator>>.exit.i_ifconv:10  %r_V_i_i = mul i29 %OP2_V_i_cast_i, 1254096


 <State 6>: 11.12ns
ST_6: OP2_V_1_i_cast_i [1/1] 0.00ns
operator>>.exit.i_ifconv:11  %OP2_V_1_i_cast_i = zext i8 %tmp_72 to i30

ST_6: r_V_3_i_i [1/1] 3.36ns
operator>>.exit.i_ifconv:12  %r_V_3_i_i = mul i30 %OP2_V_1_i_cast_i, 2462056

ST_6: OP2_V_2_i_cast_i [1/1] 0.00ns
operator>>.exit.i_ifconv:13  %OP2_V_2_i_cast_i = zext i8 %tmp_73 to i28

ST_6: r_V [1/1] 3.36ns
operator>>.exit.i_ifconv:14  %r_V = mul i28 %OP2_V_2_i_cast_i, 478150

ST_6: tmp_2_i_cast_i [1/1] 0.00ns
operator>>.exit.i_ifconv:15  %tmp_2_i_cast_i = zext i28 %r_V to i29

ST_6: p_Val2_30 [1/1] 3.02ns
operator>>.exit.i_ifconv:16  %p_Val2_30 = add i29 %r_V_i_i, %tmp_2_i_cast_i

ST_6: tmp_i_cast_i [1/1] 0.00ns
operator>>.exit.i_ifconv:17  %tmp_i_cast_i = zext i29 %p_Val2_30 to i30

ST_6: r_V_5 [1/1] 3.02ns
operator>>.exit.i_ifconv:18  %r_V_5 = add i30 %r_V_3_i_i, %tmp_i_cast_i

ST_6: p_Val2_32 [1/1] 0.00ns
operator>>.exit.i_ifconv:19  %p_Val2_32 = call i8 @_ssdm_op_PartSelect.i8.i30.i32.i32(i30 %r_V_5, i32 22, i32 29)

ST_6: tmp [1/1] 0.00ns
operator>>.exit.i_ifconv:20  %tmp = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_5, i32 21)

ST_6: tmp_4_i_i_i_i [1/1] 0.00ns
operator>>.exit.i_ifconv:21  %tmp_4_i_i_i_i = zext i1 %tmp to i8

ST_6: tmp_68 [1/1] 0.00ns
operator>>.exit.i_ifconv:22  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %r_V_5, i32 29)

ST_6: p_Val2_33 [1/1] 1.72ns
operator>>.exit.i_ifconv:23  %p_Val2_33 = add i8 %p_Val2_32, %tmp_4_i_i_i_i

ST_6: tmp_69 [1/1] 0.00ns
operator>>.exit.i_ifconv:24  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_33, i32 7)


 <State 7>: 8.48ns
ST_7: stg_56 [1/1] 0.00ns
operator>>.exit.i_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1816) nounwind

ST_7: tmp_102_i [1/1] 0.00ns
operator>>.exit.i_ifconv:1  %tmp_102_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1816)

ST_7: stg_58 [1/1] 0.00ns
operator>>.exit.i_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: p_Result_9_i_i_i_i_not [1/1] 1.37ns
operator>>.exit.i_ifconv:25  %p_Result_9_i_i_i_i_not = xor i1 %tmp_68, true

ST_7: not_carry [1/1] 1.37ns
operator>>.exit.i_ifconv:26  %not_carry = or i1 %tmp_69, %p_Result_9_i_i_i_i_not

ST_7: p_Val2_s [1/1] 1.37ns
operator>>.exit.i_ifconv:27  %p_Val2_s = select i1 %not_carry, i8 %p_Val2_33, i8 -1

ST_7: tmp_107_i [1/1] 0.00ns
operator>>.exit.i_ifconv:28  %tmp_107_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_7: stg_63 [1/1] 0.00ns
operator>>.exit.i_ifconv:29  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_64 [1/1] 4.38ns
operator>>.exit.i_ifconv:30  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)

ST_7: empty_65 [1/1] 0.00ns
operator>>.exit.i_ifconv:31  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_107_i)

ST_7: empty_66 [1/1] 0.00ns
operator>>.exit.i_ifconv:32  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1816, i32 %tmp_102_i)

ST_7: stg_67 [1/1] 0.00ns
operator>>.exit.i_ifconv:33  br label %2


 <State 8>: 0.00ns
ST_8: empty_67 [1/1] 0.00ns
:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1815, i32 %tmp_i)

ST_8: stg_69 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
