#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 14 00:51:23 2021
# Process ID: 671042
# Current directory: /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1
# Command line: vivado -log Platform_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Platform_top.tcl
# Log file: /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/Platform_top.vds
# Journal file: /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Platform_top.tcl -notrace
Command: synth_design -top Platform_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 671077 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1656.117 ; gain = 153.688 ; free physical = 50239 ; free virtual = 57241
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Platform_top' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:22]
INFO: [Synth 8-3491] module 'sound_main' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_main.vhd:5' bound to instance 'sound_main_uut' of component 'sound_main' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'sound_main' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_main.vhd:20]
INFO: [Synth 8-3491] module 'sound_top' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:5' bound to instance 'sound_top_MAP' of component 'sound_top' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_main.vhd:97]
INFO: [Synth 8-638] synthesizing module 'sound_top' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:18]
WARNING: [Synth 8-5640] Port 'clk50mhz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk25mhz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk12_5mhz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk6_25mhz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk3_125mhz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk1_563mhz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk781_3khz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk391khz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk195khz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk98khz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk49khz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk24khz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk6khz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk3khz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk1_5khz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk762hz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk381hz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk190hz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk95hz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk48hz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk24hz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk12hz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk6hz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
WARNING: [Synth 8-5640] Port 'clk3hz' is missing in component declaration [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:20]
INFO: [Synth 8-3491] module 'ClkDiv' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/imports/blocks/ClkDiv.vhd:6' bound to instance 'clkdiv_MAP' of component 'clkdiv' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'ClkDiv' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/imports/blocks/ClkDiv.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv' (1#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/imports/blocks/ClkDiv.vhd:36]
INFO: [Synth 8-3491] module 'counter' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/counter.vhd:6' bound to instance 'sfx_counter_MAP' of component 'counter' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/counter.vhd:16]
INFO: [Synth 8-3491] module 'music_cntr' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/music_cntr.vhd:6' bound to instance 'music_counter_MAP' of component 'music_cntr' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:149]
INFO: [Synth 8-638] synthesizing module 'music_cntr' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/music_cntr.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'music_cntr' (3#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/music_cntr.vhd:15]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'audio_rom0_MAP' of component 'blk_mem_gen_0' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:157]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_blk_mem_gen_0' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/blk_mem_gen_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'audio_rom1_MAP' of component 'blk_mem_gen_1' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:164]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_blk_mem_gen_1' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/blk_mem_gen_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'blk_mem_gen_2' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/blk_mem_gen_2_stub.vhdl:5' bound to instance 'audio_rom2_MAP' of component 'blk_mem_gen_2' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:171]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_blk_mem_gen_2' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/blk_mem_gen_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'blk_mem_gen_3' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/blk_mem_gen_3_stub.vhdl:5' bound to instance 'audio_rom3_MAP' of component 'blk_mem_gen_3' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:178]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_blk_mem_gen_3' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/blk_mem_gen_3_stub.vhdl:14]
INFO: [Synth 8-3491] module 'blk_mem_gen_4' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/blk_mem_gen_4_stub.vhdl:5' bound to instance 'audio_rom4_MAP' of component 'blk_mem_gen_4' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:185]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_4' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/blk_mem_gen_4_stub.vhdl:14]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mux51' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/mux51.vhd:4' bound to instance 'SFX_MUX_MAP' of component 'mux51' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:192]
INFO: [Synth 8-638] synthesizing module 'mux51' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/mux51.vhd:17]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux51' (4#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/mux51.vhd:17]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/imports/Example 44/reg.vhd:7' bound to instance 'HEX2PWM_reg_MAP' of component 'reg' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:203]
INFO: [Synth 8-638] synthesizing module '\reg ' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/imports/Example 44/reg.vhd:18]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (5#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/imports/Example 44/reg.vhd:18]
INFO: [Synth 8-3491] module 'aud_pwm_mod' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/aud_pwm_mod.vhd:5' bound to instance 'aud_pwm_mod_MAP' of component 'aud_pwm_mod' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:212]
INFO: [Synth 8-638] synthesizing module 'aud_pwm_mod' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/aud_pwm_mod.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'aud_pwm_mod' (6#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/aud_pwm_mod.vhd:13]
WARNING: [Synth 8-3848] Net AUD_SD in module/entity sound_top does not have driver. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'sound_top' (7#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_top.vhd:18]
INFO: [Synth 8-3491] module 'music_ctrl' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/music_ctrl.vhd:5' bound to instance 'music_ctrl_MAP' of component 'music_ctrl' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_main.vhd:109]
INFO: [Synth 8-638] synthesizing module 'music_ctrl' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/music_ctrl.vhd:23]
WARNING: [Synth 8-614] signal 'aud_rom_done_flg' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/music_ctrl.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'music_ctrl' (8#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/music_ctrl.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sound_main' (9#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/sound_main.vhd:20]
INFO: [Synth 8-3491] module 'ClkDiv' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/imports/blocks/ClkDiv.vhd:6' bound to instance 'clkdiv_uut' of component 'clkDiv' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:68]
INFO: [Synth 8-3491] module 'vga_640x480' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/imports/new/vga_640x480.vhd:6' bound to instance 'vga_640x480_uut' of component 'vga_640x480' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:77]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/imports/new/vga_640x480.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (10#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/imports/new/vga_640x480.vhd:16]
INFO: [Synth 8-3491] module 'Platform_Motion' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Motion.vhd:5' bound to instance 'Platform_Motion_uut' of component 'Platform_Motion' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Platform_Motion' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Motion.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Platform_Motion' (11#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Motion.vhd:14]
INFO: [Synth 8-3491] module 'KeyConv' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/KeyConv.vhd:5' bound to instance 'keyConv_uut' of component 'KeyConv' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:98]
INFO: [Synth 8-638] synthesizing module 'KeyConv' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/KeyConv.vhd:16]
INFO: [Synth 8-3491] module 'keyboard_ctrl' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/keyboard_ctrl.vhd:5' bound to instance 'U1' of component 'keyboard_ctrl' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/KeyConv.vhd:38]
INFO: [Synth 8-638] synthesizing module 'keyboard_ctrl' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/keyboard_ctrl.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'keyboard_ctrl' (12#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/keyboard_ctrl.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'KeyConv' (13#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/KeyConv.vhd:16]
INFO: [Synth 8-3491] module 'vga_control' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:5' bound to instance 'vga_control_uut' of component 'vga_control' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'vga_control' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:25]
WARNING: [Synth 8-614] signal 'ypix' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:96]
WARNING: [Synth 8-614] signal 'xpix' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:96]
WARNING: [Synth 8-614] signal 'ypix1' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:96]
WARNING: [Synth 8-614] signal 'xpix1' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:96]
WARNING: [Synth 8-614] signal 'bspriteon' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:110]
WARNING: [Synth 8-614] signal 'bspriteon' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:147]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:147]
WARNING: [Synth 8-614] signal 'BlockM' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'xpix1_reg' and it is trimmed from '10' to '9' bits. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'ypix1_reg' and it is trimmed from '10' to '8' bits. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:102]
WARNING: [Synth 8-3848] Net rom_addr16 in module/entity vga_control does not have driver. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'vga_control' (14#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/vga_control.vhd:25]
INFO: [Synth 8-3491] module 'DPRAM' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/DPRAM_stub.vhdl:5' bound to instance 'dpram_uut' of component 'dpram' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'DPRAM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/DPRAM_stub.vhdl:18]
INFO: [Synth 8-3491] module 'decode38' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/decode38.vhd:6' bound to instance 'decoder_uut' of component 'decode38' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:163]
INFO: [Synth 8-638] synthesizing module 'decode38' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/decode38.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decode38' (15#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/decode38.vhd:13]
INFO: [Synth 8-3491] module 'rom_OB' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_RB.vhd:5' bound to instance 'romOB_uut' of component 'rom_OB' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:169]
INFO: [Synth 8-638] synthesizing module 'rom_OB' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_RB.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_OB' (16#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_RB.vhd:13]
INFO: [Synth 8-3491] module 'rom_yb' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_yb.vhd:5' bound to instance 'romYB_uut' of component 'rom_yb' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:176]
INFO: [Synth 8-638] synthesizing module 'rom_yb' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_yb.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_yb' (17#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_yb.vhd:13]
INFO: [Synth 8-3491] module 'rom_gb' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_gb.vhd:5' bound to instance 'romGB_uut' of component 'rom_gb' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:183]
INFO: [Synth 8-638] synthesizing module 'rom_gb' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_gb.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_gb' (18#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_gb.vhd:13]
INFO: [Synth 8-3491] module 'rom_pnb' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_pb.vhd:5' bound to instance 'romPNB_uut' of component 'rom_Pnb' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:190]
INFO: [Synth 8-638] synthesizing module 'rom_pnb' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_pb.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_pnb' (19#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_pb.vhd:13]
INFO: [Synth 8-3491] module 'rom_PRB' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_bb.vhd:5' bound to instance 'romPRB_uut' of component 'rom_prb' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:197]
INFO: [Synth 8-638] synthesizing module 'rom_PRB' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_bb.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_PRB' (20#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/new/rom_bb.vhd:13]
INFO: [Synth 8-3491] module 'platformROM' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/platformROM_stub.vhdl:5' bound to instance 'platform_uut' of component 'platformROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:205]
INFO: [Synth 8-638] synthesizing module 'platformROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/platformROM_stub.vhdl:14]
INFO: [Synth 8-3491] module 'x8ball_ROM' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/x8ball_ROM_stub.vhdl:5' bound to instance 'ball_uut' of component 'x8ball_ROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:211]
INFO: [Synth 8-638] synthesizing module 'x8ball_ROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/.Xil/Vivado-671042-QUANTUM-DSKTP/realtime/x8ball_ROM_stub.vhdl:14]
INFO: [Synth 8-3491] module 'W_ROM' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/W_ROM.vhd:5' bound to instance 'LWALL' of component 'W_ROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:218]
INFO: [Synth 8-638] synthesizing module 'W_ROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/W_ROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'W_ROM' (21#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/W_ROM.vhd:10]
INFO: [Synth 8-3491] module 'W_ROM' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/W_ROM.vhd:5' bound to instance 'RWALL' of component 'W_ROM' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:222]
INFO: [Synth 8-3491] module 'bounce' declared at '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:7' bound to instance 'bounce_uut' of component 'bounce' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:226]
INFO: [Synth 8-638] synthesizing module 'bounce' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:28]
WARNING: [Synth 8-614] signal 'platform_c1' is read in the process but is not in the sensitivity list [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element c_delta_left_reg was removed.  [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element c_delta_right_reg was removed.  [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element r_delta_upper_reg was removed.  [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element r_delta_lower_reg was removed.  [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'bounce' (22#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd-5.0, /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd-22.0 with 1st driver pin 'Platform_top:/sound_main_uut/AUD_SD' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:5]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd-5.0, /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd-22.0 with 2nd driver pin 'VCC' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:5]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd-5.0, /home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd-22.0 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'Platform_top' (23#1) [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Platform_top.vhd:22]
WARNING: [Synth 8-3917] design Platform_top has port AUD_SD driven by constant 1
WARNING: [Synth 8-3331] design bounce has unconnected port angle[1]
WARNING: [Synth 8-3331] design bounce has unconnected port angle[0]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[9]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[8]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[7]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[6]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[5]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[4]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[3]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[2]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[1]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[0]
WARNING: [Synth 8-3331] design bounce has unconnected port data_in[4]
WARNING: [Synth 8-3331] design bounce has unconnected port data_in[3]
WARNING: [Synth 8-3331] design bounce has unconnected port data_in[2]
WARNING: [Synth 8-3331] design bounce has unconnected port data_in[1]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[13]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[12]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[11]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[10]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[9]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[8]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[7]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[6]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[5]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[4]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[3]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[2]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[1]
WARNING: [Synth 8-3331] design W_ROM has unconnected port addr[0]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[15]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[14]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[13]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[12]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[11]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[10]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[9]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[8]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[7]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[6]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[5]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[4]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[3]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[2]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[1]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[0]
WARNING: [Synth 8-3331] design vga_control has unconnected port data[4]
WARNING: [Synth 8-3331] design vga_control has unconnected port data[3]
WARNING: [Synth 8-3331] design vga_control has unconnected port data[2]
WARNING: [Synth 8-3331] design vga_control has unconnected port data[1]
WARNING: [Synth 8-3331] design sound_top has unconnected port AUD_SD
WARNING: [Synth 8-3331] design sound_top has unconnected port go
WARNING: [Synth 8-3331] design sound_main has unconnected port power_flg
WARNING: [Synth 8-3331] design Platform_top has unconnected port BTNL
WARNING: [Synth 8-3331] design Platform_top has unconnected port BTNR
WARNING: [Synth 8-3331] design Platform_top has unconnected port BTND
WARNING: [Synth 8-3331] design Platform_top has unconnected port BTNU
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[6]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[5]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[4]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[3]
WARNING: [Synth 8-3331] design Platform_top has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1719.836 ; gain = 217.406 ; free physical = 50289 ; free virtual = 57292
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1729.742 ; gain = 227.312 ; free physical = 50291 ; free virtual = 57293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1729.742 ; gain = 227.312 ; free physical = 50291 ; free virtual = 57293
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/ip/x8ball_ROM/x8ball_ROM/x8ball_ROM_in_context.xdc] for cell 'ball_uut'
Finished Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/ip/x8ball_ROM/x8ball_ROM/x8ball_ROM_in_context.xdc] for cell 'ball_uut'
Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/ip/platformROM/platformROM/Pl_Rom_in_context.xdc] for cell 'platform_uut'
Finished Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/ip/platformROM/platformROM/Pl_Rom_in_context.xdc] for cell 'platform_uut'
Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/ip/DPRAM/DPRAM/DPRAM_in_context.xdc] for cell 'dpram_uut'
Finished Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/ip/DPRAM/DPRAM/DPRAM_in_context.xdc] for cell 'dpram_uut'
Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'sound_main_uut/sound_top_MAP/audio_rom4_MAP'
Finished Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4/blk_mem_gen_4_in_context.xdc] for cell 'sound_main_uut/sound_top_MAP/audio_rom4_MAP'
Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'ld[0]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'ld[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'ld[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'ld[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'ld[4]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'ld[5]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'ld[6]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'ld[7]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'ld[8]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'ld[9]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'ld[10]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'ld[11]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ld[12]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ld[13]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ld[14]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ld[15]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ld16b'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'ld16g'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'ld16r'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'ld17b'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'ld17g'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'ld17r'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'rstn'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'ja1'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'ja2'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'ja3'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'ja4'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'ja7'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'ja8'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'ja9'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'ja10'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'jb1'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'jb2'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'jb3'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'jb4'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'jb7'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'jb8'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'jb9'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'jb10'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'jc1'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'jc2'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'jc3'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'jc4'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'jc7'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'jc8'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'jc9'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'jc10'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'jd1'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'jd2'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'jd3'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'jd4'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'jd7'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'jd8'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'jd9'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'jd10'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'xa_n[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'xa_p[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'xa_n[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'xa_p[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'xa_n[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'xa_p[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'xa_n[4]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'xa_p[4]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'red[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'green[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'blue[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'blue[3]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'TMP_SCL'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'TMP_SDA'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'TMP_INT'. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:169]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc:169]
Finished Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Platform_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/constrs_1/imports/ECE5710_Final_Project/nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Platform_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Platform_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.461 ; gain = 0.000 ; free physical = 50206 ; free virtual = 57209
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.461 ; gain = 0.000 ; free physical = 50206 ; free virtual = 57209
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'sound_main_uut/sound_top_MAP/audio_rom4_MAP' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.461 ; gain = 403.031 ; free physical = 50285 ; free virtual = 57287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.461 ; gain = 403.031 ; free physical = 50285 ; free virtual = 57287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ball_uut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for platform_uut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dpram_uut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sound_main_uut/sound_top_MAP/audio_rom4_MAP. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.461 ; gain = 403.031 ; free physical = 50285 ; free virtual = 57287
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'music_ctrl'
INFO: [Synth 8-5544] ROM "msel_audio" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'keyboard_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/music_ctrl.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/music_ctrl.vhd:34]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                  state1 |                              001 |                              001
                  state2 |                              010 |                              010
                  state3 |                              011 |                              011
                  state4 |                              100 |                              100
                  state5 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'music_ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/music_ctrl.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'r1v_reg' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/imports/sources_1/new/Motion.vhd:31]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                      00000000001 |                             0000
                wtclklo1 |                      00000000010 |                             0001
                wtclkhi1 |                      00000000100 |                             0010
                 getkey1 |                      00000001000 |                             0011
                wtclklo2 |                      00000010000 |                             0100
                wtclkhi2 |                      00000100000 |                             0101
                 getkey2 |                      00001000000 |                             0110
                 breakey |                      00010000000 |                             0111
                wtclklo3 |                      00100000000 |                             1000
                wtclkhi3 |                      01000000000 |                             1001
                 getkey3 |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'keyboard_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1905.461 ; gain = 403.031 ; free physical = 50272 ; free virtual = 57276
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   5 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 34    
	   3 Input     10 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Multipliers : 
	                31x31  Multipliers := 1     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 1     
	 512 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	 512 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module music_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module aud_pwm_mod 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module music_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Platform_Motion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module keyboard_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 12    
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 4     
Module KeyConv 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module vga_control 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   5 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 13    
	   3 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
Module rom_OB 
Detailed RTL Component Info : 
+---Muxes : 
	 512 Input      8 Bit        Muxes := 1     
Module rom_yb 
Detailed RTL Component Info : 
+---Muxes : 
	 512 Input      8 Bit        Muxes := 1     
Module rom_pnb 
Detailed RTL Component Info : 
+---Muxes : 
	 512 Input      8 Bit        Muxes := 1     
Module rom_PRB 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	 512 Input      3 Bit        Muxes := 1     
Module bounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 17    
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                31x31  Multipliers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 26    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:93]
DSP Report: Generating DSP ram_addr13, operation Mode is: A*(B:0x12).
DSP Report: operator ram_addr13 is absorbed into DSP ram_addr13.
DSP Report: operator ram_addr13 is absorbed into DSP ram_addr13.
DSP Report: Generating DSP ram_addr13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ram_addr13 is absorbed into DSP ram_addr13.
DSP Report: operator ram_addr13 is absorbed into DSP ram_addr13.
DSP Report: Generating DSP ram_addr13, operation Mode is: A*(B:0x12).
DSP Report: operator ram_addr13 is absorbed into DSP ram_addr13.
DSP Report: operator ram_addr13 is absorbed into DSP ram_addr13.
DSP Report: Generating DSP ram_addr13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ram_addr13 is absorbed into DSP ram_addr13.
DSP Report: operator ram_addr13 is absorbed into DSP ram_addr13.
WARNING: [Synth 8-3917] design Platform_top has port AUD_SD driven by constant 1
WARNING: [Synth 8-3331] design bounce has unconnected port angle[1]
WARNING: [Synth 8-3331] design bounce has unconnected port angle[0]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[9]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[8]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[7]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[6]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[5]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[4]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[3]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[2]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[1]
WARNING: [Synth 8-3331] design bounce has unconnected port platform_r1[0]
WARNING: [Synth 8-3331] design bounce has unconnected port data_in[4]
WARNING: [Synth 8-3331] design bounce has unconnected port data_in[3]
WARNING: [Synth 8-3331] design bounce has unconnected port data_in[2]
WARNING: [Synth 8-3331] design bounce has unconnected port data_in[1]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[15]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[14]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[13]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[12]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[11]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[10]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[9]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[8]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[7]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[6]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[5]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[4]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[3]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[2]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[1]
WARNING: [Synth 8-3331] design vga_control has unconnected port rom_addr16[0]
WARNING: [Synth 8-3331] design vga_control has unconnected port data[4]
WARNING: [Synth 8-3331] design vga_control has unconnected port data[3]
WARNING: [Synth 8-3331] design vga_control has unconnected port data[2]
WARNING: [Synth 8-3331] design vga_control has unconnected port data[1]
WARNING: [Synth 8-3331] design sound_main has unconnected port AUD_SD
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'bounce_uut/data_out_reg[0]' (FDRE) to 'bounce_uut/data_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'bounce_uut/data_out_reg[1]' (FDRE) to 'bounce_uut/data_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'bounce_uut/data_out_reg[2]' (FDRE) to 'bounce_uut/data_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'bounce_uut/data_out_reg[3]' (FDRE) to 'bounce_uut/data_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bounce_uut/data_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'Platform_Motion_uut/r1v_reg[0]' (LD) to 'Platform_Motion_uut/r1v_reg[4]'
INFO: [Synth 8-3886] merging instance 'Platform_Motion_uut/r1v_reg[8]' (LD) to 'Platform_Motion_uut/r1v_reg[4]'
INFO: [Synth 8-3886] merging instance 'Platform_Motion_uut/r1v_reg[7]' (LD) to 'Platform_Motion_uut/r1v_reg[4]'
INFO: [Synth 8-3886] merging instance 'Platform_Motion_uut/r1v_reg[6]' (LD) to 'Platform_Motion_uut/r1v_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Platform_Motion_uut/r1v_reg[4] )
INFO: [Synth 8-3886] merging instance 'Platform_Motion_uut/r1v_reg[1]' (LD) to 'Platform_Motion_uut/r1v_reg[2]'
INFO: [Synth 8-3886] merging instance 'Platform_Motion_uut/r1v_reg[2]' (LD) to 'Platform_Motion_uut/r1v_reg[3]'
INFO: [Synth 8-3886] merging instance 'Platform_Motion_uut/r1v_reg[3]' (LD) to 'Platform_Motion_uut/r1v_reg[5]'
INFO: [Synth 8-3886] merging instance 'Platform_Motion_uut/r1v_reg[5]' (LD) to 'Platform_Motion_uut/r1v_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Platform_Motion_uut/r1v_reg[9] )
WARNING: [Synth 8-3332] Sequential element (Platform_Motion_uut/r1v_reg[9]) is unused and will be removed from module Platform_top.
WARNING: [Synth 8-3332] Sequential element (Platform_Motion_uut/r1v_reg[4]) is unused and will be removed from module Platform_top.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin bounce_flg_s0_out with 1st driver pin 'bounce_uut/bounce_flg_s_reg/Q' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin bounce_flg_s0_out with 2nd driver pin 'GND' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:69]
CRITICAL WARNING: [Synth 8-6858] multi-driven net bounce_flg_s0_out is connected to at least one constant driver which has been preserved, other driver is ignored [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:69]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin break_flg_s with 1st driver pin 'bounce_uut/break_flg_s_reg/Q' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:70]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin break_flg_s with 2nd driver pin 'GND' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:70]
CRITICAL WARNING: [Synth 8-6858] multi-driven net break_flg_s is connected to at least one constant driver which has been preserved, other driver is ignored [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:70]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin death_flg_s with 1st driver pin 'bounce_uut/death_flg_s_reg/Q' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin death_flg_s with 2nd driver pin 'GND' [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net death_flg_s is connected to at least one constant driver which has been preserved, other driver is ignored [/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.srcs/sources_1/new/bounce.vhd:71]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1905.461 ; gain = 403.031 ; free physical = 50238 ; free virtual = 57246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom_gb      | rom[0]     | 512x5         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bounce      | A*(B:0x12)     | 12     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bounce      | (PCIN>>17)+A*B | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bounce      | A*(B:0x12)     | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bounce      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1905.461 ; gain = 403.031 ; free physical = 50100 ; free virtual = 57108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.023 ; gain = 431.594 ; free physical = 50052 ; free virtual = 57060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[2]) is unused and will be removed from module Platform_top.
WARNING: [Synth 8-3332] Sequential element (sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[1]) is unused and will be removed from module Platform_top.
WARNING: [Synth 8-3332] Sequential element (sound_main_uut/music_ctrl_MAP/FSM_sequential_present_state_reg[0]) is unused and will be removed from module Platform_top.
WARNING: [Synth 8-3332] Sequential element (sound_main_uut/music_ctrl_MAP/FSM_sequential_next_state_reg[2]) is unused and will be removed from module Platform_top.
WARNING: [Synth 8-3332] Sequential element (sound_main_uut/music_ctrl_MAP/FSM_sequential_next_state_reg[1]) is unused and will be removed from module Platform_top.
WARNING: [Synth 8-3332] Sequential element (sound_main_uut/music_ctrl_MAP/FSM_sequential_next_state_reg[0]) is unused and will be removed from module Platform_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.023 ; gain = 431.594 ; free physical = 50049 ; free virtual = 57057
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \sound_main_uut/sound_top_MAP/audio_rom0_MAP  of module xil_defaultlib_blk_mem_gen_0_bbox_0 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \sound_main_uut/sound_top_MAP/audio_rom1_MAP  of module xil_defaultlib_blk_mem_gen_1_bbox_1 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \sound_main_uut/sound_top_MAP/audio_rom2_MAP  of module xil_defaultlib_blk_mem_gen_2_bbox_2 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \sound_main_uut/sound_top_MAP/audio_rom3_MAP  of module xil_defaultlib_blk_mem_gen_3_bbox_3 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.023 ; gain = 431.594 ; free physical = 50049 ; free virtual = 57056
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.023 ; gain = 431.594 ; free physical = 50049 ; free virtual = 57056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.023 ; gain = 431.594 ; free physical = 50047 ; free virtual = 57054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.023 ; gain = 431.594 ; free physical = 50047 ; free virtual = 57054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.023 ; gain = 431.594 ; free physical = 50046 ; free virtual = 57054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.023 ; gain = 431.594 ; free physical = 50046 ; free virtual = 57054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DPRAM         |         1|
|2     |platformROM   |         1|
|3     |x8ball_ROM    |         1|
|4     |blk_mem_gen_4 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |DPRAM_bbox_5         |     1|
|2     |blk_mem_gen_4_bbox_4 |     1|
|3     |platformROM_bbox_6   |     1|
|4     |x8ball_ROM_bbox_7    |     1|
|5     |BUFG                 |     4|
|6     |CARRY4               |   125|
|7     |DSP48E1              |     3|
|8     |LUT1                 |    18|
|9     |LUT2                 |   228|
|10    |LUT3                 |   113|
|11    |LUT4                 |   198|
|12    |LUT5                 |   194|
|13    |LUT6                 |   372|
|14    |MUXF7                |     9|
|15    |FDCE                 |   176|
|16    |FDPE                 |    46|
|17    |FDRE                 |    16|
|18    |LDC                  |    10|
|19    |IBUF                 |     4|
|20    |OBUF                 |    12|
+------+---------------------+------+

Report Instance Areas: 
+------+------------------------+----------------+------+
|      |Instance                |Module          |Cells |
+------+------------------------+----------------+------+
|1     |top                     |                |  1562|
|2     |  Platform_Motion_uut   |Platform_Motion |   113|
|3     |  bounce_uut            |bounce          |   660|
|4     |  clkdiv_uut            |ClkDiv          |    25|
|5     |  decoder_uut           |decode38        |    17|
|6     |  keyConv_uut           |KeyConv         |   114|
|7     |    U1                  |keyboard_ctrl   |   114|
|8     |  romGB_uut             |rom_gb          |    17|
|9     |  sound_main_uut        |sound_main      |   135|
|10    |    sound_top_MAP       |sound_top       |   135|
|11    |      HEX2PWM_reg_MAP   |\reg            |    12|
|12    |      aud_pwm_mod_MAP   |aud_pwm_mod     |    33|
|13    |      clkdiv_MAP        |ClkDiv_0        |    18|
|14    |      music_counter_MAP |music_cntr      |    24|
|15    |      sfx_counter_MAP   |counter         |    40|
|16    |  vga_640x480_uut       |vga_640x480     |   358|
|17    |  vga_control_uut       |vga_control     |    77|
+------+------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.023 ; gain = 431.594 ; free physical = 50046 ; free virtual = 57054
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.023 ; gain = 255.875 ; free physical = 50111 ; free virtual = 57119
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.031 ; gain = 431.594 ; free physical = 50111 ; free virtual = 57119
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1966.039 ; gain = 0.000 ; free physical = 50045 ; free virtual = 57053
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LDC => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 258 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1966.039 ; gain = 603.023 ; free physical = 50163 ; free virtual = 57168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1966.039 ; gain = 0.000 ; free physical = 50163 ; free virtual = 57168
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/quantum/Documents/Oakland_university/Fall_2021/ECE5710/ECE5710_Final_Project/platform_100t_v3/platform_100t.runs/synth_1/Platform_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Platform_top_utilization_synth.rpt -pb Platform_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 00:51:56 2021...
