Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec  3 14:33:09 2024
| Host         : eecs-digital-01 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -7.492ns  (required time - arrival time)
  Source:                 display_choice_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_green/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        6.962ns  (logic 1.536ns (22.064%)  route 5.426ns (77.936%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.017ns = ( 1668.017 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.409ns = ( 1667.591 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  1664.208 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1665.868    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.964 r  wizard_migcam/clkout1_buf/O
                         net (fo=2162, routed)        1.627  1667.591    clk_100_passthrough
    SLICE_X5Y16          FDRE                                         r  display_choice_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.456  1668.047 r  display_choice_reg_replica/Q
                         net (fo=82, routed)          0.993  1669.041    display_text/letter_sprite/brrom2/display_choice_repN_alias
    SLICE_X3Y14          LUT4 (Prop_lut4_I3_O)        0.124  1669.165 r  display_text/letter_sprite/brrom2/tally[1]_i_13/O
                         net (fo=5, routed)           0.656  1669.821    display_text/letter_sprite/brrom2/green[2]
    SLICE_X1Y16          LUT6 (Prop_lut6_I5_O)        0.124  1669.945 r  display_text/letter_sprite/brrom2/tally[1]_i_7__0_replica/O
                         net (fo=1, routed)           0.753  1670.698    display_text/letter_sprite/brrom2/tally[1]_i_7__0_n_0_repN
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124  1670.822 r  display_text/letter_sprite/brrom2/tally[1]_i_3__0_replica/O
                         net (fo=6, routed)           0.788  1671.610    display_text/letter_sprite/brrom2/green_out_reg[7]_repN
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.124  1671.734 r  display_text/letter_sprite/brrom2/tally[4]_i_15__0/O
                         net (fo=6, routed)           0.806  1672.541    display_text/letter_sprite/brrom2/tally[4]_i_15__0_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.124  1672.665 r  display_text/letter_sprite/brrom2/tally[4]_i_6__0_replica/O
                         net (fo=6, routed)           0.722  1673.386    display_text/letter_sprite/brrom2/tmds_green/tally2[2]_repN
    SLICE_X5Y14          LUT6 (Prop_lut6_I2_O)        0.124  1673.510 r  display_text/letter_sprite/brrom2/tally[4]_i_11__0/O
                         net (fo=1, routed)           0.707  1674.217    display_text/letter_sprite/brrom2/tally[4]_i_11__0_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.124  1674.341 r  display_text/letter_sprite/brrom2/tally[4]_i_3__0/O
                         net (fo=1, routed)           0.000  1674.341    display_text/letter_sprite/brrom2/tally[4]_i_3__0_n_0
    SLICE_X7Y14          MUXF7 (Prop_muxf7_I0_O)      0.212  1674.553 r  display_text/letter_sprite/brrom2/tally_reg[4]_i_1/O
                         net (fo=1, routed)           0.000  1674.553    tmds_green/D[3]
    SLICE_X7Y14          FDRE                                         r  tmds_green/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1672.585    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  1664.831 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  1666.413    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_migcam/clkout1_buf/O
                         net (fo=2162, routed)        1.457  1667.962    wizard_hdmi/clk_100_passthrough
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1664.832 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1666.413    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_hdmi/clkout1_buf/O
                         net (fo=510, routed)         1.512  1668.016    tmds_green/clk_pixel
    SLICE_X7Y14          FDRE                                         r  tmds_green/tally_reg[4]/C
                         clock pessimism             -0.507  1667.510    
                         clock uncertainty           -0.513  1666.997    
    SLICE_X7Y14          FDRE (Setup_fdre_C_D)        0.064  1667.061    tmds_green/tally_reg[4]
  -------------------------------------------------------------------
                         required time                       1667.061    
                         arrival time                       -1674.553    
  -------------------------------------------------------------------
                         slack                                 -7.492    




