<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>scheduler_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.809</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>1</Average-caseLatency>
            <Worst-caseLatency>1</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>2</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:10</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>578</FF>
            <LUT>4003</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>scheduler_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_start</name>
            <Object>cntrl_start</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_reset_n</name>
            <Object>cntrl_reset_n</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_layer_idx</name>
            <Object>cntrl_layer_idx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_layer_idx_ap_vld</name>
            <Object>cntrl_layer_idx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_busy</name>
            <Object>cntrl_busy</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_busy_ap_vld</name>
            <Object>cntrl_busy</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_start_out</name>
            <Object>cntrl_start_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cntrl_start_out_ap_vld</name>
            <Object>cntrl_start_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_in_valid</name>
            <Object>axis_in_valid</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_in_last</name>
            <Object>axis_in_last</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_in_ready</name>
            <Object>axis_in_ready</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>axis_in_ready_ap_vld</name>
            <Object>axis_in_ready</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_ready</name>
            <Object>wl_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_start</name>
            <Object>wl_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_start_ap_vld</name>
            <Object>wl_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_addr_sel</name>
            <Object>wl_addr_sel</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_addr_sel_ap_vld</name>
            <Object>wl_addr_sel</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_layer</name>
            <Object>wl_layer</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_layer_ap_vld</name>
            <Object>wl_layer</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_head</name>
            <Object>wl_head</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_head_ap_vld</name>
            <Object>wl_head</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_tile</name>
            <Object>wl_tile</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wl_tile_ap_vld</name>
            <Object>wl_tile</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dma_done</name>
            <Object>dma_done</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_ready</name>
            <Object>compute_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_done</name>
            <Object>compute_done</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_ready</name>
            <Object>requant_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_done</name>
            <Object>requant_done</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_0_i</name>
            <Object>head_ctx_ref_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>66</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_0_o</name>
            <Object>head_ctx_ref_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>66</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_0_o_ap_vld</name>
            <Object>head_ctx_ref_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_1_i</name>
            <Object>head_ctx_ref_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>66</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_1_o</name>
            <Object>head_ctx_ref_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>66</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_1_o_ap_vld</name>
            <Object>head_ctx_ref_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_2_i</name>
            <Object>head_ctx_ref_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>66</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_2_o</name>
            <Object>head_ctx_ref_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>66</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_2_o_ap_vld</name>
            <Object>head_ctx_ref_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_3_i</name>
            <Object>head_ctx_ref_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>66</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_3_o</name>
            <Object>head_ctx_ref_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>66</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>head_ctx_ref_3_o_ap_vld</name>
            <Object>head_ctx_ref_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_start</name>
            <Object>compute_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_start_ap_vld</name>
            <Object>compute_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_op</name>
            <Object>compute_op</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>compute_op_ap_vld</name>
            <Object>compute_op</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_start</name>
            <Object>requant_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_start_ap_vld</name>
            <Object>requant_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_op</name>
            <Object>requant_op</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>requant_op_ap_vld</name>
            <Object>requant_op</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_ready</name>
            <Object>stream_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_start</name>
            <Object>stream_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_start_ap_vld</name>
            <Object>stream_start</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>stream_done</name>
            <Object>stream_done</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>done</name>
            <Object>done</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>done_ap_vld</name>
            <Object>done</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debug_compute_done</name>
            <Object>debug_compute_done</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>debug_compute_done_ap_vld</name>
            <Object>debug_compute_done</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>STATE</name>
            <Object>STATE</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>STATE_ap_vld</name>
            <Object>STATE</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>scheduler_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_run_single_head_fu_8068</InstName>
                    <ModuleName>run_single_head</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8068</ID>
                    <BindInstances>icmp_ln50_fu_1596_p2 and_ln50_fu_1602_p2 and_ln50_1_fu_1635_p2 and_ln50_2_fu_1666_p2 and_ln50_3_fu_1697_p2 and_ln50_4_fu_1728_p2 and_ln50_5_fu_1759_p2 and_ln50_6_fu_1790_p2 and_ln50_7_fu_1821_p2 and_ln50_8_fu_1852_p2 and_ln50_9_fu_1858_p2 and_ln50_10_fu_1864_p2 and_ln50_11_fu_1870_p2 and_ln50_12_fu_1876_p2 and_ln50_13_fu_1882_p2 and_ln50_14_fu_1888_p2 select_ln50_fu_1894_p3 and_ln50_15_fu_1902_p2 select_ln50_1_fu_1928_p3 or_ln56_fu_1936_p2 ctx_q_compute_done_2_fu_1942_p2 or_ln57_fu_1974_p2 ctx_k_compute_done_2_fu_1980_p2 or_ln58_fu_2012_p2 ctx_v_compute_done_2_fu_2018_p2 or_ln59_fu_2050_p2 ctx_att_scores_compute_done_2_fu_2056_p2 or_ln60_fu_2088_p2 ctx_val_scale_compute_done_2_fu_2094_p2 or_ln61_fu_2126_p2 ctx_softmax_compute_done_2_fu_2132_p2 or_ln62_fu_2164_p2 ctx_att_value_compute_done_2_fu_2170_p2 xor_ln168_fu_2252_p2 or_ln168_fu_2258_p2 select_ln172_fu_2264_p3 xor_ln158_fu_2273_p2 or_ln158_fu_2279_p2 select_ln162_fu_2285_p3 xor_ln148_fu_2294_p2 or_ln148_fu_2300_p2 select_ln152_fu_2306_p3 xor_ln138_fu_2315_p2 or_ln138_fu_2321_p2 select_ln142_fu_2327_p3 xor_ln118_fu_2336_p2 or_ln118_fu_2342_p2 select_ln123_fu_2348_p3 xor_ln102_fu_2357_p2 or_ln102_fu_2363_p2 select_ln107_fu_2369_p3 xor_ln91_fu_2378_p2 or_ln91_fu_2384_p2 select_ln96_fu_2390_p3 xor_ln68_fu_2399_p2 and_ln68_fu_2405_p2 and_ln68_1_fu_2412_p2 and_ln68_2_fu_2419_p2 and_ln68_3_fu_2426_p2 and_ln68_4_fu_2433_p2 and_ln68_5_fu_2440_p2 and_ln68_6_fu_2447_p2 and_ln68_7_fu_2454_p2 and_ln68_8_fu_2461_p2 and_ln68_9_fu_2468_p2 and_ln68_10_fu_2475_p2 and_ln68_11_fu_2482_p2 and_ln68_12_fu_2489_p2 and_ln68_13_fu_2496_p2 and_ln68_14_fu_2503_p2 and_ln68_15_fu_2510_p2 and_ln186_fu_2530_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>or_ln267_fu_8572_p2 or_ln265_fu_8579_p2 or_ln255_fu_8618_p2 or_ln253_fu_8625_p2 or_ln251_fu_8632_p2 or_ln249_fu_8639_p2 or_ln247_fu_8646_p2 add_ln631_fu_8705_p2 icmp_ln631_fu_8721_p2 xor_ln618_fu_8751_p2 or_ln618_fu_8757_p2 and_ln623_fu_8769_p2 xor_ln605_fu_8787_p2 or_ln605_fu_8793_p2 and_ln610_fu_8805_p2 xor_ln560_fu_8831_p2 or_ln560_fu_8837_p2 and_ln565_fu_8849_p2 icmp_ln572_fu_8881_p2 xor_ln579_fu_8887_p2 or_ln579_fu_8893_p2 and_ln586_fu_8915_p2 and_ln589_fu_8925_p2 xor_ln594_fu_8931_p2 or_ln594_fu_8937_p2 or_ln594_1_fu_8943_p2 add_ln598_fu_8955_p2 icmp_ln531_fu_9017_p2 xor_ln537_fu_9023_p2 or_ln537_fu_9029_p2 and_ln544_fu_9051_p2 and_ln547_fu_9061_p2 xor_ln552_fu_9067_p2 or_ln552_fu_9073_p2 or_ln552_1_fu_9079_p2 add_ln556_fu_9091_p2 xor_ln515_fu_9133_p2 or_ln515_fu_9139_p2 and_ln520_fu_9151_p2 xor_ln502_fu_9169_p2 or_ln502_fu_9175_p2 and_ln507_fu_9187_p2 icmp_ln472_fu_9219_p2 xor_ln478_fu_9225_p2 or_ln478_fu_9231_p2 and_ln485_fu_9253_p2 and_ln488_fu_9263_p2 xor_ln493_fu_9269_p2 or_ln493_fu_9275_p2 or_ln493_1_fu_9281_p2 add_ln497_fu_9293_p2 xor_ln459_fu_9335_p2 or_ln459_fu_9341_p2 and_ln464_fu_9353_p2 icmp_ln411_fu_9381_p2 icmp_ln412_fu_9387_p2 select_ln412_fu_9393_p3 head_group_att_value_compute_done_0_fu_9569_p2 head_group_softmax_compute_done_0_fu_9576_p2 head_group_val_scale_compute_done_0_fu_9583_p2 head_group_att_scores_compute_done_0_fu_9590_p2 head_group_v_compute_done_0_fu_9597_p2 head_group_k_compute_done_0_fu_9604_p2 head_group_q_compute_done_0_fu_9611_p2 head_group_att_value_started_0_fu_9618_p2 head_group_softmax_started_0_fu_9625_p2 head_group_val_scale_started_0_fu_9632_p2 head_group_att_scores_started_0_fu_9639_p2 head_group_v_started_0_fu_9646_p2 head_group_k_started_0_fu_9653_p2 head_group_q_started_0_fu_9660_p2 head_group_start_head_7_0_fu_9667_p2 head_group_compute_op_0_fu_9673_p3 head_group_compute_start_0_fu_9686_p2 head_group_compute_done_0_fu_9692_p2 head_group_compute_ready_0_fu_9699_p2 head_group_phase_0_fu_9706_p3 head_group_layer_stamp_2_fu_9719_p3 select_ln412_1_fu_9729_p3 head_group_att_value_compute_done_4_0_fu_9905_p2 head_group_softmax_compute_done_4_0_fu_9911_p2 head_group_val_scale_compute_done_4_0_fu_9917_p2 head_group_att_scores_compute_done_4_0_fu_9923_p2 head_group_v_compute_done_4_0_fu_9929_p2 head_group_k_compute_done_4_0_fu_9935_p2 head_group_q_compute_done_4_0_fu_9941_p2 head_group_att_value_started_4_0_fu_9947_p2 head_group_softmax_started_4_0_fu_9953_p2 head_group_val_scale_started_4_0_fu_9959_p2 head_group_att_scores_started_4_0_fu_9965_p2 head_group_v_started_4_0_fu_9971_p2 head_group_k_started_4_0_fu_9977_p2 head_group_q_started_4_0_fu_9983_p2 head_group_start_head_8_0_fu_9989_p2 head_group_compute_op_4_0_fu_9995_p3 head_group_compute_start_4_0_fu_10007_p2 head_group_compute_done_4_0_fu_10013_p2 head_group_compute_ready_4_0_fu_10019_p2 head_group_phase_4_0_fu_10025_p3 head_group_layer_stamp_6_fu_10037_p3 icmp_ln205_fu_10045_p2 icmp_ln206_fu_10051_p2 head_group_start_head_fu_10057_p2 icmp_ln205_1_fu_10345_p2 icmp_ln206_1_fu_10350_p2 head_group_start_head_4_fu_10355_p2 group_finished_2_fu_10366_p2 xor_ln434_fu_10575_p2 add_ln442_fu_10582_p2 icmp_ln444_fu_10588_p2 and_ln339_fu_10185_p2 xor_ln641_fu_10201_p2 or_ln641_fu_10207_p2 and_ln644_fu_10219_p2 wl_head</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>run_single_head</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.925</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>756</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_1596_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_1602_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_1_fu_1635_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_2_fu_1666_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_3_fu_1697_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_4_fu_1728_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_5_fu_1759_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_6_fu_1790_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_7_fu_1821_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_8_fu_1852_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_9_fu_1858_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_10_fu_1864_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_11_fu_1870_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_12_fu_1876_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_13_fu_1882_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_14_fu_1888_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_1894_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_15_fu_1902_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_1928_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="or_ln56_fu_1936_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="ctx_q_compute_done_2_fu_1942_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="ctx_q_compute_done_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="or_ln57_fu_1974_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="ctx_k_compute_done_2_fu_1980_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="ctx_k_compute_done_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="or_ln58_fu_2012_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="ctx_v_compute_done_2_fu_2018_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="ctx_v_compute_done_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="or_ln59_fu_2050_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="ctx_att_scores_compute_done_2_fu_2056_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="ctx_att_scores_compute_done_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="or_ln60_fu_2088_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="ctx_val_scale_compute_done_2_fu_2094_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="ctx_val_scale_compute_done_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="or_ln61_fu_2126_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="ctx_softmax_compute_done_2_fu_2132_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="ctx_softmax_compute_done_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="or_ln62_fu_2164_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="ctx_att_value_compute_done_2_fu_2170_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="ctx_att_value_compute_done_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln168_fu_2252_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln168_fu_2258_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_fu_2264_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln158_fu_2273_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln158_fu_2279_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln162_fu_2285_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln148_fu_2294_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln148_fu_2300_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_fu_2306_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln138_fu_2315_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln138_fu_2321_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln142_fu_2327_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln118_fu_2336_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln118_fu_2342_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln123_fu_2348_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln102_fu_2357_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln102_fu_2363_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_2369_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln91_fu_2378_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln91_fu_2384_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_fu_2390_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln68_fu_2399_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_fu_2405_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_1_fu_2412_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_2_fu_2419_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_3_fu_2426_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_4_fu_2433_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_5_fu_2440_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_6_fu_2447_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_7_fu_2454_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_8_fu_2461_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_9_fu_2468_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_10_fu_2475_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_11_fu_2482_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_12_fu_2489_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_13_fu_2496_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_14_fu_2503_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_15_fu_2510_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln186_fu_2530_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln186" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scheduler_hls</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.809</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:10</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>578</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4003</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln267_fu_8572_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln265_fu_8579_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:265" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln265" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln255_fu_8618_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:255" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln253_fu_8625_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln251_fu_8632_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln251" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln249_fu_8639_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:249" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln249" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln247_fu_8646_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:247" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln247" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln631_fu_8705_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:631" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln631" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln631_fu_8721_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:631" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln631" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln618_fu_8751_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:618" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln618" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln618_fu_8757_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:618" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln618" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln623_fu_8769_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:623" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln623" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln605_fu_8787_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:605" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln605" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln605_fu_8793_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:605" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln605" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln610_fu_8805_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:610" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln610" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln560_fu_8831_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:560" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln560" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln560_fu_8837_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:560" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln560" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln565_fu_8849_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln565" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln572_fu_8881_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:572" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln572" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln579_fu_8887_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln579" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln579_fu_8893_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln579" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln586_fu_8915_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:586" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln586" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln589_fu_8925_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:589" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln589" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln594_fu_8931_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:594" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln594" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln594_fu_8937_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:594" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln594" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln594_1_fu_8943_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:594" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln594_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln598_fu_8955_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:598" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln598" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln531_fu_9017_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:531" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln531" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln537_fu_9023_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:537" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln537" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln537_fu_9029_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:537" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln537" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln544_fu_9051_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:544" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln544" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln547_fu_9061_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:547" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln547" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln552_fu_9067_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln552" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln552_fu_9073_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln552" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln552_1_fu_9079_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:552" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln552_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln556_fu_9091_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:556" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln556" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln515_fu_9133_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:515" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln515" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln515_fu_9139_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:515" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln515" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln520_fu_9151_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:520" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln520" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln502_fu_9169_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln502" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln502_fu_9175_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:502" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln502" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln507_fu_9187_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln507" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln472_fu_9219_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln472" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln478_fu_9225_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln478" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln478_fu_9231_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:478" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln478" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln485_fu_9253_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:485" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln485" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln488_fu_9263_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:488" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln488" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln493_fu_9269_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:493" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln493" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln493_fu_9275_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:493" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln493" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln493_1_fu_9281_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:493" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln493_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln497_fu_9293_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln459_fu_9335_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:459" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln459" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln459_fu_9341_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:459" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln459" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln464_fu_9353_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:464" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln464" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln411_fu_9381_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln411" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln412_fu_9387_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:412" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln412" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln412_fu_9393_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:412" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln412" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_att_value_compute_done_0_fu_9569_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_att_value_compute_done_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_softmax_compute_done_0_fu_9576_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_softmax_compute_done_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_val_scale_compute_done_0_fu_9583_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_val_scale_compute_done_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_att_scores_compute_done_0_fu_9590_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_att_scores_compute_done_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_v_compute_done_0_fu_9597_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_v_compute_done_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_k_compute_done_0_fu_9604_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_k_compute_done_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_q_compute_done_0_fu_9611_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_q_compute_done_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_att_value_started_0_fu_9618_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_att_value_started_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_softmax_started_0_fu_9625_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_softmax_started_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_val_scale_started_0_fu_9632_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_val_scale_started_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_att_scores_started_0_fu_9639_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_att_scores_started_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_v_started_0_fu_9646_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_v_started_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_k_started_0_fu_9653_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_k_started_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_q_started_0_fu_9660_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_q_started_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_start_head_7_0_fu_9667_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_start_head_7_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="head_group_compute_op_0_fu_9673_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_compute_op_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_compute_start_0_fu_9686_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_compute_start_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_compute_done_0_fu_9692_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_compute_done_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_compute_ready_0_fu_9699_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_compute_ready_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="head_group_phase_0_fu_9706_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_phase_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="head_group_layer_stamp_2_fu_9719_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_layer_stamp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln412_1_fu_9729_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:412" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln412_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_att_value_compute_done_4_0_fu_9905_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_att_value_compute_done_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_softmax_compute_done_4_0_fu_9911_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_softmax_compute_done_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_val_scale_compute_done_4_0_fu_9917_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_val_scale_compute_done_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_att_scores_compute_done_4_0_fu_9923_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_att_scores_compute_done_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_v_compute_done_4_0_fu_9929_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_v_compute_done_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_k_compute_done_4_0_fu_9935_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_k_compute_done_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_q_compute_done_4_0_fu_9941_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_q_compute_done_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_att_value_started_4_0_fu_9947_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_att_value_started_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_softmax_started_4_0_fu_9953_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_softmax_started_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_val_scale_started_4_0_fu_9959_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_val_scale_started_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_att_scores_started_4_0_fu_9965_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_att_scores_started_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_v_started_4_0_fu_9971_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_v_started_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_k_started_4_0_fu_9977_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_k_started_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_q_started_4_0_fu_9983_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_q_started_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_start_head_8_0_fu_9989_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_start_head_8_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="head_group_compute_op_4_0_fu_9995_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_compute_op_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_compute_start_4_0_fu_10007_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_compute_start_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_compute_done_4_0_fu_10013_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_compute_done_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_compute_ready_4_0_fu_10019_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_compute_ready_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="head_group_phase_4_0_fu_10025_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_phase_4_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="head_group_layer_stamp_6_fu_10037_p3" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:411" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_layer_stamp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln205_fu_10045_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln206_fu_10051_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_start_head_fu_10057_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_start_head" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln205_1_fu_10345_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln205_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln206_1_fu_10350_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln206_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="head_group_start_head_4_fu_10355_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="head_group_start_head_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="group_finished_2_fu_10366_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211" STORAGESUBTYPE="" URAM="0" VARIABLE="group_finished_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln434_fu_10575_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:434" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln434" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln442_fu_10582_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:442" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln442" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln444_fu_10588_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:444" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln444" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln339_fu_10185_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln339" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln641_fu_10201_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:641" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln641" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln641_fu_10207_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:641" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln641" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln644_fu_10219_p2" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:644" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln644" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="wl_head" SOURCE="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="cntrl_start" index="0" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="cntrl_start" name="cntrl_start" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cntrl_reset_n" index="1" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="cntrl_reset_n" name="cntrl_reset_n" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cntrl_layer_idx" index="2" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="cntrl_layer_idx" name="cntrl_layer_idx" usage="data" direction="out"/>
                <hwRef type="port" interface="cntrl_layer_idx_ap_vld" name="cntrl_layer_idx_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cntrl_busy" index="3" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="cntrl_busy" name="cntrl_busy" usage="data" direction="out"/>
                <hwRef type="port" interface="cntrl_busy_ap_vld" name="cntrl_busy_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cntrl_start_out" index="4" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="cntrl_start_out" name="cntrl_start_out" usage="data" direction="out"/>
                <hwRef type="port" interface="cntrl_start_out_ap_vld" name="cntrl_start_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_in_valid" index="5" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="axis_in_valid" name="axis_in_valid" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_in_last" index="6" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="axis_in_last" name="axis_in_last" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="axis_in_ready" index="7" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="axis_in_ready" name="axis_in_ready" usage="data" direction="out"/>
                <hwRef type="port" interface="axis_in_ready_ap_vld" name="axis_in_ready_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_ready" index="8" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="wl_ready" name="wl_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_start" index="9" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="wl_start" name="wl_start" usage="data" direction="out"/>
                <hwRef type="port" interface="wl_start_ap_vld" name="wl_start_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_addr_sel" index="10" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="wl_addr_sel" name="wl_addr_sel" usage="data" direction="out"/>
                <hwRef type="port" interface="wl_addr_sel_ap_vld" name="wl_addr_sel_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_layer" index="11" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="wl_layer" name="wl_layer" usage="data" direction="out"/>
                <hwRef type="port" interface="wl_layer_ap_vld" name="wl_layer_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_head" index="12" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="wl_head" name="wl_head" usage="data" direction="out"/>
                <hwRef type="port" interface="wl_head_ap_vld" name="wl_head_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="wl_tile" index="13" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="wl_tile" name="wl_tile" usage="data" direction="out"/>
                <hwRef type="port" interface="wl_tile_ap_vld" name="wl_tile_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dma_done" index="14" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="dma_done" name="dma_done" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="compute_ready" index="15" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="compute_ready" name="compute_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="compute_done" index="16" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="compute_done" name="compute_done" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="requant_ready" index="17" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="requant_ready" name="requant_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="requant_done" index="18" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="requant_done" name="requant_done" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="head_ctx_ref" index="19" direction="inout" srcType="HeadCtx&amp;" srcSize="192">
            <hwRefs>
                <hwRef type="port" interface="head_ctx_ref_0_i" name="head_ctx_ref_0_i" usage="data" direction="in"/>
                <hwRef type="port" interface="head_ctx_ref_0_o" name="head_ctx_ref_0_o" usage="data" direction="out"/>
                <hwRef type="port" interface="head_ctx_ref_0_o_ap_vld" name="head_ctx_ref_0_o_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="head_ctx_ref_1_i" name="head_ctx_ref_1_i" usage="data" direction="in"/>
                <hwRef type="port" interface="head_ctx_ref_1_o" name="head_ctx_ref_1_o" usage="data" direction="out"/>
                <hwRef type="port" interface="head_ctx_ref_1_o_ap_vld" name="head_ctx_ref_1_o_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="head_ctx_ref_2_i" name="head_ctx_ref_2_i" usage="data" direction="in"/>
                <hwRef type="port" interface="head_ctx_ref_2_o" name="head_ctx_ref_2_o" usage="data" direction="out"/>
                <hwRef type="port" interface="head_ctx_ref_2_o_ap_vld" name="head_ctx_ref_2_o_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="head_ctx_ref_3_i" name="head_ctx_ref_3_i" usage="data" direction="in"/>
                <hwRef type="port" interface="head_ctx_ref_3_o" name="head_ctx_ref_3_o" usage="data" direction="out"/>
                <hwRef type="port" interface="head_ctx_ref_3_o_ap_vld" name="head_ctx_ref_3_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="compute_start" index="20" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="compute_start" name="compute_start" usage="data" direction="out"/>
                <hwRef type="port" interface="compute_start_ap_vld" name="compute_start_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="compute_op" index="21" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="compute_op" name="compute_op" usage="data" direction="out"/>
                <hwRef type="port" interface="compute_op_ap_vld" name="compute_op_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="requant_start" index="22" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="requant_start" name="requant_start" usage="data" direction="out"/>
                <hwRef type="port" interface="requant_start_ap_vld" name="requant_start_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="requant_op" index="23" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="requant_op" name="requant_op" usage="data" direction="out"/>
                <hwRef type="port" interface="requant_op_ap_vld" name="requant_op_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_ready" index="24" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="stream_ready" name="stream_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_start" index="25" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="stream_start" name="stream_start" usage="data" direction="out"/>
                <hwRef type="port" interface="stream_start_ap_vld" name="stream_start_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stream_done" index="26" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="stream_done" name="stream_done" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="done" index="27" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="done" name="done" usage="data" direction="out"/>
                <hwRef type="port" interface="done_ap_vld" name="done_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="debug_compute_done" index="28" direction="out" srcType="unsigned int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="debug_compute_done" name="debug_compute_done" usage="data" direction="out"/>
                <hwRef type="port" interface="debug_compute_done_ap_vld" name="debug_compute_done_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="STATE" index="29" direction="out" srcType="SchedState&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="STATE" name="STATE" usage="data" direction="out"/>
                <hwRef type="port" interface="STATE_ap_vld" name="STATE_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="cntrl_start" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cntrl_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>cntrl_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cntrl_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cntrl_reset_n" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cntrl_reset_n">DATA</portMap>
            </portMaps>
            <ports>
                <port>cntrl_reset_n</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cntrl_reset_n"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cntrl_layer_idx" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="cntrl_layer_idx">DATA</portMap>
            </portMaps>
            <ports>
                <port>cntrl_layer_idx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cntrl_layer_idx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cntrl_busy" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="cntrl_busy">DATA</portMap>
            </portMaps>
            <ports>
                <port>cntrl_busy</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cntrl_busy"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cntrl_start_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="cntrl_start_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>cntrl_start_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cntrl_start_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_in_valid" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="axis_in_valid">DATA</portMap>
            </portMaps>
            <ports>
                <port>axis_in_valid</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="axis_in_valid"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_in_last" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="axis_in_last">DATA</portMap>
            </portMaps>
            <ports>
                <port>axis_in_last</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="axis_in_last"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="axis_in_ready" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="axis_in_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>axis_in_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="axis_in_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="wl_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_start" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="wl_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_addr_sel" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="wl_addr_sel">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_addr_sel</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_addr_sel"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_layer" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="wl_layer">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_layer</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_head" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="wl_head">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_head</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_head"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wl_tile" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="wl_tile">DATA</portMap>
            </portMaps>
            <ports>
                <port>wl_tile</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="wl_tile"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dma_done" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="dma_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>dma_done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dma_done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="compute_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="compute_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>compute_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="compute_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="compute_done" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="compute_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>compute_done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="compute_done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="requant_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="requant_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>requant_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="requant_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="requant_done" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="requant_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>requant_done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="requant_done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="head_ctx_ref_0_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="66">
            <portMaps>
                <portMap portMapName="head_ctx_ref_0_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>head_ctx_ref_0_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="head_ctx_ref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="head_ctx_ref_0_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="66">
            <portMaps>
                <portMap portMapName="head_ctx_ref_0_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>head_ctx_ref_0_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="head_ctx_ref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="head_ctx_ref_1_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="66">
            <portMaps>
                <portMap portMapName="head_ctx_ref_1_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>head_ctx_ref_1_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="head_ctx_ref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="head_ctx_ref_1_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="66">
            <portMaps>
                <portMap portMapName="head_ctx_ref_1_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>head_ctx_ref_1_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="head_ctx_ref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="head_ctx_ref_2_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="66">
            <portMaps>
                <portMap portMapName="head_ctx_ref_2_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>head_ctx_ref_2_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="head_ctx_ref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="head_ctx_ref_2_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="66">
            <portMaps>
                <portMap portMapName="head_ctx_ref_2_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>head_ctx_ref_2_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="head_ctx_ref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="head_ctx_ref_3_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="66">
            <portMaps>
                <portMap portMapName="head_ctx_ref_3_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>head_ctx_ref_3_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="head_ctx_ref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="head_ctx_ref_3_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="66">
            <portMaps>
                <portMap portMapName="head_ctx_ref_3_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>head_ctx_ref_3_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="head_ctx_ref"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="compute_start" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="compute_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>compute_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="compute_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="compute_op" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="compute_op">DATA</portMap>
            </portMaps>
            <ports>
                <port>compute_op</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="compute_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="requant_start" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="requant_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>requant_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="requant_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="requant_op" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="requant_op">DATA</portMap>
            </portMaps>
            <ports>
                <port>requant_op</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="requant_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="stream_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>stream_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="stream_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_start" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="stream_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>stream_start</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="stream_start"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="stream_done" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="stream_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>stream_done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="stream_done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="done" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="done">DATA</portMap>
            </portMaps>
            <ports>
                <port>done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="debug_compute_done" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="debug_compute_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>debug_compute_done</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="debug_compute_done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="STATE" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="STATE">DATA</portMap>
            </portMaps>
            <ports>
                <port>STATE</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="STATE"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="STATE">ap_vld, out, 32</column>
                    <column name="axis_in_last">ap_none, in, 1</column>
                    <column name="axis_in_ready">ap_vld, out, 1</column>
                    <column name="axis_in_valid">ap_none, in, 1</column>
                    <column name="cntrl_busy">ap_vld, out, 1</column>
                    <column name="cntrl_layer_idx">ap_vld, out, 32</column>
                    <column name="cntrl_reset_n">ap_none, in, 1</column>
                    <column name="cntrl_start">ap_none, in, 1</column>
                    <column name="cntrl_start_out">ap_vld, out, 1</column>
                    <column name="compute_done">ap_none, in, 1</column>
                    <column name="compute_op">ap_vld, out, 32</column>
                    <column name="compute_ready">ap_none, in, 1</column>
                    <column name="compute_start">ap_vld, out, 1</column>
                    <column name="debug_compute_done">ap_vld, out, 32</column>
                    <column name="dma_done">ap_none, in, 1</column>
                    <column name="done">ap_vld, out, 1</column>
                    <column name="head_ctx_ref_0_i">ap_ovld, in, 66</column>
                    <column name="head_ctx_ref_0_o">ap_ovld, out, 66</column>
                    <column name="head_ctx_ref_1_i">ap_ovld, in, 66</column>
                    <column name="head_ctx_ref_1_o">ap_ovld, out, 66</column>
                    <column name="head_ctx_ref_2_i">ap_ovld, in, 66</column>
                    <column name="head_ctx_ref_2_o">ap_ovld, out, 66</column>
                    <column name="head_ctx_ref_3_i">ap_ovld, in, 66</column>
                    <column name="head_ctx_ref_3_o">ap_ovld, out, 66</column>
                    <column name="requant_done">ap_none, in, 1</column>
                    <column name="requant_op">ap_vld, out, 32</column>
                    <column name="requant_ready">ap_none, in, 1</column>
                    <column name="requant_start">ap_vld, out, 1</column>
                    <column name="stream_done">ap_none, in, 1</column>
                    <column name="stream_ready">ap_none, in, 1</column>
                    <column name="stream_start">ap_vld, out, 1</column>
                    <column name="wl_addr_sel">ap_vld, out, 32</column>
                    <column name="wl_head">ap_vld, out, 32</column>
                    <column name="wl_layer">ap_vld, out, 32</column>
                    <column name="wl_ready">ap_none, in, 1</column>
                    <column name="wl_start">ap_vld, out, 1</column>
                    <column name="wl_tile">ap_vld, out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="cntrl_start">in, bool</column>
                    <column name="cntrl_reset_n">in, bool</column>
                    <column name="cntrl_layer_idx">out, unsigned int&amp;</column>
                    <column name="cntrl_busy">out, bool&amp;</column>
                    <column name="cntrl_start_out">out, bool&amp;</column>
                    <column name="axis_in_valid">in, bool</column>
                    <column name="axis_in_last">in, bool</column>
                    <column name="axis_in_ready">out, bool&amp;</column>
                    <column name="wl_ready">in, bool</column>
                    <column name="wl_start">out, bool&amp;</column>
                    <column name="wl_addr_sel">out, int&amp;</column>
                    <column name="wl_layer">out, int&amp;</column>
                    <column name="wl_head">out, int&amp;</column>
                    <column name="wl_tile">out, int&amp;</column>
                    <column name="dma_done">in, bool</column>
                    <column name="compute_ready">in, bool</column>
                    <column name="compute_done">in, bool</column>
                    <column name="requant_ready">in, bool</column>
                    <column name="requant_done">in, bool</column>
                    <column name="head_ctx_ref">inout, HeadCtx&amp;</column>
                    <column name="compute_start">out, bool&amp;</column>
                    <column name="compute_op">out, int&amp;</column>
                    <column name="requant_start">out, bool&amp;</column>
                    <column name="requant_op">out, int&amp;</column>
                    <column name="stream_ready">in, bool</column>
                    <column name="stream_start">out, bool&amp;</column>
                    <column name="stream_done">in, bool</column>
                    <column name="done">out, bool&amp;</column>
                    <column name="debug_compute_done">out, unsigned int&amp;</column>
                    <column name="STATE">out, SchedState&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="cntrl_start">cntrl_start, port</column>
                    <column name="cntrl_reset_n">cntrl_reset_n, port</column>
                    <column name="cntrl_layer_idx">cntrl_layer_idx, port</column>
                    <column name="cntrl_layer_idx">cntrl_layer_idx_ap_vld, port</column>
                    <column name="cntrl_busy">cntrl_busy, port</column>
                    <column name="cntrl_busy">cntrl_busy_ap_vld, port</column>
                    <column name="cntrl_start_out">cntrl_start_out, port</column>
                    <column name="cntrl_start_out">cntrl_start_out_ap_vld, port</column>
                    <column name="axis_in_valid">axis_in_valid, port</column>
                    <column name="axis_in_last">axis_in_last, port</column>
                    <column name="axis_in_ready">axis_in_ready, port</column>
                    <column name="axis_in_ready">axis_in_ready_ap_vld, port</column>
                    <column name="wl_ready">wl_ready, port</column>
                    <column name="wl_start">wl_start, port</column>
                    <column name="wl_start">wl_start_ap_vld, port</column>
                    <column name="wl_addr_sel">wl_addr_sel, port</column>
                    <column name="wl_addr_sel">wl_addr_sel_ap_vld, port</column>
                    <column name="wl_layer">wl_layer, port</column>
                    <column name="wl_layer">wl_layer_ap_vld, port</column>
                    <column name="wl_head">wl_head, port</column>
                    <column name="wl_head">wl_head_ap_vld, port</column>
                    <column name="wl_tile">wl_tile, port</column>
                    <column name="wl_tile">wl_tile_ap_vld, port</column>
                    <column name="dma_done">dma_done, port</column>
                    <column name="compute_ready">compute_ready, port</column>
                    <column name="compute_done">compute_done, port</column>
                    <column name="requant_ready">requant_ready, port</column>
                    <column name="requant_done">requant_done, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_0_i, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_0_o, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_0_o_ap_vld, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_1_i, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_1_o, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_1_o_ap_vld, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_2_i, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_2_o, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_2_o_ap_vld, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_3_i, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_3_o, port</column>
                    <column name="head_ctx_ref">head_ctx_ref_3_o_ap_vld, port</column>
                    <column name="compute_start">compute_start, port</column>
                    <column name="compute_start">compute_start_ap_vld, port</column>
                    <column name="compute_op">compute_op, port</column>
                    <column name="compute_op">compute_op_ap_vld, port</column>
                    <column name="requant_start">requant_start, port</column>
                    <column name="requant_start">requant_start_ap_vld, port</column>
                    <column name="requant_op">requant_op, port</column>
                    <column name="requant_op">requant_op_ap_vld, port</column>
                    <column name="stream_ready">stream_ready, port</column>
                    <column name="stream_start">stream_start, port</column>
                    <column name="stream_start">stream_start_ap_vld, port</column>
                    <column name="stream_done">stream_done, port</column>
                    <column name="done">done, port</column>
                    <column name="done">done_ap_vld, port</column>
                    <column name="debug_compute_done">debug_compute_done, port</column>
                    <column name="debug_compute_done">debug_compute_done_ap_vld, port</column>
                    <column name="STATE">STATE, port</column>
                    <column name="STATE">STATE_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:45" status="valid" parentFunction="run_single_head" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:197" status="valid" parentFunction="drive_group_head_phase" variable="head_ctx_ref" isDirective="0" options="variable=head_ctx_ref complete dim=1"/>
        <Pragma type="unroll" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:202" status="valid" parentFunction="drive_group_head_phase" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:78" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = head_ctx_ref complete dim = 1"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:82" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = st"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:84" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = layer_idx"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:88" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = attn_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:90" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = attn_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:92" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = attn_compute_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:94" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = concat_compute_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:96" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = outproj_compute_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:98" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = resid0_compute_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:100" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ln0_compute_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:102" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ffn_w1_compute_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:104" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ffn_act_compute_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:106" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ffn_w2_compute_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:108" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = resid1_compute_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:110" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ln1_compute_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:115" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = attn_group_done"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:117" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = group_idx"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:119" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = start_head_group"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:125" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = concat_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:127" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = outproj_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:129" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = resid0_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:131" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ln0_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:134" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ffn_stage"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:136" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ffn_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:138" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = resid1_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:140" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = ln1_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:142" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = stream_started"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:144" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = wo_tile"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:146" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = wo_dma_busy"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:148" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = wo_comp_busy"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:150" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = w1_tile"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:152" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = w1_dma_busy"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:154" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = w1_comp_busy"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:156" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = w2_tile"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:158" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = w2_dma_busy"/>
        <Pragma type="reset" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:160" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = w2_comp_busy"/>
        <Pragma type="unroll" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:176" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:355" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:405" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options="variable = head_group complete dim = 1"/>
        <Pragma type="unroll" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:409" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../HLS-Verilog/Scheduler_FSM/src-hls/Scheduler_FSM.cpp:425" status="valid" parentFunction="scheduler_hls" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

