// Seed: 1444399934
module module_0 (
    input wor  id_0,
    input tri1 id_1
);
  wire id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd21
) (
    input supply0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wor id_6,
    input wor id_7,
    input tri1 id_8,
    output wor id_9,
    output logic id_10,
    input supply1 _id_11,
    output wor id_12,
    input tri1 id_13
);
  always_ff id_10 <= #1  !id_2;
  logic [-1  &  id_11 : 1 'b0] id_15;
  module_0 modCall_1 (
      id_8,
      id_4
  );
endmodule
