module top_module(
	output one);
  
  wire one;
  
  assign one = 1'b1;
  
endmodule
