\hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable}{}\doxysection{APB2 Peripheral Clock Sleep Enable Disable}
\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable}\index{APB2 Peripheral Clock Sleep Enable Disable@{APB2 Peripheral Clock Sleep Enable Disable}}


Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga0b7b3e090b53ddcf951239d450c5d23e}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga0b7b3e090b53ddcf951239d450c5d23e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga454514918be60a95069da332eb212712}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga454514918be60a95069da332eb212712}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga3f40eb9b31422b08cb8b6bc7a9274e43}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga3f40eb9b31422b08cb8b6bc7a9274e43}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga9d7cd1e7ba9c04c2a37cf547b07a27aa}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga9d7cd1e7ba9c04c2a37cf547b07a27aa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_gaa4eb2686ca0bb9c4c816e7f708b03c1c}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_gaa4eb2686ca0bb9c4c816e7f708b03c1c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_gaeb86a4570fd6d66626d25d45b7e9d86e}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_gaeb86a4570fd6d66626d25d45b7e9d86e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~SET\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga04863ff5c2174552387c549f0410df43}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga04863ff5c2174552387c549f0410df43}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga95ea11d39c41c23f619668ce078d4d8d}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga95ea11d39c41c23f619668ce078d4d8d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga4e21e14c5cf621bcfc7d7cb248f5e11a}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga4e21e14c5cf621bcfc7d7cb248f5e11a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_gaa98366992888d759ed4cd6734fd1e706}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_gaa98366992888d759ed4cd6734fd1e706}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga9fd10178bcccbf50e734d39da1340cdf}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga9fd10178bcccbf50e734d39da1340cdf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga443ab84b0451a65d63416c0b8750a238}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga443ab84b0451a65d63416c0b8750a238}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$APB2\+SMENR, RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
