#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000181dc5244a0 .scope module, "main" "main" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 1 "right_but";
    .port_info 2 /INPUT 1 "up_but";
    .port_info 3 /INPUT 1 "down_but";
    .port_info 4 /INPUT 1 "left_but";
    .port_info 5 /INPUT 10 "SW";
    .port_info 6 /OUTPUT 1 "VGA_CLK";
    .port_info 7 /OUTPUT 8 "VGA_R";
    .port_info 8 /OUTPUT 8 "VGA_G";
    .port_info 9 /OUTPUT 8 "VGA_B";
    .port_info 10 /OUTPUT 1 "VGA_BLANK_N";
    .port_info 11 /OUTPUT 1 "VGA_SYNC_N";
    .port_info 12 /OUTPUT 1 "VGA_HS";
    .port_info 13 /OUTPUT 1 "VGA_VS";
    .port_info 14 /OUTPUT 7 "HEX0";
    .port_info 15 /OUTPUT 7 "HEX1";
    .port_info 16 /OUTPUT 7 "HEX2";
    .port_info 17 /OUTPUT 7 "HEX3";
    .port_info 18 /OUTPUT 7 "HEX4";
    .port_info 19 /OUTPUT 7 "HEX5";
P_00000181dc5a0010 .param/l "DIVISOR" 0 2 37, C4<0111101000010010000000>;
P_00000181dc5a0048 .param/l "H_RES" 0 2 36, C4<00111100000>;
P_00000181dc5a0080 .param/l "SIZE" 0 2 33, C4<0001000>;
P_00000181dc5a00b8 .param/l "STEP" 0 2 34, C4<0000100>;
P_00000181dc5a00f0 .param/l "W_RES" 0 2 35, C4<01010000000>;
L_00000181dc55da10 .functor AND 1, L_00000181dc658520, L_00000181dc657bc0, C4<1>, C4<1>;
L_00000181dc55e2d0 .functor AND 1, L_00000181dc55da10, L_00000181dc657620, C4<1>, C4<1>;
L_00000181dc5968e0 .functor AND 1, L_00000181dc658020, L_00000181dc657940, C4<1>, C4<1>;
L_00000181dc55e7a0 .functor AND 1, L_00000181dc5968e0, L_00000181dc6583e0, C4<1>, C4<1>;
L_00000181dc5de240 .functor AND 1, L_00000181dc658660, L_00000181dc6585c0, C4<1>, C4<1>;
L_00000181dc5deb70 .functor AND 1, L_00000181dc5de240, L_00000181dc6b11f0, C4<1>, C4<1>;
L_00000181dc5de320 .functor AND 1, L_00000181dc6b1a10, L_00000181dc6b1970, C4<1>, C4<1>;
L_00000181dc5ddc90 .functor AND 1, L_00000181dc5de320, L_00000181dc6b1650, C4<1>, C4<1>;
L_00000181dc5de390 .functor AND 1, L_00000181dc6b1b50, L_00000181dc6b2910, C4<1>, C4<1>;
L_00000181dc5dea90 .functor AND 1, L_00000181dc5de390, L_00000181dc6b2ff0, C4<1>, C4<1>;
L_00000181dc5de080 .functor AND 1, L_00000181dc5dea90, L_00000181dc6b18d0, C4<1>, C4<1>;
L_00000181dc5de630 .functor OR 1, L_00000181dc55e2d0, L_00000181dc55e7a0, C4<0>, C4<0>;
L_00000181dc5ddd00 .functor OR 1, L_00000181dc5de630, L_00000181dc5deb70, C4<0>, C4<0>;
L_00000181dc5de940 .functor OR 1, L_00000181dc5ddd00, L_00000181dc5ddc90, C4<0>, C4<0>;
o00000181dc620088 .functor BUFZ 1, C4<z>; HiZ drive
v00000181dc652810_0 .net "CLOCK_50", 0 0, o00000181dc620088;  0 drivers
v00000181dc652450_0 .net "HEX0", 6 0, v00000181dc5aa480_0;  1 drivers
v00000181dc6524f0_0 .net "HEX1", 6 0, v00000181dc5ab060_0;  1 drivers
v00000181dc651d70_0 .net "HEX2", 6 0, v00000181dc5a9ee0_0;  1 drivers
v00000181dc651c30_0 .net "HEX3", 6 0, v00000181dc5aa840_0;  1 drivers
v00000181dc6519b0_0 .net "HEX4", 6 0, v00000181dc5dba60_0;  1 drivers
v00000181dc652590_0 .net "HEX5", 6 0, v00000181dc5dc0a0_0;  1 drivers
o00000181dc621cd8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v00000181dc652e50_0 .net "SW", 9 0, o00000181dc621cd8;  0 drivers
v00000181dc652db0_0 .net "VGA_B", 7 0, L_00000181dc6573a0;  1 drivers
L_00000181dc6590e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000181dc652c70_0 .net "VGA_BLANK_N", 0 0, L_00000181dc6590e8;  1 drivers
v00000181dc652630_0 .net "VGA_CLK", 0 0, L_00000181dc55e6c0;  1 drivers
v00000181dc652d10_0 .net "VGA_G", 7 0, L_00000181dc6588e0;  1 drivers
v00000181dc6526d0_0 .net "VGA_HS", 0 0, L_00000181dc658200;  1 drivers
v00000181dc651af0_0 .net "VGA_R", 7 0, L_00000181dc6582a0;  1 drivers
L_00000181dc659130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000181dc651eb0_0 .net "VGA_SYNC_N", 0 0, L_00000181dc659130;  1 drivers
v00000181dc651e10_0 .net "VGA_VS", 0 0, L_00000181dc658980;  1 drivers
v00000181dc651b90_0 .net *"_ivl_10", 0 0, L_00000181dc658520;  1 drivers
v00000181dc652770_0 .net *"_ivl_100", 0 0, L_00000181dc6b1a10;  1 drivers
v00000181dc651f50_0 .net *"_ivl_102", 0 0, L_00000181dc6b1970;  1 drivers
v00000181dc6528b0_0 .net *"_ivl_105", 0 0, L_00000181dc5de320;  1 drivers
v00000181dc651ff0_0 .net *"_ivl_106", 31 0, L_00000181dc6b2730;  1 drivers
L_00000181dc659c28 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc6529f0_0 .net *"_ivl_109", 20 0, L_00000181dc659c28;  1 drivers
v00000181dc654b40_0 .net *"_ivl_110", 31 0, L_00000181dc6b2eb0;  1 drivers
L_00000181dc659c70 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc654e60_0 .net *"_ivl_113", 20 0, L_00000181dc659c70;  1 drivers
L_00000181dc659cb8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000181dc6534c0_0 .net/2u *"_ivl_114", 31 0, L_00000181dc659cb8;  1 drivers
v00000181dc6537e0_0 .net *"_ivl_116", 31 0, L_00000181dc6b1bf0;  1 drivers
v00000181dc654c80_0 .net *"_ivl_118", 0 0, L_00000181dc6b1650;  1 drivers
v00000181dc654140_0 .net *"_ivl_12", 0 0, L_00000181dc657bc0;  1 drivers
v00000181dc6545a0_0 .net *"_ivl_122", 0 0, L_00000181dc6b1b50;  1 drivers
L_00000181dc659d00 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000181dc6536a0_0 .net/2u *"_ivl_124", 10 0, L_00000181dc659d00;  1 drivers
v00000181dc653420_0 .net *"_ivl_126", 10 0, L_00000181dc6b2e10;  1 drivers
v00000181dc653f60_0 .net *"_ivl_128", 0 0, L_00000181dc6b2910;  1 drivers
v00000181dc653ba0_0 .net *"_ivl_131", 0 0, L_00000181dc5de390;  1 drivers
v00000181dc653740_0 .net *"_ivl_132", 0 0, L_00000181dc6b2ff0;  1 drivers
v00000181dc654fa0_0 .net *"_ivl_135", 0 0, L_00000181dc5dea90;  1 drivers
L_00000181dc659d48 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v00000181dc653100_0 .net/2u *"_ivl_136", 10 0, L_00000181dc659d48;  1 drivers
v00000181dc653c40_0 .net *"_ivl_138", 10 0, L_00000181dc6b2230;  1 drivers
v00000181dc653600_0 .net *"_ivl_140", 0 0, L_00000181dc6b18d0;  1 drivers
v00000181dc653880_0 .net *"_ivl_144", 0 0, L_00000181dc5de630;  1 drivers
v00000181dc6541e0_0 .net *"_ivl_146", 0 0, L_00000181dc5ddd00;  1 drivers
v00000181dc653d80_0 .net *"_ivl_15", 0 0, L_00000181dc55da10;  1 drivers
L_00000181dc659d90 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000181dc654d20_0 .net/2u *"_ivl_150", 7 0, L_00000181dc659d90;  1 drivers
v00000181dc654320_0 .net *"_ivl_152", 7 0, L_00000181dc6b1c90;  1 drivers
L_00000181dc659dd8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000181dc653560_0 .net/2u *"_ivl_156", 7 0, L_00000181dc659dd8;  1 drivers
v00000181dc654aa0_0 .net *"_ivl_158", 7 0, L_00000181dc6b1d30;  1 drivers
v00000181dc6540a0_0 .net *"_ivl_16", 31 0, L_00000181dc657a80;  1 drivers
L_00000181dc659e20 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000181dc654000_0 .net/2u *"_ivl_162", 7 0, L_00000181dc659e20;  1 drivers
v00000181dc653380_0 .net *"_ivl_164", 7 0, L_00000181dc6b1dd0;  1 drivers
L_00000181dc6597f0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc653920_0 .net *"_ivl_19", 20 0, L_00000181dc6597f0;  1 drivers
v00000181dc6539c0_0 .net *"_ivl_20", 31 0, L_00000181dc658e80;  1 drivers
L_00000181dc659838 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc653a60_0 .net *"_ivl_23", 20 0, L_00000181dc659838;  1 drivers
L_00000181dc659880 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000181dc6532e0_0 .net/2u *"_ivl_24", 31 0, L_00000181dc659880;  1 drivers
v00000181dc654f00_0 .net *"_ivl_26", 31 0, L_00000181dc6587a0;  1 drivers
v00000181dc653b00_0 .net *"_ivl_28", 0 0, L_00000181dc657620;  1 drivers
v00000181dc654280_0 .net *"_ivl_32", 31 0, L_00000181dc657760;  1 drivers
L_00000181dc6598c8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc6531a0_0 .net *"_ivl_35", 20 0, L_00000181dc6598c8;  1 drivers
v00000181dc654dc0_0 .net *"_ivl_36", 31 0, L_00000181dc6578a0;  1 drivers
L_00000181dc659910 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc6543c0_0 .net *"_ivl_39", 20 0, L_00000181dc659910;  1 drivers
L_00000181dc659958 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000181dc653ce0_0 .net/2u *"_ivl_40", 31 0, L_00000181dc659958;  1 drivers
v00000181dc654be0_0 .net *"_ivl_42", 31 0, L_00000181dc657f80;  1 drivers
v00000181dc654460_0 .net *"_ivl_44", 0 0, L_00000181dc658020;  1 drivers
v00000181dc653240_0 .net *"_ivl_46", 0 0, L_00000181dc657940;  1 drivers
v00000181dc653e20_0 .net *"_ivl_49", 0 0, L_00000181dc5968e0;  1 drivers
v00000181dc653ec0_0 .net *"_ivl_5", 0 0, L_00000181dc657440;  1 drivers
v00000181dc654500_0 .net *"_ivl_50", 31 0, L_00000181dc657b20;  1 drivers
L_00000181dc6599a0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc654640_0 .net *"_ivl_53", 20 0, L_00000181dc6599a0;  1 drivers
v00000181dc6546e0_0 .net *"_ivl_54", 31 0, L_00000181dc6580c0;  1 drivers
L_00000181dc6599e8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc654780_0 .net *"_ivl_57", 20 0, L_00000181dc6599e8;  1 drivers
L_00000181dc659a30 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000181dc654820_0 .net/2u *"_ivl_58", 31 0, L_00000181dc659a30;  1 drivers
L_00000181dc6597a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000181dc6548c0_0 .net/2u *"_ivl_6", 0 0, L_00000181dc6597a8;  1 drivers
v00000181dc654960_0 .net *"_ivl_60", 31 0, L_00000181dc658160;  1 drivers
v00000181dc654a00_0 .net *"_ivl_62", 0 0, L_00000181dc6583e0;  1 drivers
v00000181dc655250_0 .net *"_ivl_66", 0 0, L_00000181dc658660;  1 drivers
v00000181dc656d30_0 .net *"_ivl_68", 0 0, L_00000181dc6585c0;  1 drivers
v00000181dc656ab0_0 .net *"_ivl_71", 0 0, L_00000181dc5de240;  1 drivers
v00000181dc656e70_0 .net *"_ivl_72", 31 0, L_00000181dc658840;  1 drivers
L_00000181dc659a78 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc656b50_0 .net *"_ivl_75", 20 0, L_00000181dc659a78;  1 drivers
v00000181dc656970_0 .net *"_ivl_76", 31 0, L_00000181dc6b1470;  1 drivers
L_00000181dc659ac0 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc656510_0 .net *"_ivl_79", 20 0, L_00000181dc659ac0;  1 drivers
L_00000181dc659b08 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000181dc656fb0_0 .net/2u *"_ivl_80", 31 0, L_00000181dc659b08;  1 drivers
v00000181dc656010_0 .net *"_ivl_82", 31 0, L_00000181dc6b25f0;  1 drivers
v00000181dc656c90_0 .net *"_ivl_84", 0 0, L_00000181dc6b11f0;  1 drivers
v00000181dc6566f0_0 .net *"_ivl_88", 31 0, L_00000181dc6b2870;  1 drivers
L_00000181dc659b50 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc6552f0_0 .net *"_ivl_91", 20 0, L_00000181dc659b50;  1 drivers
v00000181dc655cf0_0 .net *"_ivl_92", 31 0, L_00000181dc6b2af0;  1 drivers
L_00000181dc659b98 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc6568d0_0 .net *"_ivl_95", 20 0, L_00000181dc659b98;  1 drivers
L_00000181dc659be0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v00000181dc656150_0 .net/2u *"_ivl_96", 31 0, L_00000181dc659be0;  1 drivers
v00000181dc656dd0_0 .net *"_ivl_98", 31 0, L_00000181dc6b2370;  1 drivers
v00000181dc6551b0_0 .net "all_black", 0 0, L_00000181dc6b2b90;  1 drivers
v00000181dc655890_0 .net "all_white", 0 0, L_00000181dc6b2d70;  1 drivers
v00000181dc656a10_0 .var "ball_x", 10 0;
v00000181dc655750_0 .var "ball_y", 10 0;
v00000181dc656650_0 .net "blue_01", 0 0, L_00000181dc6b15b0;  1 drivers
v00000181dc6554d0_0 .net "blue_02", 0 0, L_00000181dc6b1ab0;  1 drivers
v00000181dc656f10_0 .var "blue_in", 7 0;
v00000181dc655110_0 .net "blue_out", 7 0, v00000181dc5ab920_0;  1 drivers
v00000181dc655c50_0 .net "blue_vga", 7 0, L_00000181dc6b2690;  1 drivers
v00000181dc6557f0_0 .net "borda", 0 0, L_00000181dc5de940;  1 drivers
v00000181dc655930_0 .net "borda_dir", 0 0, L_00000181dc5ddc90;  1 drivers
v00000181dc6560b0_0 .net "borda_esq", 0 0, L_00000181dc5deb70;  1 drivers
v00000181dc655a70_0 .net "borda_inf", 0 0, L_00000181dc55e7a0;  1 drivers
v00000181dc6565b0_0 .net "borda_sup", 0 0, L_00000181dc55e2d0;  1 drivers
v00000181dc655390_0 .var "cont", 21 0;
v00000181dc6563d0_0 .var "cont_switch", 21 0;
v00000181dc655d90_0 .net "cursor", 0 0, L_00000181dc5de080;  1 drivers
o00000181dc622cc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000181dc655e30_0 .net "down_but", 0 0, o00000181dc622cc8;  0 drivers
v00000181dc6561f0_0 .net "green_01", 0 0, L_00000181dc6b29b0;  1 drivers
v00000181dc656bf0_0 .net "green_02", 0 0, L_00000181dc6b2cd0;  1 drivers
v00000181dc655430_0 .var "green_in", 7 0;
v00000181dc655610_0 .net "green_out", 7 0, v00000181dc5a9d00_0;  1 drivers
v00000181dc655570_0 .net "green_vga", 7 0, L_00000181dc6b1790;  1 drivers
v00000181dc6556b0_0 .var "last_button", 2 0;
o00000181dc622d88 .functor BUFZ 1, C4<z>; HiZ drive
v00000181dc656290_0 .net "left_but", 0 0, o00000181dc622d88;  0 drivers
v00000181dc656830_0 .net "pc_x", 10 0, v00000181dc580e80_0;  1 drivers
v00000181dc6559d0_0 .net "pc_y", 10 0, v00000181dc581d80_0;  1 drivers
v00000181dc655ed0_0 .net "red_01", 0 0, L_00000181dc6b2f50;  1 drivers
v00000181dc655b10_0 .net "red_02", 0 0, L_00000181dc6b1e70;  1 drivers
v00000181dc655bb0_0 .var "red_in", 7 0;
v00000181dc655f70_0 .net "red_out", 7 0, v00000181dc5dbc40_0;  1 drivers
v00000181dc656330_0 .net "red_vga", 7 0, L_00000181dc6b1510;  1 drivers
v00000181dc656470_0 .net "reset", 0 0, L_00000181dc657da0;  1 drivers
o00000181dc622e18 .functor BUFZ 1, C4<z>; HiZ drive
v00000181dc656790_0 .net "right_but", 0 0, o00000181dc622e18;  0 drivers
v00000181dc6579e0_0 .var "top_x_coord", 10 0;
v00000181dc657e40_0 .var "top_y_coord", 10 0;
o00000181dc622e48 .functor BUFZ 1, C4<z>; HiZ drive
v00000181dc6574e0_0 .net "up_but", 0 0, o00000181dc622e48;  0 drivers
v00000181dc657c60_0 .net "write_enable", 0 0, L_00000181dc657580;  1 drivers
v00000181dc658340_0 .net "x_coord", 10 0, v00000181dc652310_0;  1 drivers
v00000181dc657d00_0 .net "x_zera", 10 0, v00000181dc5dbb00_0;  1 drivers
v00000181dc658de0_0 .net "y_coord", 10 0, v00000181dc6523b0_0;  1 drivers
v00000181dc657800_0 .net "y_zera", 10 0, v00000181dc5dbe20_0;  1 drivers
L_00000181dc657da0 .part o00000181dc621cd8, 0, 1;
L_00000181dc657440 .part o00000181dc621cd8, 1, 1;
L_00000181dc657580 .functor MUXZ 1, L_00000181dc6597a8, L_00000181dc657440, L_00000181dc657da0, C4<>;
L_00000181dc658520 .cmp/eq 11, v00000181dc652310_0, v00000181dc656a10_0;
L_00000181dc657bc0 .cmp/ge 11, v00000181dc6523b0_0, v00000181dc655750_0;
L_00000181dc657a80 .concat [ 11 21 0 0], v00000181dc6523b0_0, L_00000181dc6597f0;
L_00000181dc658e80 .concat [ 11 21 0 0], v00000181dc655750_0, L_00000181dc659838;
L_00000181dc6587a0 .arith/sum 32, L_00000181dc658e80, L_00000181dc659880;
L_00000181dc657620 .cmp/ge 32, L_00000181dc657a80, L_00000181dc6587a0;
L_00000181dc657760 .concat [ 11 21 0 0], v00000181dc652310_0, L_00000181dc6598c8;
L_00000181dc6578a0 .concat [ 11 21 0 0], v00000181dc656a10_0, L_00000181dc659910;
L_00000181dc657f80 .arith/sum 32, L_00000181dc6578a0, L_00000181dc659958;
L_00000181dc658020 .cmp/eq 32, L_00000181dc657760, L_00000181dc657f80;
L_00000181dc657940 .cmp/ge 11, v00000181dc655750_0, v00000181dc6523b0_0;
L_00000181dc657b20 .concat [ 11 21 0 0], v00000181dc6523b0_0, L_00000181dc6599a0;
L_00000181dc6580c0 .concat [ 11 21 0 0], v00000181dc655750_0, L_00000181dc6599e8;
L_00000181dc658160 .arith/sum 32, L_00000181dc6580c0, L_00000181dc659a30;
L_00000181dc6583e0 .cmp/ge 32, L_00000181dc658160, L_00000181dc657b20;
L_00000181dc658660 .cmp/eq 11, v00000181dc6523b0_0, v00000181dc655750_0;
L_00000181dc6585c0 .cmp/ge 11, v00000181dc652310_0, v00000181dc656a10_0;
L_00000181dc658840 .concat [ 11 21 0 0], v00000181dc652310_0, L_00000181dc659a78;
L_00000181dc6b1470 .concat [ 11 21 0 0], v00000181dc656a10_0, L_00000181dc659ac0;
L_00000181dc6b25f0 .arith/sum 32, L_00000181dc6b1470, L_00000181dc659b08;
L_00000181dc6b11f0 .cmp/ge 32, L_00000181dc658840, L_00000181dc6b25f0;
L_00000181dc6b2870 .concat [ 11 21 0 0], v00000181dc6523b0_0, L_00000181dc659b50;
L_00000181dc6b2af0 .concat [ 11 21 0 0], v00000181dc655750_0, L_00000181dc659b98;
L_00000181dc6b2370 .arith/sum 32, L_00000181dc6b2af0, L_00000181dc659be0;
L_00000181dc6b1a10 .cmp/eq 32, L_00000181dc6b2870, L_00000181dc6b2370;
L_00000181dc6b1970 .cmp/ge 11, v00000181dc656a10_0, v00000181dc652310_0;
L_00000181dc6b2730 .concat [ 11 21 0 0], v00000181dc652310_0, L_00000181dc659c28;
L_00000181dc6b2eb0 .concat [ 11 21 0 0], v00000181dc656a10_0, L_00000181dc659c70;
L_00000181dc6b1bf0 .arith/sum 32, L_00000181dc6b2eb0, L_00000181dc659cb8;
L_00000181dc6b1650 .cmp/ge 32, L_00000181dc6b1bf0, L_00000181dc6b2730;
L_00000181dc6b1b50 .cmp/ge 11, v00000181dc652310_0, v00000181dc656a10_0;
L_00000181dc6b2e10 .arith/sum 11, v00000181dc656a10_0, L_00000181dc659d00;
L_00000181dc6b2910 .cmp/ge 11, L_00000181dc6b2e10, v00000181dc652310_0;
L_00000181dc6b2ff0 .cmp/ge 11, v00000181dc6523b0_0, v00000181dc655750_0;
L_00000181dc6b2230 .arith/sum 11, v00000181dc655750_0, L_00000181dc659d48;
L_00000181dc6b18d0 .cmp/ge 11, L_00000181dc6b2230, v00000181dc6523b0_0;
L_00000181dc6b1c90 .functor MUXZ 8, v00000181dc5dbc40_0, L_00000181dc659d90, L_00000181dc5de940, C4<>;
L_00000181dc6b1510 .functor MUXZ 8, L_00000181dc6b1c90, v00000181dc655bb0_0, L_00000181dc5de080, C4<>;
L_00000181dc6b1d30 .functor MUXZ 8, v00000181dc5a9d00_0, L_00000181dc659dd8, L_00000181dc5de940, C4<>;
L_00000181dc6b1790 .functor MUXZ 8, L_00000181dc6b1d30, v00000181dc655430_0, L_00000181dc5de080, C4<>;
L_00000181dc6b1dd0 .functor MUXZ 8, v00000181dc5ab920_0, L_00000181dc659e20, L_00000181dc5de940, C4<>;
L_00000181dc6b2690 .functor MUXZ 8, L_00000181dc6b1dd0, v00000181dc656f10_0, L_00000181dc5de080, C4<>;
L_00000181dc6b2f50 .part o00000181dc621cd8, 9, 1;
L_00000181dc6b1e70 .part o00000181dc621cd8, 8, 1;
L_00000181dc6b29b0 .part o00000181dc621cd8, 7, 1;
L_00000181dc6b2cd0 .part o00000181dc621cd8, 6, 1;
L_00000181dc6b15b0 .part o00000181dc621cd8, 5, 1;
L_00000181dc6b1ab0 .part o00000181dc621cd8, 4, 1;
L_00000181dc6b2d70 .part o00000181dc621cd8, 3, 1;
L_00000181dc6b2b90 .part o00000181dc621cd8, 2, 1;
S_00000181dc5536d0 .scope module, "blue_buffer" "buffer" 2 124, 3 1 0, S_00000181dc5244a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v00000181dc5a9e40_0 .net "clock", 0 0, o00000181dc620088;  alias, 0 drivers
v00000181dc5aa3e0_0 .net "data_in", 7 0, v00000181dc656f10_0;  1 drivers
v00000181dc5aa020_0 .net "data_in_x", 10 0, v00000181dc6579e0_0;  1 drivers
v00000181dc5ab100_0 .net "data_in_y", 10 0, v00000181dc657e40_0;  1 drivers
v00000181dc5ab920_0 .var "data_out", 7 0;
v00000181dc5ab420_0 .net "data_out_x", 10 0, v00000181dc652310_0;  alias, 1 drivers
v00000181dc5aafc0_0 .net "data_out_y", 10 0, v00000181dc6523b0_0;  alias, 1 drivers
v00000181dc5aaca0 .array "framebuffer", 76799 0, 7 0;
v00000181dc5a9c60_0 .net "reset", 0 0, L_00000181dc657da0;  alias, 1 drivers
v00000181dc5aa7a0_0 .net "write_enable", 0 0, L_00000181dc657580;  alias, 1 drivers
E_00000181dc5a54c0 .event posedge, v00000181dc5a9e40_0;
S_00000181dc553860 .scope module, "blue_display" "display" 2 167, 4 1 0, S_00000181dc5244a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "entrada";
    .port_info 2 /OUTPUT 7 "digito0";
    .port_info 3 /OUTPUT 7 "digito1";
v00000181dc5aab60_0 .net "clk", 0 0, o00000181dc620088;  alias, 0 drivers
v00000181dc5aa480_0 .var "digito0", 6 0;
v00000181dc5aaa20_0 .var "digito0bin", 4 0;
v00000181dc5ab060_0 .var "digito1", 6 0;
v00000181dc5aba60_0 .var "digito1bin", 4 0;
v00000181dc5ab6a0_0 .net "entrada", 7 0, v00000181dc656f10_0;  alias, 1 drivers
E_00000181dc5a51c0 .event negedge, v00000181dc5a9e40_0;
S_00000181dc55bfd0 .scope module, "green_buffer" "buffer" 2 112, 3 1 0, S_00000181dc5244a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v00000181dc5aa2a0_0 .net "clock", 0 0, o00000181dc620088;  alias, 0 drivers
v00000181dc5ab1a0_0 .net "data_in", 7 0, v00000181dc655430_0;  1 drivers
v00000181dc5aa0c0_0 .net "data_in_x", 10 0, v00000181dc6579e0_0;  alias, 1 drivers
v00000181dc5aa520_0 .net "data_in_y", 10 0, v00000181dc657e40_0;  alias, 1 drivers
v00000181dc5a9d00_0 .var "data_out", 7 0;
v00000181dc5aa5c0_0 .net "data_out_x", 10 0, v00000181dc652310_0;  alias, 1 drivers
v00000181dc5ab880_0 .net "data_out_y", 10 0, v00000181dc6523b0_0;  alias, 1 drivers
v00000181dc5aa660 .array "framebuffer", 76799 0, 7 0;
v00000181dc5ab2e0_0 .net "reset", 0 0, L_00000181dc657da0;  alias, 1 drivers
v00000181dc5ab740_0 .net "write_enable", 0 0, L_00000181dc657580;  alias, 1 drivers
S_00000181dc55c160 .scope module, "green_display" "display" 2 160, 4 1 0, S_00000181dc5244a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "entrada";
    .port_info 2 /OUTPUT 7 "digito0";
    .port_info 3 /OUTPUT 7 "digito1";
v00000181dc5ab9c0_0 .net "clk", 0 0, o00000181dc620088;  alias, 0 drivers
v00000181dc5a9ee0_0 .var "digito0", 6 0;
v00000181dc5a9f80_0 .var "digito0bin", 4 0;
v00000181dc5aa840_0 .var "digito1", 6 0;
v00000181dc5aa160_0 .var "digito1bin", 4 0;
v00000181dc5aa8e0_0 .net "entrada", 7 0, v00000181dc655430_0;  alias, 1 drivers
S_00000181dc557a90 .scope module, "inst_pinta_cursor" "pinta_cursor" 2 143, 5 1 0, S_00000181dc5244a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 11 "x_cursor";
    .port_info 3 /INPUT 11 "y_cursor";
    .port_info 4 /INPUT 7 "SIZE";
    .port_info 5 /OUTPUT 11 "x_coord";
    .port_info 6 /OUTPUT 11 "y_coord";
L_00000181dc659760 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000181dc5aaac0_0 .net "SIZE", 6 0, L_00000181dc659760;  1 drivers
v00000181dc580de0_0 .net "clock", 0 0, o00000181dc620088;  alias, 0 drivers
v00000181dc5814c0_0 .net "reset", 0 0, L_00000181dc657da0;  alias, 1 drivers
v00000181dc580e80_0 .var "x_coord", 10 0;
v00000181dc581560_0 .net "x_cursor", 10 0, v00000181dc656a10_0;  1 drivers
v00000181dc581d80_0 .var "y_coord", 10 0;
v00000181dc577290_0 .net "y_cursor", 10 0, v00000181dc655750_0;  1 drivers
S_00000181dc557c20 .scope module, "inst_zera_buffer" "zera_buffer" 2 136, 6 1 0, S_00000181dc5244a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 11 "x_coord";
    .port_info 3 /OUTPUT 11 "y_coord";
v00000181dc577470_0 .net "clock", 0 0, o00000181dc620088;  alias, 0 drivers
v00000181dc5dc8c0_0 .net "reset", 0 0, L_00000181dc657da0;  alias, 1 drivers
v00000181dc5dbb00_0 .var "x_coord", 10 0;
v00000181dc5dbe20_0 .var "y_coord", 10 0;
S_00000181dc563e30 .scope module, "red_buffer" "buffer" 2 100, 3 1 0, S_00000181dc5244a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 11 "data_in_x";
    .port_info 5 /INPUT 11 "data_in_y";
    .port_info 6 /INPUT 11 "data_out_x";
    .port_info 7 /INPUT 11 "data_out_y";
    .port_info 8 /OUTPUT 8 "data_out";
v00000181dc5db600_0 .net "clock", 0 0, o00000181dc620088;  alias, 0 drivers
v00000181dc5dbba0_0 .net "data_in", 7 0, v00000181dc655bb0_0;  1 drivers
v00000181dc5dcc80_0 .net "data_in_x", 10 0, v00000181dc6579e0_0;  alias, 1 drivers
v00000181dc5dc140_0 .net "data_in_y", 10 0, v00000181dc657e40_0;  alias, 1 drivers
v00000181dc5dbc40_0 .var "data_out", 7 0;
v00000181dc5dcf00_0 .net "data_out_x", 10 0, v00000181dc652310_0;  alias, 1 drivers
v00000181dc5dc780_0 .net "data_out_y", 10 0, v00000181dc6523b0_0;  alias, 1 drivers
v00000181dc5dbce0 .array "framebuffer", 76799 0, 7 0;
v00000181dc5db4c0_0 .net "reset", 0 0, L_00000181dc657da0;  alias, 1 drivers
v00000181dc5dc500_0 .net "write_enable", 0 0, L_00000181dc657580;  alias, 1 drivers
S_00000181dc563fc0 .scope module, "red_display" "display" 2 153, 4 1 0, S_00000181dc5244a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "entrada";
    .port_info 2 /OUTPUT 7 "digito0";
    .port_info 3 /OUTPUT 7 "digito1";
v00000181dc5db7e0_0 .net "clk", 0 0, o00000181dc620088;  alias, 0 drivers
v00000181dc5dba60_0 .var "digito0", 6 0;
v00000181dc5dcaa0_0 .var "digito0bin", 4 0;
v00000181dc5dc0a0_0 .var "digito1", 6 0;
v00000181dc5dbd80_0 .var "digito1bin", 4 0;
v00000181dc5dc280_0 .net "entrada", 7 0, v00000181dc655bb0_0;  alias, 1 drivers
S_00000181dc54c820 .scope module, "vga_inst" "vga" 2 82, 7 1 0, S_00000181dc5244a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "top_R";
    .port_info 3 /INPUT 8 "top_G";
    .port_info 4 /INPUT 8 "top_B";
    .port_info 5 /OUTPUT 1 "VGA_CLK";
    .port_info 6 /OUTPUT 8 "VGA_R";
    .port_info 7 /OUTPUT 8 "VGA_G";
    .port_info 8 /OUTPUT 8 "VGA_B";
    .port_info 9 /OUTPUT 1 "VGA_SYNC_N";
    .port_info 10 /OUTPUT 1 "VGA_BLANK_N";
    .port_info 11 /OUTPUT 1 "VGA_HS";
    .port_info 12 /OUTPUT 1 "VGA_VS";
    .port_info 13 /OUTPUT 11 "x_coord";
    .port_info 14 /OUTPUT 11 "y_coord";
L_00000181dc55e6c0 .functor BUFZ 1, v00000181dc652b30_0, C4<0>, C4<0>, C4<0>;
L_00000181dc55d9a0 .functor AND 1, L_00000181dc657260, L_00000181dc658b60, C4<1>, C4<1>;
L_00000181dc55d8c0 .functor AND 1, L_00000181dc55d9a0, L_00000181dc658480, C4<1>, C4<1>;
L_00000181dc55dbd0 .functor AND 1, L_00000181dc55d8c0, L_00000181dc658ca0, C4<1>, C4<1>;
v00000181dc5db560_0 .net "CLOCK_50", 0 0, o00000181dc620088;  alias, 0 drivers
v00000181dc5dcdc0_0 .net "VGA_B", 7 0, L_00000181dc6573a0;  alias, 1 drivers
v00000181dc5dc000_0 .net "VGA_BLANK_N", 0 0, L_00000181dc6590e8;  alias, 1 drivers
v00000181dc5dbec0_0 .net "VGA_CLK", 0 0, L_00000181dc55e6c0;  alias, 1 drivers
v00000181dc5dcb40_0 .net "VGA_G", 7 0, L_00000181dc6588e0;  alias, 1 drivers
v00000181dc5db2e0_0 .net "VGA_HS", 0 0, L_00000181dc658200;  alias, 1 drivers
v00000181dc5db380_0 .net "VGA_R", 7 0, L_00000181dc6582a0;  alias, 1 drivers
v00000181dc5dc460_0 .net "VGA_SYNC_N", 0 0, L_00000181dc659130;  alias, 1 drivers
v00000181dc5dc1e0_0 .net "VGA_VS", 0 0, L_00000181dc658980;  alias, 1 drivers
L_00000181dc6591c0 .functor BUFT 1, C4<00000000000000000000000001100000>, C4<0>, C4<0>, C4<0>;
v00000181dc5dce60_0 .net/2u *"_ivl_10", 31 0, L_00000181dc6591c0;  1 drivers
v00000181dc5dc960_0 .net *"_ivl_12", 0 0, L_00000181dc658a20;  1 drivers
L_00000181dc659208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000181dc5db880_0 .net/2s *"_ivl_14", 1 0, L_00000181dc659208;  1 drivers
L_00000181dc659250 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000181dc5dcd20_0 .net/2s *"_ivl_16", 1 0, L_00000181dc659250;  1 drivers
v00000181dc5dca00_0 .net *"_ivl_18", 1 0, L_00000181dc658ac0;  1 drivers
v00000181dc5db100_0 .net *"_ivl_22", 31 0, L_00000181dc6571c0;  1 drivers
L_00000181dc659298 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc5db060_0 .net *"_ivl_25", 20 0, L_00000181dc659298;  1 drivers
L_00000181dc6592e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000181dc5db1a0_0 .net/2u *"_ivl_26", 31 0, L_00000181dc6592e0;  1 drivers
v00000181dc5dc320_0 .net *"_ivl_28", 0 0, L_00000181dc658700;  1 drivers
L_00000181dc659328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000181dc5dbf60_0 .net/2s *"_ivl_30", 1 0, L_00000181dc659328;  1 drivers
L_00000181dc659370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000181dc5dc3c0_0 .net/2s *"_ivl_32", 1 0, L_00000181dc659370;  1 drivers
v00000181dc5dc5a0_0 .net *"_ivl_34", 1 0, L_00000181dc658f20;  1 drivers
v00000181dc5db420_0 .net *"_ivl_38", 31 0, L_00000181dc6576c0;  1 drivers
L_00000181dc6593b8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc5dc640_0 .net *"_ivl_41", 20 0, L_00000181dc6593b8;  1 drivers
L_00000181dc659400 .functor BUFT 1, C4<00000000000000000000000010000111>, C4<0>, C4<0>, C4<0>;
v00000181dc5db240_0 .net/2u *"_ivl_42", 31 0, L_00000181dc659400;  1 drivers
v00000181dc5db6a0_0 .net *"_ivl_44", 0 0, L_00000181dc657260;  1 drivers
v00000181dc5db740_0 .net *"_ivl_46", 31 0, L_00000181dc658fc0;  1 drivers
L_00000181dc659448 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc5db920_0 .net *"_ivl_49", 20 0, L_00000181dc659448;  1 drivers
L_00000181dc659490 .functor BUFT 1, C4<00000000000000000000001100010000>, C4<0>, C4<0>, C4<0>;
v00000181dc5dc820_0 .net/2u *"_ivl_50", 31 0, L_00000181dc659490;  1 drivers
v00000181dc5db9c0_0 .net *"_ivl_52", 0 0, L_00000181dc658b60;  1 drivers
v00000181dc5dc6e0_0 .net *"_ivl_55", 0 0, L_00000181dc55d9a0;  1 drivers
v00000181dc652a90_0 .net *"_ivl_56", 31 0, L_00000181dc658c00;  1 drivers
L_00000181dc6594d8 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc651cd0_0 .net *"_ivl_59", 20 0, L_00000181dc6594d8;  1 drivers
v00000181dc6521d0_0 .net *"_ivl_6", 31 0, L_00000181dc657120;  1 drivers
L_00000181dc659520 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v00000181dc652ef0_0 .net/2u *"_ivl_60", 31 0, L_00000181dc659520;  1 drivers
v00000181dc652950_0 .net *"_ivl_62", 0 0, L_00000181dc658480;  1 drivers
v00000181dc651870_0 .net *"_ivl_65", 0 0, L_00000181dc55d8c0;  1 drivers
v00000181dc6515f0_0 .net *"_ivl_66", 31 0, L_00000181dc657ee0;  1 drivers
L_00000181dc659568 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc651690_0 .net *"_ivl_69", 20 0, L_00000181dc659568;  1 drivers
L_00000181dc6595b0 .functor BUFT 1, C4<00000000000000000000001000000011>, C4<0>, C4<0>, C4<0>;
v00000181dc651730_0 .net/2u *"_ivl_70", 31 0, L_00000181dc6595b0;  1 drivers
v00000181dc6510f0_0 .net *"_ivl_72", 0 0, L_00000181dc658ca0;  1 drivers
v00000181dc652270_0 .net *"_ivl_75", 0 0, L_00000181dc55dbd0;  1 drivers
L_00000181dc6595f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000181dc651190_0 .net/2s *"_ivl_76", 1 0, L_00000181dc6595f8;  1 drivers
L_00000181dc659640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000181dc651230_0 .net/2s *"_ivl_78", 1 0, L_00000181dc659640;  1 drivers
v00000181dc651a50_0 .net *"_ivl_80", 1 0, L_00000181dc657300;  1 drivers
L_00000181dc659688 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000181dc6517d0_0 .net/2u *"_ivl_84", 7 0, L_00000181dc659688;  1 drivers
L_00000181dc6596d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000181dc652130_0 .net/2u *"_ivl_88", 7 0, L_00000181dc6596d0;  1 drivers
L_00000181dc659178 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000181dc651370_0 .net *"_ivl_9", 20 0, L_00000181dc659178;  1 drivers
L_00000181dc659718 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000181dc652f90_0 .net/2u *"_ivl_92", 7 0, L_00000181dc659718;  1 drivers
v00000181dc6512d0_0 .net "active_display", 0 0, L_00000181dc658d40;  1 drivers
v00000181dc651410_0 .var "h_counter", 10 0;
v00000181dc6514b0_0 .net "reset", 0 0, L_00000181dc657da0;  alias, 1 drivers
v00000181dc651910_0 .net "top_B", 7 0, L_00000181dc6b2690;  alias, 1 drivers
v00000181dc651550_0 .net "top_G", 7 0, L_00000181dc6b1790;  alias, 1 drivers
v00000181dc652090_0 .net "top_R", 7 0, L_00000181dc6b1510;  alias, 1 drivers
v00000181dc652bd0_0 .var "v_counter", 10 0;
v00000181dc652b30_0 .var "vga_clk_aux", 0 0;
v00000181dc652310_0 .var "x_coord", 10 0;
v00000181dc6523b0_0 .var "y_coord", 10 0;
E_00000181dc5a5540 .event posedge, v00000181dc5dbec0_0;
L_00000181dc657120 .concat [ 11 21 0 0], v00000181dc651410_0, L_00000181dc659178;
L_00000181dc658a20 .cmp/gt 32, L_00000181dc6591c0, L_00000181dc657120;
L_00000181dc658ac0 .functor MUXZ 2, L_00000181dc659250, L_00000181dc659208, L_00000181dc658a20, C4<>;
L_00000181dc658200 .part L_00000181dc658ac0, 0, 1;
L_00000181dc6571c0 .concat [ 11 21 0 0], v00000181dc652bd0_0, L_00000181dc659298;
L_00000181dc658700 .cmp/gt 32, L_00000181dc6592e0, L_00000181dc6571c0;
L_00000181dc658f20 .functor MUXZ 2, L_00000181dc659370, L_00000181dc659328, L_00000181dc658700, C4<>;
L_00000181dc658980 .part L_00000181dc658f20, 0, 1;
L_00000181dc6576c0 .concat [ 11 21 0 0], v00000181dc651410_0, L_00000181dc6593b8;
L_00000181dc657260 .cmp/ge 32, L_00000181dc6576c0, L_00000181dc659400;
L_00000181dc658fc0 .concat [ 11 21 0 0], v00000181dc651410_0, L_00000181dc659448;
L_00000181dc658b60 .cmp/gt 32, L_00000181dc659490, L_00000181dc658fc0;
L_00000181dc658c00 .concat [ 11 21 0 0], v00000181dc652bd0_0, L_00000181dc6594d8;
L_00000181dc658480 .cmp/ge 32, L_00000181dc658c00, L_00000181dc659520;
L_00000181dc657ee0 .concat [ 11 21 0 0], v00000181dc652bd0_0, L_00000181dc659568;
L_00000181dc658ca0 .cmp/gt 32, L_00000181dc6595b0, L_00000181dc657ee0;
L_00000181dc657300 .functor MUXZ 2, L_00000181dc659640, L_00000181dc6595f8, L_00000181dc55dbd0, C4<>;
L_00000181dc658d40 .part L_00000181dc657300, 0, 1;
L_00000181dc6582a0 .functor MUXZ 8, L_00000181dc659688, L_00000181dc6b1510, L_00000181dc658d40, C4<>;
L_00000181dc6588e0 .functor MUXZ 8, L_00000181dc6596d0, L_00000181dc6b1790, L_00000181dc658d40, C4<>;
L_00000181dc6573a0 .functor MUXZ 8, L_00000181dc659718, L_00000181dc6b2690, L_00000181dc658d40, C4<>;
    .scope S_00000181dc54c820;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000181dc652b30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000181dc54c820;
T_1 ;
    %wait E_00000181dc5a54c0;
    %load/vec4 v00000181dc652b30_0;
    %nor/r;
    %store/vec4 v00000181dc652b30_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000181dc54c820;
T_2 ;
    %wait E_00000181dc5a5540;
    %load/vec4 v00000181dc6514b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000181dc651410_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000181dc652bd0_0, 0, 11;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000181dc651410_0;
    %addi 1, 0, 11;
    %store/vec4 v00000181dc651410_0, 0, 11;
    %load/vec4 v00000181dc651410_0;
    %pad/u 32;
    %cmpi/e 800, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000181dc651410_0, 0, 11;
    %load/vec4 v00000181dc652bd0_0;
    %addi 1, 0, 11;
    %store/vec4 v00000181dc652bd0_0, 0, 11;
    %load/vec4 v00000181dc652bd0_0;
    %pad/u 32;
    %cmpi/e 525, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000181dc652bd0_0, 0, 11;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %load/vec4 v00000181dc651410_0;
    %pad/u 32;
    %cmpi/u 135, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.8, 5;
    %load/vec4 v00000181dc651410_0;
    %pad/u 32;
    %cmpi/u 784, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v00000181dc651410_0;
    %subi 142, 0, 11;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v00000181dc652310_0, 0, 11;
    %load/vec4 v00000181dc652bd0_0;
    %pad/u 32;
    %cmpi/u 35, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.11, 5;
    %load/vec4 v00000181dc652bd0_0;
    %pad/u 32;
    %cmpi/u 515, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.11;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000181dc652bd0_0;
    %subi 35, 0, 11;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v00000181dc6523b0_0, 0, 11;
    %jmp T_2;
    .thread T_2;
    .scope S_00000181dc563e30;
T_3 ;
    %wait E_00000181dc5a54c0;
    %load/vec4 v00000181dc5db4c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v00000181dc5dc140_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000181dc5dcc80_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000181dc5dbce0, 4, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000181dc5dc500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000181dc5dbba0_0;
    %load/vec4 v00000181dc5dc140_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000181dc5dcc80_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000181dc5dbce0, 4, 0;
T_3.2 ;
    %load/vec4 v00000181dc5dc780_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000181dc5dcf00_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000181dc5dbce0, 4;
    %store/vec4 v00000181dc5dbc40_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000181dc55bfd0;
T_4 ;
    %wait E_00000181dc5a54c0;
    %load/vec4 v00000181dc5ab2e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v00000181dc5aa520_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000181dc5aa0c0_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000181dc5aa660, 4, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000181dc5ab740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000181dc5ab1a0_0;
    %load/vec4 v00000181dc5aa520_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000181dc5aa0c0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000181dc5aa660, 4, 0;
T_4.2 ;
    %load/vec4 v00000181dc5ab880_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000181dc5aa5c0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000181dc5aa660, 4;
    %store/vec4 v00000181dc5a9d00_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000181dc5536d0;
T_5 ;
    %wait E_00000181dc5a54c0;
    %load/vec4 v00000181dc5a9c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v00000181dc5ab100_0;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000181dc5aa020_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000181dc5aaca0, 4, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000181dc5aa7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000181dc5aa3e0_0;
    %load/vec4 v00000181dc5ab100_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000181dc5aa020_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000181dc5aaca0, 4, 0;
T_5.2 ;
    %load/vec4 v00000181dc5aafc0_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 20;
    %pad/u 29;
    %muli 320, 0, 29;
    %pad/u 30;
    %load/vec4 v00000181dc5ab420_0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000181dc5aaca0, 4;
    %store/vec4 v00000181dc5ab920_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000181dc557c20;
T_6 ;
    %wait E_00000181dc5a54c0;
    %load/vec4 v00000181dc5dc8c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000181dc5dbb00_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000181dc5dbe20_0, 0, 11;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000181dc5dbb00_0;
    %addi 1, 0, 11;
    %store/vec4 v00000181dc5dbb00_0, 0, 11;
    %load/vec4 v00000181dc5dbb00_0;
    %pad/u 32;
    %cmpi/e 320, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000181dc5dbb00_0, 0, 11;
    %load/vec4 v00000181dc5dbe20_0;
    %addi 1, 0, 11;
    %store/vec4 v00000181dc5dbe20_0, 0, 11;
    %load/vec4 v00000181dc5dbe20_0;
    %pad/u 32;
    %cmpi/e 240, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000181dc5dbe20_0, 0, 11;
T_6.4 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000181dc557a90;
T_7 ;
    %wait E_00000181dc5a54c0;
    %load/vec4 v00000181dc5814c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000181dc581560_0;
    %store/vec4 v00000181dc580e80_0, 0, 11;
    %load/vec4 v00000181dc577290_0;
    %store/vec4 v00000181dc581d80_0, 0, 11;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000181dc581560_0;
    %load/vec4 v00000181dc5aaac0_0;
    %pad/u 11;
    %add;
    %load/vec4 v00000181dc580e80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v00000181dc581560_0;
    %store/vec4 v00000181dc580e80_0, 0, 11;
    %load/vec4 v00000181dc577290_0;
    %load/vec4 v00000181dc5aaac0_0;
    %pad/u 11;
    %add;
    %load/vec4 v00000181dc581d80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v00000181dc577290_0;
    %store/vec4 v00000181dc581d80_0, 0, 11;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000181dc581d80_0;
    %addi 1, 0, 11;
    %store/vec4 v00000181dc581d80_0, 0, 11;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000181dc580e80_0;
    %addi 1, 0, 11;
    %store/vec4 v00000181dc580e80_0, 0, 11;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000181dc563fc0;
T_8 ;
    %wait E_00000181dc5a51c0;
    %load/vec4 v00000181dc5dc280_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v00000181dc5dcaa0_0, 0, 5;
    %load/vec4 v00000181dc5dc280_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %store/vec4 v00000181dc5dbd80_0, 0, 5;
    %load/vec4 v00000181dc5dcaa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000181dc5dba60_0, 0, 7;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %load/vec4 v00000181dc5dbd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.18 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.19 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.20 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.21 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.22 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.23 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.24 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.25 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.26 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.27 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.28 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.29 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.30 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.31 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.32 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.33 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000181dc5dc0a0_0, 0, 7;
    %jmp T_8.35;
T_8.35 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00000181dc55c160;
T_9 ;
    %wait E_00000181dc5a51c0;
    %load/vec4 v00000181dc5aa8e0_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v00000181dc5a9f80_0, 0, 5;
    %load/vec4 v00000181dc5aa8e0_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %store/vec4 v00000181dc5aa160_0, 0, 5;
    %load/vec4 v00000181dc5a9f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000181dc5a9ee0_0, 0, 7;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %load/vec4 v00000181dc5aa160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.18 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.19 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.20 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.21 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.22 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.23 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.24 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.25 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.26 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.27 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.28 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.29 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.30 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.31 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.32 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.33 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000181dc5aa840_0, 0, 7;
    %jmp T_9.35;
T_9.35 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_00000181dc553860;
T_10 ;
    %wait E_00000181dc5a51c0;
    %load/vec4 v00000181dc5ab6a0_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v00000181dc5aaa20_0, 0, 5;
    %load/vec4 v00000181dc5ab6a0_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %store/vec4 v00000181dc5aba60_0, 0, 5;
    %load/vec4 v00000181dc5aaa20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000181dc5aa480_0, 0, 7;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %load/vec4 v00000181dc5aba60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.18 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.19 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.20 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.21 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.22 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.23 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.24 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.25 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.26 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.27 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.28 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.29 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.30 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.31 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.32 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.33 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v00000181dc5ab060_0, 0, 7;
    %jmp T_10.35;
T_10.35 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000181dc5244a0;
T_11 ;
    %wait E_00000181dc5a54c0;
    %load/vec4 v00000181dc656470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 316, 0, 11;
    %store/vec4 v00000181dc656a10_0, 0, 11;
    %pushi/vec4 236, 0, 11;
    %store/vec4 v00000181dc655750_0, 0, 11;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000181dc6556b0_0, 0, 3;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000181dc655390_0;
    %addi 1, 0, 22;
    %store/vec4 v00000181dc655390_0, 0, 22;
    %load/vec4 v00000181dc655390_0;
    %cmpi/e 2000000, 0, 22;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000181dc655390_0, 0, 22;
    %load/vec4 v00000181dc6574e0_0;
    %nor/r;
    %load/vec4 v00000181dc655e30_0;
    %nor/r;
    %or;
    %load/vec4 v00000181dc656290_0;
    %nor/r;
    %or;
    %load/vec4 v00000181dc656790_0;
    %nor/r;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v00000181dc6574e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000181dc6556b0_0, 0, 3;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v00000181dc655e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000181dc6556b0_0, 0, 3;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v00000181dc656290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000181dc6556b0_0, 0, 3;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v00000181dc656790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000181dc6556b0_0, 0, 3;
T_11.12 ;
T_11.11 ;
T_11.9 ;
T_11.7 ;
T_11.4 ;
    %load/vec4 v00000181dc6556b0_0;
    %cmpi/ne 7, 0, 3;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v00000181dc6556b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %jmp T_11.20;
T_11.16 ;
    %load/vec4 v00000181dc655750_0;
    %cmpi/u 4, 0, 11;
    %jmp/0xz  T_11.21, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000181dc655750_0, 0, 11;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v00000181dc655750_0;
    %subi 4, 0, 11;
    %store/vec4 v00000181dc655750_0, 0, 11;
T_11.22 ;
    %jmp T_11.20;
T_11.17 ;
    %load/vec4 v00000181dc655750_0;
    %addi 12, 0, 11;
    %cmpi/u 480, 0, 11;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.23, 5;
    %pushi/vec4 472, 0, 11;
    %store/vec4 v00000181dc655750_0, 0, 11;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v00000181dc655750_0;
    %addi 4, 0, 11;
    %store/vec4 v00000181dc655750_0, 0, 11;
T_11.24 ;
    %jmp T_11.20;
T_11.18 ;
    %load/vec4 v00000181dc656a10_0;
    %cmpi/u 4, 0, 11;
    %flag_or 5, 4;
    %jmp/0xz  T_11.25, 5;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000181dc656a10_0, 0, 11;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v00000181dc656a10_0;
    %subi 4, 0, 11;
    %store/vec4 v00000181dc656a10_0, 0, 11;
T_11.26 ;
    %jmp T_11.20;
T_11.19 ;
    %load/vec4 v00000181dc656a10_0;
    %addi 12, 0, 11;
    %cmpi/u 640, 0, 11;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.27, 5;
    %pushi/vec4 632, 0, 11;
    %store/vec4 v00000181dc656a10_0, 0, 11;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v00000181dc656a10_0;
    %addi 4, 0, 11;
    %store/vec4 v00000181dc656a10_0, 0, 11;
T_11.28 ;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000181dc6556b0_0, 0, 3;
T_11.14 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000181dc5244a0;
T_12 ;
    %wait E_00000181dc5a54c0;
    %load/vec4 v00000181dc656470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000181dc657d00_0;
    %store/vec4 v00000181dc6579e0_0, 0, 11;
    %load/vec4 v00000181dc657800_0;
    %store/vec4 v00000181dc657e40_0, 0, 11;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000181dc656830_0;
    %store/vec4 v00000181dc6579e0_0, 0, 11;
    %load/vec4 v00000181dc6559d0_0;
    %store/vec4 v00000181dc657e40_0, 0, 11;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000181dc5244a0;
T_13 ;
    %wait E_00000181dc5a54c0;
    %load/vec4 v00000181dc656470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000181dc655bb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000181dc655430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000181dc656f10_0, 0, 8;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v00000181dc6563d0_0, 0, 22;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000181dc6563d0_0;
    %addi 1, 0, 22;
    %store/vec4 v00000181dc6563d0_0, 0, 22;
    %load/vec4 v00000181dc6563d0_0;
    %cmpi/e 2000000, 0, 22;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v00000181dc655890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000181dc655bb0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000181dc655430_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000181dc656f10_0, 0, 8;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v00000181dc6551b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000181dc655bb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000181dc655430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000181dc656f10_0, 0, 8;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000181dc655bb0_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000181dc655430_0, 4, 6;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000181dc656f10_0, 4, 6;
    %load/vec4 v00000181dc655ed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %pad/s 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000181dc655bb0_0, 4, 1;
    %load/vec4 v00000181dc655b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000181dc655bb0_0, 4, 1;
    %load/vec4 v00000181dc6561f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %pad/s 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000181dc655430_0, 4, 1;
    %load/vec4 v00000181dc656bf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.15, 8;
T_13.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.15, 8;
 ; End of false expr.
    %blend;
T_13.15;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000181dc655430_0, 4, 1;
    %load/vec4 v00000181dc656650_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.17, 8;
T_13.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.17, 8;
 ; End of false expr.
    %blend;
T_13.17;
    %pad/s 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000181dc656f10_0, 4, 1;
    %load/vec4 v00000181dc6554d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.19, 8;
T_13.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.19, 8;
 ; End of false expr.
    %blend;
T_13.19;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000181dc656f10_0, 4, 1;
T_13.7 ;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\main.v";
    ".\buffer.v";
    ".\display.v";
    ".\pinta_cursor.v";
    ".\zera_buffer.v";
    ".\vga.v";
