<?xml version="1.0" encoding="utf-8"?>

<part_info part_name="xcu250-figd2104-2L-e"> 
  <pins> 
    <pin index="0" name="default_50mhz_clk0" iostandard="LVCMOS18" loc="AA28"/>  
    <pin index="1" name="default_200mhz_clk1_p" iostandard="LVDS" loc="AH27" dqs_bias="TRUE"/>  
    <pin index="2" name="default_200mhz_clk1_n" iostandard="LVDS" loc="AH28" dqs_bias="TRUE"/>  
    <pin index="3" name="default_200mhz_clk2_p" iostandard="LVDS" loc="G25" dqs_bias="TRUE"/>  
    <pin index="4" name="default_200mhz_clk2_n" iostandard="LVDS" loc="G26" dqs_bias="TRUE"/>  
    <pin index="5" name="IIC_SCL_LM73" iostandard="LVCMOS18" loc="N24" drive="8" slew="SLOW"/>  
    <pin index="6" name="IIC_SDA_LM73" iostandard="LVCMOS18" loc="N25" drive="8" slew="SLOW"/>  
    <pin index="7" name="IIC_SCL_PCIE" iostandard="LVCMOS18" loc="R26" drive="8" slew="SLOW"/>  
    <pin index="8" name="IIC_SDA_PCIE" iostandard="LVCMOS18" loc="R27" drive="8" slew="SLOW"/>  
    <pin index="9" name="SW_RESET" iostandard="LVCMOS18" loc="R28"/>  
    <pin index="10" name="GPIO_LED_R" iostandard="LVCMOS18" loc="P30" drive="8" slew="SLOW"/>  
    <pin index="11" name="GPIO_LED_G" iostandard="LVCMOS18" loc="M30" drive="8" slew="SLOW"/>  
    <pin index="12" name="GPIO_LED_Y" iostandard="LVCMOS18" loc="N30" drive="8" slew="SLOW"/>  
    <pin index="13" name="pcie_mgt_clkn" loc="J7"/>  
    <pin index="14" name="pcie_mgt_clkp" loc="J8"/>  
    <pin index="15" name="pcie_rx0_n" loc="H5"/>  
    <pin index="16" name="pcie_rx1_n" loc="J3"/>  
    <pin index="17" name="pcie_rx2_n" loc="K5"/>  
    <pin index="18" name="pcie_rx3_n" loc="L3"/>  
    <pin index="19" name="pcie_rx4_n" loc="M5"/>  
    <pin index="20" name="pcie_rx5_n" loc="P5"/>  
    <pin index="21" name="pcie_rx6_n" loc="R3"/>  
    <pin index="22" name="pcie_rx7_n" loc="T5"/>  
    <pin index="23" name="pcie_rx0_p" loc="H6"/>  
    <pin index="24" name="pcie_rx1_p" loc="J4"/>  
    <pin index="25" name="pcie_rx2_p" loc="K6"/>  
    <pin index="26" name="pcie_rx3_p" loc="L4"/>  
    <pin index="27" name="pcie_rx4_p" loc="M6"/>  
    <pin index="28" name="pcie_rx5_p" loc="P6"/>  
    <pin index="29" name="pcie_rx6_p" loc="R4"/>  
    <pin index="30" name="pcie_rx7_p" loc="T6"/>  
    <pin index="31" name="pcie_tx0_n" loc="F1"/>  
    <pin index="32" name="pcie_tx1_n" loc="H1"/>  
    <pin index="33" name="pcie_tx2_n" loc="K1"/>  
    <pin index="34" name="pcie_tx3_n" loc="M1"/>  
    <pin index="35" name="pcie_tx4_n" loc="N3"/>  
    <pin index="36" name="pcie_tx5_n" loc="P1"/>  
    <pin index="37" name="pcie_tx6_n" loc="T1"/>  
    <pin index="38" name="pcie_tx7_n" loc="U3"/>  
    <pin index="39" name="pcie_tx0_p" loc="F2"/>  
    <pin index="40" name="pcie_tx1_p" loc="H2"/>  
    <pin index="41" name="pcie_tx2_p" loc="K2"/>  
    <pin index="42" name="pcie_tx3_p" loc="M2"/>  
    <pin index="43" name="pcie_tx4_p" loc="N4"/>  
    <pin index="44" name="pcie_tx5_p" loc="P2"/>  
    <pin index="45" name="pcie_tx6_p" loc="T2"/>  
    <pin index="46" name="pcie_tx7_p" loc="U4"/>  
    <pin index="47" name="pcie_perstn_rst" iostandard="LVCMOS18" loc="Y26"/> 
    <pin index="48" name ="linear_flash_addr_1" iostandard="LVCMOS18" loc="AD26"/>
    <pin index="49" name ="linear_flash_addr_2" iostandard="LVCMOS18" loc="AC25"/>
    <pin index="50" name ="linear_flash_addr_3" iostandard="LVCMOS18" loc="AC29"/>
    <pin index="51" name ="linear_flash_addr_4" iostandard="LVCMOS18" loc="AC28"/>
    <pin index="52" name ="linear_flash_addr_5" iostandard="LVCMOS18" loc="AD27"/>
    <pin index="53" name ="linear_flash_addr_6" iostandard="LVCMOS18" loc="AC27"/>
    <pin index="54" name ="linear_flash_addr_7" iostandard="LVCMOS18" loc="AB25"/>
    <pin index="55" name ="linear_flash_addr_8" iostandard="LVCMOS18" loc="AB28"/>
    <pin index="56" name ="linear_flash_addr_9" iostandard="LVCMOS18" loc="AB27"/>
    <pin index="57" name ="linear_flash_addr_10" iostandard="LVCMOS18" loc="AB26"/>
    <pin index="58" name ="linear_flash_addr_11" iostandard="LVCMOS18" loc="AA26"/>
    <pin index="59" name ="linear_flash_addr_12" iostandard="LVCMOS18" loc="AA31"/>
    <pin index="60" name ="linear_flash_addr_13" iostandard="LVCMOS18" loc="AA30"/>
    <pin index="61" name ="linear_flash_addr_14" iostandard="LVCMOS18" loc="AB33"/>
    <pin index="62" name ="linear_flash_addr_15" iostandard="LVCMOS18" loc="AB32"/>
    <pin index="63" name ="linear_flash_addr_16" iostandard="LVCMOS18" loc="Y32"/>
    <pin index="64" name ="linear_flash_addr_17" iostandard="LVCMOS18" loc="P32"/>
    <pin index="65" name ="linear_flash_addr_18" iostandard="LVCMOS18" loc="R32"/>
    <pin index="66" name ="linear_flash_addr_19" iostandard="LVCMOS18" loc="U33"/>
    <pin index="67" name ="linear_flash_addr_20" iostandard="LVCMOS18" loc="T31"/>
    <pin index="68" name ="linear_flash_addr_21" iostandard="LVCMOS18" loc="T30"/>
    <pin index="69" name ="linear_flash_addr_22" iostandard="LVCMOS18" loc="U31"/>
    <pin index="70" name ="linear_flash_addr_23" iostandard="LVCMOS18" loc="U30"/>
    <pin index="71" name ="linear_flash_addr_24" iostandard="LVCMOS18" loc="N34"/>
    <pin index="72" name ="linear_flash_addr_25" iostandard="LVCMOS18" loc="P34"/>
    <pin index="73" name ="linear_flash_adv_ldn" iostandard="LVCMOS18" loc="M31"/>
    <pin index="74" name ="linear_flash_ce_n" iostandard="LVCMOS18" loc="AB31"/>
    <pin index="75" name ="linear_flash_dq_i_0" iostandard="LVCMOS18" loc="AA33"/>
    <pin index="76" name ="linear_flash_dq_i_1" iostandard="LVCMOS18" loc="AA34"/>
    <pin index="77" name ="linear_flash_dq_i_2" iostandard="LVCMOS18" loc="Y33"/>
    <pin index="78" name ="linear_flash_dq_i_3" iostandard="LVCMOS18" loc="Y34"/>
    <pin index="79" name ="linear_flash_dq_i_4" iostandard="LVCMOS18" loc="V32"/>
    <pin index="80" name ="linear_flash_dq_i_5" iostandard="LVCMOS18" loc="V33"/>
    <pin index="81" name ="linear_flash_dq_i_6" iostandard="LVCMOS18" loc="W31"/>
    <pin index="82" name ="linear_flash_dq_i_7" iostandard="LVCMOS18" loc="W32"/>
    <pin index="83" name ="linear_flash_dq_i_8" iostandard="LVCMOS18" loc="W30"/>
    <pin index="84" name ="linear_flash_dq_i_9" iostandard="LVCMOS18" loc="V25"/>
    <pin index="85" name ="linear_flash_dq_i_10" iostandard="LVCMOS18" loc="W25"/>
    <pin index="86" name ="linear_flash_dq_i_11" iostandard="LVCMOS18" loc="V29"/>
    <pin index="87" name ="linear_flash_dq_i_12" iostandard="LVCMOS18" loc="W29"/>
    <pin index="88" name ="linear_flash_dq_i_13" iostandard="LVCMOS18" loc="V28"/>
    <pin index="89" name ="linear_flash_dq_i_14" iostandard="LVCMOS18" loc="W24"/>
    <pin index="90" name ="linear_flash_dq_i_15" iostandard="LVCMOS18" loc="Y24"/>
    <pin index="91" name ="linear_flash_oen" iostandard="LVCMOS18" loc="T33"/>
    <pin index="92" name ="linear_flash_wen" iostandard="LVCMOS18" loc="T34"/>
  </pins> 
</part_info>
