
`timescale 1ns / 1ns

module test;



reg  Clk;

wire [3:0]  Q;

reg [3:0]  D;



fourreg top(Q, Clk, D); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/grads/a/acoskuner500/ecen714/fourreg_run1/testfixture.verilog file
`include "/home/grads/a/acoskuner500/ecen714/fourreg_run1/testfixture.verilog"

`endif

endmodule 
