verilog work "HALF_ADDER.v"
verilog work "FULL_ADDER.v"
verilog work "multiplier_3_3_6_BIT.v"
verilog work "adder_3_6_6_BITS.v"
verilog work "multiplier_6_3_3_12_BITS.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
