Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Sep 19 11:20:02 2025
| Host         : Chloes_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab_1b_top_level_timing_summary_routed.rpt -pb lab_1b_top_level_timing_summary_routed.pb -rpx lab_1b_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_1b_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.491        0.000                      0                   21        0.242        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.491        0.000                      0                   21        0.242        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.828ns (23.799%)  route 2.651ns (76.201%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/Q
                         net (fo=3, routed)           1.280     6.877    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.001 f  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7/O
                         net (fo=2, routed)           0.796     7.797    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.921 f  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_3/O
                         net (fo=1, routed)           0.575     8.496    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_3_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.620 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1/O
                         net (fo=1, routed)           0.000     8.620    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.029    15.112    SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.304ns  (logic 0.828ns (25.063%)  route 2.476ns (74.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/Q
                         net (fo=3, routed)           1.280     6.877    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.001 f  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7/O
                         net (fo=2, routed)           0.595     7.596    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.720 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2/O
                         net (fo=4, routed)           0.601     8.321    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.445 r  SEVEN_SEG/DIGIT_SELECTOR/q[0]_i_1/O
                         net (fo=1, routed)           0.000     8.445    SEVEN_SEG/DIGIT_SELECTOR/q[0]_i_1_n_0
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.843    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDSE (Setup_fdse_C_D)        0.031    15.099    SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  6.654    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.822ns (24.957%)  route 2.472ns (75.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/Q
                         net (fo=3, routed)           1.280     6.877    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.001 f  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7/O
                         net (fo=2, routed)           0.595     7.596    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.720 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2/O
                         net (fo=4, routed)           0.597     8.317    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.118     8.435 r  SEVEN_SEG/DIGIT_SELECTOR/q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.435    SEVEN_SEG/DIGIT_SELECTOR/q[2]_i_1_n_0
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.843    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDSE (Setup_fdse_C_D)        0.047    15.115    SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.823ns (24.949%)  route 2.476ns (75.051%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.141    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]/Q
                         net (fo=3, routed)           1.280     6.877    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.001 f  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7/O
                         net (fo=2, routed)           0.595     7.596    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_7_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.720 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2/O
                         net (fo=4, routed)           0.601     8.321    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_2_n_0
    SLICE_X62Y24         LUT3 (Prop_lut3_I2_O)        0.119     8.440 r  SEVEN_SEG/DIGIT_SELECTOR/q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.440    SEVEN_SEG/DIGIT_SELECTOR/q[1]_i_1_n_0
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502    14.843    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDSE (Setup_fdse_C_D)        0.075    15.143    SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.543ns (66.793%)  route 0.767ns (33.207%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/Q
                         net (fo=3, routed)           0.767     6.368    SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.890 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.890    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.455 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.455    SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]_i_1_n_7
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501    14.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.062    15.143    SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 1.540ns (66.750%)  route 0.767ns (33.250%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/Q
                         net (fo=3, routed)           0.767     6.368    SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.890 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.890    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.452 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.452    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_6
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)        0.062    15.145    SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -7.452    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.519ns (66.445%)  route 0.767ns (33.555%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/Q
                         net (fo=3, routed)           0.767     6.368    SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.890 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.890    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.431 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.431    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_4
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)        0.062    15.145    SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.445ns (65.322%)  route 0.767ns (34.678%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/Q
                         net (fo=3, routed)           0.767     6.368    SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.890 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.890    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.357 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.357    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_5
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)        0.062    15.145    SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -7.357    
  -------------------------------------------------------------------
                         slack                                  7.788    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.429ns (65.070%)  route 0.767ns (34.931%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/Q
                         net (fo=3, routed)           0.767     6.368    SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.890 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.890    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.118 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.118    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.341 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.341    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]_i_1_n_7
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)        0.062    15.145    SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.808ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 1.426ns (65.022%)  route 0.767ns (34.978%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.624     5.145    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/Q
                         net (fo=3, routed)           0.767     6.368    SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.890 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.890    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.004 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.004    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.338 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.338    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_6
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.845    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDRE (Setup_fdre_C_D)        0.062    15.146    SEVEN_SEG/DIGIT_SELECTOR/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.338    
  -------------------------------------------------------------------
                         slack                                  7.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.795%)  route 0.180ns (49.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.180     1.786    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.849     1.976    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.091     1.589    SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.676%)  route 0.209ns (53.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.209     1.815    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.042     1.857 r  SEVEN_SEG/DIGIT_SELECTOR/q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    SEVEN_SEG/DIGIT_SELECTOR/q[2]_i_1_n_0
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.977    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDSE (Hold_fdse_C_D)         0.105     1.570    SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.690%)  route 0.144ns (36.310%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.467    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/Q
                         net (fo=3, routed)           0.144     1.752    SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_5
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     1.978    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.285ns (66.485%)  route 0.144ns (33.515%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.467    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/Q
                         net (fo=3, routed)           0.144     1.752    SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.896 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    SEVEN_SEG/DIGIT_SELECTOR/count_reg[8]_i_1_n_4
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     1.978    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.184ns (42.606%)  route 0.248ns (57.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          0.248     1.854    SEVEN_SEG/DIGIT_SELECTOR/digit_select[0]
    SLICE_X62Y24         LUT3 (Prop_lut3_I1_O)        0.043     1.897 r  SEVEN_SEG/DIGIT_SELECTOR/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.897    SEVEN_SEG/DIGIT_SELECTOR/q[1]_i_1_n_0
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.977    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDSE (Hold_fdse_C_D)         0.107     1.572    SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.794    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]
    SLICE_X58Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  SEVEN_SEG/DIGIT_SELECTOR/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.839    SEVEN_SEG/DIGIT_SELECTOR/count[0]_i_2_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.909 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_7
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.467    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/Q
                         net (fo=2, routed)           0.192     1.800    SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.910 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]_i_1_n_6
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     1.979    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.652%)  route 0.192ns (43.348%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/Q
                         net (fo=3, routed)           0.192     1.801    SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.911 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.911    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_6
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.464    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/Q
                         net (fo=3, routed)           0.187     1.792    SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]
    SLICE_X58Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]_i_1_n_7
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.975    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.074%)  route 0.195ns (43.926%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.585     1.468    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/Q
                         net (fo=3, routed)           0.195     1.804    SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.912 r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]_i_1_n_4
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y22   SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.950ns  (logic 5.824ns (44.977%)  route 7.125ns (55.023%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  switches_inputs_IBUF[1]_inst/O
                         net (fo=2, routed)           3.636     5.097    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[1]
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.221 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.977     6.198    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.150     6.348 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.716     7.064    SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_2_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.352     7.416 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.797     9.213    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.737    12.950 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.950    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[3]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.923ns  (logic 5.585ns (43.218%)  route 7.338ns (56.782%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  switches_inputs[3] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  switches_inputs_IBUF[3]_inst/O
                         net (fo=2, routed)           3.366     4.815    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[3]
    SLICE_X59Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.939 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.886     5.824    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.016     6.964    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.154     7.118 r  SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.070     9.188    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    12.923 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.923    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.630ns  (logic 5.581ns (44.189%)  route 7.049ns (55.811%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  switches_inputs_IBUF[1]_inst/O
                         net (fo=2, routed)           3.636     5.097    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[1]
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.221 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.977     6.198    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I4_O)        0.150     6.348 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.716     7.064    SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_2_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.326     7.390 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.721     9.111    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.630 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.630    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.600ns  (logic 5.574ns (44.238%)  route 7.026ns (55.762%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  switches_inputs_IBUF[1]_inst/O
                         net (fo=2, routed)           3.636     5.097    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[1]
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.221 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.727     5.948    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.072 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.965     7.038    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.152     7.190 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.698     8.888    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.600 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.600    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.500ns  (logic 5.369ns (42.950%)  route 7.131ns (57.050%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  switches_inputs_IBUF[1]_inst/O
                         net (fo=2, routed)           3.636     5.097    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[1]
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.221 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.727     5.948    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.072 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.965     7.038    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.162 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.803     8.965    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.500 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.500    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[3]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.452ns  (logic 5.325ns (42.762%)  route 7.127ns (57.238%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switches_inputs[3] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  switches_inputs_IBUF[3]_inst/O
                         net (fo=2, routed)           3.366     4.815    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[3]
    SLICE_X59Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.939 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.886     5.824    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.948 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.016     6.964    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.088 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.860     8.948    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.452 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.452    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.272ns  (logic 5.368ns (43.746%)  route 6.903ns (56.254%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=2, routed)           3.636     5.097    SEVEN_SEG/DIGIT_SELECTOR/led_OBUF[1]
    SLICE_X59Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.221 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.727     5.948    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_8_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.072 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.733     6.806    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.124     6.930 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807     8.737    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.272 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.272    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.415ns  (logic 4.959ns (47.610%)  route 5.456ns (52.390%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches_inputs[8] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_inputs_IBUF[8]_inst/O
                         net (fo=3, routed)           5.456     6.911    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.415 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.415    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.987ns (61.602%)  route 3.108ns (38.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  switches_inputs[12] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  switches_inputs_IBUF[12]_inst/O
                         net (fo=2, routed)           3.108     4.577    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.095 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.095    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 4.978ns (61.909%)  route 3.063ns (38.091%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=2, routed)           3.063     4.519    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.040 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.040    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.425ns (75.486%)  route 0.463ns (24.514%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  switches_inputs_IBUF[6]_inst/O
                         net (fo=2, routed)           0.463     0.681    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.888 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.888    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches_inputs[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  switches_inputs_IBUF[5]_inst/O
                         net (fo=2, routed)           0.440     0.674    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=2, routed)           0.465     0.686    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.430ns (75.489%)  route 0.464ns (24.511%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=3, routed)           0.464     0.685    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.894 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.894    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.429ns (75.438%)  route 0.465ns (24.562%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=2, routed)           0.465     0.692    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.894 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.894    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.601%)  route 0.486ns (25.399%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switches_inputs[3] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switches_inputs_IBUF[3]_inst/O
                         net (fo=2, routed)           0.486     0.702    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.434ns (74.696%)  route 0.486ns (25.304%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=2, routed)           0.486     0.718    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.920 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.920    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           0.494     0.713    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.452ns (74.706%)  route 0.492ns (25.294%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches_inputs[10] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  switches_inputs_IBUF[10]_inst/O
                         net (fo=2, routed)           0.492     0.718    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.944 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.944    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.437ns (72.083%)  route 0.556ns (27.917%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches_inputs[11] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_inputs_IBUF[11]_inst/O
                         net (fo=2, routed)           0.556     0.788    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.993 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.993    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 4.727ns (48.268%)  route 5.067ns (51.732%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.419     5.558 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=11, routed)          1.095     6.653    SEVEN_SEG/DIGIT_SELECTOR/digit_select[1]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.296     6.949 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.886     7.835    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.959 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.016     8.975    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.154     9.129 r  SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.070    11.199    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    14.933 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    14.933    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 4.728ns (49.599%)  route 4.805ns (50.401%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.419     5.558 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=11, routed)          1.095     6.653    SEVEN_SEG/DIGIT_SELECTOR/digit_select[1]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.296     6.949 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.886     7.835    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.959 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.027     8.986    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.152     9.138 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.797    10.935    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.737    14.672 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    14.672    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.324ns  (logic 4.467ns (47.914%)  route 4.856ns (52.086%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.419     5.558 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=11, routed)          1.095     6.653    SEVEN_SEG/DIGIT_SELECTOR/digit_select[1]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.296     6.949 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.886     7.835    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.959 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.016     8.975    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.124     9.099 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.860    10.959    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.463 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    14.463    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.211ns  (logic 4.483ns (48.667%)  route 4.728ns (51.333%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.419     5.558 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=11, routed)          1.095     6.653    SEVEN_SEG/DIGIT_SELECTOR/digit_select[1]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.296     6.949 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.886     7.835    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_6_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.124     7.959 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.027     8.986    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_2_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.124     9.110 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.721    10.831    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.351 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    14.351    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.176ns  (logic 4.569ns (49.789%)  route 4.607ns (50.211%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.868     6.463    SEVEN_SEG/DIGIT_MUX/d[1]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.587 f  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=7, routed)           1.076     7.664    SEVEN_SEG/DIGIT_SELECTOR/CE
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.965     8.753    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.152     8.905 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.698    10.603    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.315 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    14.315    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.076ns  (logic 4.364ns (48.077%)  route 4.713ns (51.923%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.868     6.463    SEVEN_SEG/DIGIT_MUX/d[1]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.587 f  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=7, routed)           1.076     7.664    SEVEN_SEG/DIGIT_SELECTOR/CE
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.788 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.965     8.753    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.124     8.877 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.803    10.680    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.215 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    14.215    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 4.363ns (49.314%)  route 4.485ns (50.686%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.868     6.463    SEVEN_SEG/DIGIT_MUX/d[1]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=7, routed)           1.076     7.664    SEVEN_SEG/DIGIT_SELECTOR/CE
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.788 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.733     8.521    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.124     8.645 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.807    10.452    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.987 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    13.987    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.230ns  (logic 4.311ns (59.629%)  route 2.919ns (40.371%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          0.986     6.581    SEVEN_SEG/DIGIT_SELECTOR/digit_select[0]
    SLICE_X59Y23         LUT1 (Prop_lut1_I0_O)        0.150     6.731 r  SEVEN_SEG/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.933     8.664    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.369 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000    12.369    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.780ns  (logic 4.331ns (63.879%)  route 2.449ns (36.121%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.704     6.299    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.150     6.449 r  SEVEN_SEG/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.745     8.194    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.725    11.919 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000    11.919    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 4.090ns (60.596%)  route 2.660ns (39.404%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.619     5.140    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           0.792     6.388    SEVEN_SEG/DIGIT_SELECTOR/d[0]
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.512 r  SEVEN_SEG/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.868     8.380    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.890 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000    11.890    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.426ns (68.067%)  route 0.669ns (31.933%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.128     1.593 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=11, routed)          0.269     1.862    SEVEN_SEG/DIGIT_SELECTOR/digit_select[1]
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.098     1.960 r  SEVEN_SEG/DIGIT_SELECTOR/AN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.400     2.360    AN2_OBUF
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.561 r  AN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.561    AN2
    U4                                                                r  AN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.469ns (68.774%)  route 0.667ns (31.226%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.280     1.886    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X62Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.928 r  SEVEN_SEG/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.387     2.315    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.601 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000     3.601    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.397ns (64.960%)  route 0.754ns (35.040%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           0.320     1.926    SEVEN_SEG/DIGIT_SELECTOR/d[0]
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.971 r  SEVEN_SEG/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.434     2.405    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.616 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000     3.616    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.452ns (65.460%)  route 0.766ns (34.540%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           0.152     1.758    SEVEN_SEG/DIGIT_MUX/d[0]
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.803 f  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=7, routed)           0.268     2.072    SEVEN_SEG/DIGIT_SELECTOR/CE
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.045     2.117 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.346     2.462    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.683 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.683    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.467ns (66.061%)  route 0.754ns (33.939%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           0.152     1.758    SEVEN_SEG/DIGIT_MUX/d[0]
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.803 f  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=7, routed)           0.232     2.035    SEVEN_SEG/DIGIT_SELECTOR/CE
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.045     2.080 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.370     2.450    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.686 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.686    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.467ns (64.415%)  route 0.811ns (35.585%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.202     1.808    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.222     2.076    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.121 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.386     2.507    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.743 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.743    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.508ns (66.123%)  route 0.772ns (33.877%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.202     1.808    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.222     2.076    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I1_O)        0.048     2.124 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.348     2.472    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.745 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.745    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.453ns (63.433%)  route 0.838ns (36.567%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=10, routed)          0.376     1.982    SEVEN_SEG/DIGIT_SELECTOR/digit_select[0]
    SLICE_X59Y23         LUT1 (Prop_lut1_I0_O)        0.046     2.028 r  SEVEN_SEG/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.462     2.490    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.756 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.756    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.437ns (62.628%)  route 0.857ns (37.372%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=10, routed)          0.202     1.808    SEVEN_SEG/DIGIT_SELECTOR/d[1]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.242     2.096    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.141 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.413     2.553    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.759 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.759    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.526ns (65.597%)  route 0.800ns (34.403%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           0.152     1.758    SEVEN_SEG/DIGIT_MUX/d[0]
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.803 r  SEVEN_SEG/DIGIT_MUX/time_digit/O
                         net (fo=7, routed)           0.268     2.072    SEVEN_SEG/DIGIT_SELECTOR/CE
    SLICE_X63Y23         LUT5 (Prop_lut5_I4_O)        0.043     2.115 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.380     2.494    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.297     3.792 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     3.792    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.635ns  (logic 1.565ns (27.779%)  route 4.070ns (72.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          4.070     5.511    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     5.635 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1/O
                         net (fo=1, routed)           0.000     5.635    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.063ns  (logic 1.441ns (28.466%)  route 3.622ns (71.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.622     5.063    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502     4.843    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.063ns  (logic 1.441ns (28.466%)  route 3.622ns (71.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.622     5.063    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502     4.843    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.063ns  (logic 1.441ns (28.466%)  route 3.622ns (71.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.622     5.063    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502     4.843    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 1.441ns (30.181%)  route 3.334ns (69.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.334     4.775    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     4.842    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 1.441ns (31.149%)  route 3.186ns (68.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.186     4.627    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 1.441ns (31.149%)  route 3.186ns (68.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.186     4.627    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 1.441ns (31.149%)  route 3.186ns (68.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.186     4.627    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 1.441ns (31.149%)  route 3.186ns (68.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.186     4.627    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503     4.844    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.441ns (32.180%)  route 3.038ns (67.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=21, routed)          3.038     4.479    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504     4.845    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.210ns (13.229%)  route 1.374ns (86.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.374     1.584    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     1.979    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.210ns (13.229%)  route 1.374ns (86.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.374     1.584    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     1.979    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.210ns (13.229%)  route 1.374ns (86.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.374     1.584    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     1.979    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.210ns (13.229%)  route 1.374ns (86.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.374     1.584    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     1.979    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.416     1.626    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.416     1.626    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.416     1.626    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.210ns (12.888%)  route 1.416ns (87.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.416     1.626    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     1.980    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.210ns (12.721%)  route 1.438ns (87.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.438     1.647    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     1.978    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.210ns (12.721%)  route 1.438ns (87.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=21, routed)          1.438     1.647    SEVEN_SEG/DIGIT_SELECTOR/reset_IBUF
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     1.978    SEVEN_SEG/DIGIT_SELECTOR/clk_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/count_reg[11]/C





