{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681934840821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681934840821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 17:07:20 2023 " "Processing started: Wed Apr 19 17:07:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681934840821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934840821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off letreiro -c letreiro " "Command: quartus_map --read_settings_files=on --write_settings_files=off letreiro -c letreiro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934840821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681934840934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681934840934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letreiro.v 1 1 " "Found 1 design units, including 1 entities, in source file letreiro.v" { { "Info" "ISGN_ENTITY_NAME" "1 letreiro " "Found entity 1: letreiro" {  } { { "letreiro.v" "" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorDeFrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorDeFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrequencia " "Found entity 1: DivisorDeFrequencia" {  } { { "DivisorDeFrequencia.v" "" { Text "/home/aluno/Documentos/letreiro/DivisorDeFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorL1.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorL1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL1 " "Found entity 1: RegistradorL1" {  } { { "RegistradorL1.v" "" { Text "/home/aluno/Documentos/letreiro/RegistradorL1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorL2.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorL2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL2 " "Found entity 1: RegistradorL2" {  } { { "RegistradorL2.v" "" { Text "/home/aluno/Documentos/letreiro/RegistradorL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorL3.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorL3.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL3 " "Found entity 1: RegistradorL3" {  } { { "RegistradorL3.v" "" { Text "/home/aluno/Documentos/letreiro/RegistradorL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorL4.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorL4.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL4 " "Found entity 1: RegistradorL4" {  } { { "RegistradorL4.v" "" { Text "/home/aluno/Documentos/letreiro/RegistradorL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorL5.v 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorL5.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL5 " "Found entity 1: RegistradorL5" {  } { { "RegistradorL5.v" "" { Text "/home/aluno/Documentos/letreiro/RegistradorL5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipflopD.v 1 1 " "Found 1 design units, including 1 entities, in source file FlipflopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopD " "Found entity 1: FlipflopD" {  } { { "FlipflopD.v" "" { Text "/home/aluno/Documentos/letreiro/FlipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.v" "" { Text "/home/aluno/Documentos/letreiro/Multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MatrizDeLEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file MatrizDeLEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizDeLEDs " "Found entity 1: MatrizDeLEDs" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "/home/aluno/Documentos/letreiro/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file FlipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopT " "Found entity 1: FlipflopT" {  } { { "FlipflopT.v" "" { Text "/home/aluno/Documentos/letreiro/FlipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUXParaColuna.v 1 1 " "Found 1 design units, including 1 entities, in source file MUXParaColuna.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXParaColuna " "Found entity 1: MUXParaColuna" {  } { { "MUXParaColuna.v" "" { Text "/home/aluno/Documentos/letreiro/MUXParaColuna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.v 1 1 " "Found 1 design units, including 1 entities, in source file FFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "/home/aluno/Documentos/letreiro/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorDeFrequencia2.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorDeFrequencia2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrequencia2 " "Found entity 1: DivisorDeFrequencia2" {  } { { "DivisorDeFrequencia2.v" "" { Text "/home/aluno/Documentos/letreiro/DivisorDeFrequencia2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "/home/aluno/Documentos/letreiro/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681934845884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934845884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "letreiro " "Elaborating entity \"letreiro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681934845919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst\"" {  } { { "letreiro.v" "inst" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 divisor.v(12) " "Verilog HDL assignment warning at divisor.v(12): truncated value with size 32 to match size of target (27)" {  } { { "divisor.v" "" { Text "/home/aluno/Documentos/letreiro/divisor.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681934845924 "|letreiro|divisor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL1 RegistradorL1:instL1 " "Elaborating entity \"RegistradorL1\" for hierarchy \"RegistradorL1:instL1\"" {  } { { "letreiro.v" "instL1" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopD RegistradorL1:instL1\|FlipflopD:inst1 " "Elaborating entity \"FlipflopD\" for hierarchy \"RegistradorL1:instL1\|FlipflopD:inst1\"" {  } { { "RegistradorL1.v" "inst1" { Text "/home/aluno/Documentos/letreiro/RegistradorL1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador RegistradorL1:instL1\|FlipflopD:inst1\|Multiplexador:mux " "Elaborating entity \"Multiplexador\" for hierarchy \"RegistradorL1:instL1\|FlipflopD:inst1\|Multiplexador:mux\"" {  } { { "FlipflopD.v" "mux" { Text "/home/aluno/Documentos/letreiro/FlipflopD.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL2 RegistradorL2:instL2 " "Elaborating entity \"RegistradorL2\" for hierarchy \"RegistradorL2:instL2\"" {  } { { "letreiro.v" "instL2" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL3 RegistradorL3:instL3 " "Elaborating entity \"RegistradorL3\" for hierarchy \"RegistradorL3:instL3\"" {  } { { "letreiro.v" "instL3" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL4 RegistradorL4:instL4 " "Elaborating entity \"RegistradorL4\" for hierarchy \"RegistradorL4:instL4\"" {  } { { "letreiro.v" "instL4" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL5 RegistradorL5:instL5 " "Elaborating entity \"RegistradorL5\" for hierarchy \"RegistradorL5:instL5\"" {  } { { "letreiro.v" "instL5" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrizDeLEDs MatrizDeLEDs:inst1 " "Elaborating entity \"MatrizDeLEDs\" for hierarchy \"MatrizDeLEDs:inst1\"" {  } { { "letreiro.v" "inst1" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845944 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(32) " "Verilog HDL warning at MatrizDeLEDs.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1681934845944 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(33) " "Verilog HDL warning at MatrizDeLEDs.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1681934845944 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(34) " "Verilog HDL warning at MatrizDeLEDs.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1681934845944 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(35) " "Verilog HDL warning at MatrizDeLEDs.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1681934845944 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(36) " "Verilog HDL warning at MatrizDeLEDs.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1681934845944 "|letreiro|MatrizDeLEDs:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador MatrizDeLEDs:inst1\|Contador:inst1 " "Elaborating entity \"Contador\" for hierarchy \"MatrizDeLEDs:inst1\|Contador:inst1\"" {  } { { "MatrizDeLEDs.v" "inst1" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopT MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1 " "Elaborating entity \"FlipflopT\" for hierarchy \"MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\"" {  } { { "Contador.v" "inst1" { Text "/home/aluno/Documentos/letreiro/Contador.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXParaColuna MatrizDeLEDs:inst1\|MUXParaColuna:SaidaC1 " "Elaborating entity \"MUXParaColuna\" for hierarchy \"MatrizDeLEDs:inst1\|MUXParaColuna:SaidaC1\"" {  } { { "MatrizDeLEDs.v" "SaidaC1" { Text "/home/aluno/Documentos/letreiro/MatrizDeLEDs.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681934845945 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "83 " "83 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681934846201 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681934846246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681934846250 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681934846250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681934846250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681934846250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681934846279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 17:07:26 2023 " "Processing ended: Wed Apr 19 17:07:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681934846279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681934846279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681934846279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681934846279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1681934846869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681934846869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 17:07:26 2023 " "Processing started: Wed Apr 19 17:07:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681934846869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681934846869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off letreiro -c letreiro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off letreiro -c letreiro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681934846869 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681934846897 ""}
{ "Info" "0" "" "Project  = letreiro" {  } {  } 0 0 "Project  = letreiro" 0 0 "Fitter" 0 0 1681934846897 ""}
{ "Info" "0" "" "Revision = letreiro" {  } {  } 0 0 "Revision = letreiro" 0 0 "Fitter" 0 0 1681934846897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1681934846954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1681934846954 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "letreiro EPM240T100C5 " "Selected device EPM240T100C5 for design \"letreiro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681934846956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681934847007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681934847007 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681934847031 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1681934847033 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681934847062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681934847062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681934847062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681934847062 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1681934847062 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1681934847062 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "letreiro.sdc " "Synopsys Design Constraints File file not found: 'letreiro.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1681934847090 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1681934847091 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1681934847093 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1681934847093 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681934847093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681934847093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681934847093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:inst\|count\[5\] " "   1.000 divisor:inst\|count\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681934847093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:inst\|count\[14\] " "   1.000 divisor:inst\|count\[14\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681934847093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q " "   1.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681934847093 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q " "   1.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1681934847093 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1681934847093 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681934847097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681934847097 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1681934847099 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "letreiro.v" "" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 14 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1681934847104 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor:inst\|count\[14\] Global clock " "Automatically promoted some destinations of signal \"divisor:inst\|count\[14\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rele " "Destination \"rele\" may be non-global or may not use global clock" {  } { { "letreiro.v" "" { Text "/home/aluno/Documentos/letreiro/letreiro.v" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1681934847104 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor:inst\|Add0~0 " "Destination \"divisor:inst\|Add0~0\" may be non-global or may not use global clock" {  } { { "divisor.v" "" { Text "/home/aluno/Documentos/letreiro/divisor.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1681934847104 ""}  } { { "divisor.v" "" { Text "/home/aluno/Documentos/letreiro/divisor.v" 11 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1681934847104 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1681934847104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1681934847105 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1681934847115 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1681934847122 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1681934847123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1681934847123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681934847123 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681934847127 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1681934847129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681934847200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681934847269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681934847271 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681934847529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681934847529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681934847542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/letreiro/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1681934847613 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681934847613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1681934847657 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681934847657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681934847657 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1681934847667 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681934847672 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1681934847677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/letreiro/output_files/letreiro.fit.smsg " "Generated suppressed messages file /home/aluno/Documentos/letreiro/output_files/letreiro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681934847693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681934847703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 17:07:27 2023 " "Processing ended: Wed Apr 19 17:07:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681934847703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681934847703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681934847703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681934847703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681934848323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681934848324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 17:07:28 2023 " "Processing started: Wed Apr 19 17:07:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681934848324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681934848324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off letreiro -c letreiro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off letreiro -c letreiro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681934848324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1681934848442 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1681934848455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681934848456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681934848499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 17:07:28 2023 " "Processing ended: Wed Apr 19 17:07:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681934848499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681934848499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681934848499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681934848499 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681934848591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681934849062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681934849062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 17:07:28 2023 " "Processing started: Wed Apr 19 17:07:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681934849062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1681934849062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta letreiro -c letreiro " "Command: quartus_sta letreiro -c letreiro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1681934849062 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1681934849092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1681934849144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1681934849145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681934849197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681934849197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1681934849260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1681934849343 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "letreiro.sdc " "Synopsys Design Constraints File file not found: 'letreiro.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1681934849370 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1681934849370 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681934849371 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst\|count\[5\] divisor:inst\|count\[5\] " "create_clock -period 1.000 -name divisor:inst\|count\[5\] divisor:inst\|count\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681934849371 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q " "create_clock -period 1.000 -name MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681934849371 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q " "create_clock -period 1.000 -name MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681934849371 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst\|count\[14\] divisor:inst\|count\[14\] " "create_clock -period 1.000 -name divisor:inst\|count\[14\] divisor:inst\|count\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1681934849371 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1681934849371 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1681934849372 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1681934849377 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1681934849377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.329 " "Worst-case setup slack is -6.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.329             -79.275 CLK  " "   -6.329             -79.275 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.980             -99.921 divisor:inst\|count\[14\]  " "   -1.980             -99.921 divisor:inst\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.212              -1.212 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q  " "   -1.212              -1.212 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q  " "    0.488               0.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.713               0.000 divisor:inst\|count\[5\]  " "    1.713               0.000 divisor:inst\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681934849378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.767 " "Worst-case hold slack is -1.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.767              -1.767 divisor:inst\|count\[5\]  " "   -1.767              -1.767 divisor:inst\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437              -2.046 CLK  " "   -1.437              -2.046 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542              -0.542 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q  " "   -0.542              -0.542 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.658               0.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q  " "    1.658               0.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 divisor:inst\|count\[14\]  " "    1.659               0.000 divisor:inst\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681934849379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681934849379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1681934849379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK  " "   -2.289              -2.289 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q  " "    0.234               0.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q  " "    0.234               0.000 MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:inst\|count\[14\]  " "    0.234               0.000 divisor:inst\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:inst\|count\[5\]  " "    0.234               0.000 divisor:inst\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1681934849380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1681934849380 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1681934849394 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681934849399 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1681934849399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681934849412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 17:07:29 2023 " "Processing ended: Wed Apr 19 17:07:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681934849412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681934849412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681934849412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1681934849412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1681934850031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681934850032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 17:07:29 2023 " "Processing started: Wed Apr 19 17:07:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681934850032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1681934850032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off letreiro -c letreiro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off letreiro -c letreiro" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1681934850032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1681934850197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "letreiro.vo /home/aluno/Documentos/letreiro/simulation/modelsim/ simulation " "Generated file letreiro.vo in folder \"/home/aluno/Documentos/letreiro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1681934850256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681934850271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 17:07:30 2023 " "Processing ended: Wed Apr 19 17:07:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681934850271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681934850271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681934850271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1681934850271 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1681934850358 ""}
