# Reading pref.tcl
# do BrightnessFilter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/SystemVerilogBrightness {C:/Users/Daniel/Desktop/SystemVerilogBrightness/TPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:26 on Jun 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/SystemVerilogBrightness" C:/Users/Daniel/Desktop/SystemVerilogBrightness/TPU.sv 
# -- Compiling module TPU
# 
# Top level modules:
# 	TPU
# End time: 02:51:26 on Jun 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/SystemVerilogBrightness {C:/Users/Daniel/Desktop/SystemVerilogBrightness/MAC_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:26 on Jun 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/SystemVerilogBrightness" C:/Users/Daniel/Desktop/SystemVerilogBrightness/MAC_module.sv 
# -- Compiling module MAC
# 
# Top level modules:
# 	MAC
# End time: 02:51:26 on Jun 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Daniel/Desktop/SystemVerilogBrightness {C:/Users/Daniel/Desktop/SystemVerilogBrightness/MMU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:51:26 on Jun 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Daniel/Desktop/SystemVerilogBrightness" C:/Users/Daniel/Desktop/SystemVerilogBrightness/MMU_tb.sv 
# -- Compiling module MMU_tb
# 
# Top level modules:
# 	MMU_tb
# End time: 02:51:26 on Jun 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  MMU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" MMU_tb 
# Start time: 02:51:26 on Jun 07,2025
# Loading sv_std.std
# Loading work.MMU_tb
# Loading work.TPU
# Loading work.MAC
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (24) for port 'acc_in'. The port definition is at: C:/Users/Daniel/Desktop/SystemVerilogBrightness/MAC_module.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /MMU_tb/uut/gen_row[0]/gen_col[0]/genblk1/mac_instance File: C:/Users/Daniel/Desktop/SystemVerilogBrightness/TPU.sv Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (24) for port 'acc_in'. The port definition is at: C:/Users/Daniel/Desktop/SystemVerilogBrightness/MAC_module.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /MMU_tb/uut/gen_row[0]/gen_col[1]/genblk1/mac_instance File: C:/Users/Daniel/Desktop/SystemVerilogBrightness/TPU.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (24) for port 'acc_in'. The port definition is at: C:/Users/Daniel/Desktop/SystemVerilogBrightness/MAC_module.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /MMU_tb/uut/gen_row[0]/gen_col[2]/genblk1/mac_instance File: C:/Users/Daniel/Desktop/SystemVerilogBrightness/TPU.sv Line: 42
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (24) for port 'acc_in'. The port definition is at: C:/Users/Daniel/Desktop/SystemVerilogBrightness/MAC_module.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /MMU_tb/uut/gen_row[0]/gen_col[3]/genblk1/mac_instance File: C:/Users/Daniel/Desktop/SystemVerilogBrightness/TPU.sv Line: 42
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time =                    0: Final Accs -> PE[0][3] = xxxxxxxx, PE[1][3] = xxxxxxxx, PE[2][3] = xxxxxxxx, PE[3][3] = xxxxxxxx
# Break key hit
# Break in NamedBeginStat acc_out_reg at C:/Users/Daniel/Desktop/SystemVerilogBrightness/TPU.sv line 88
# End time: 02:53:59 on Jun 07,2025, Elapsed time: 0:02:33
# Errors: 0, Warnings: 4
