#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar 23 23:09:06 2024
# Process ID: 13262
# Current directory: /media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/design_1_coffee_mealy_0_0_synth_1
# Command line: vivado -log design_1_coffee_mealy_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_coffee_mealy_0_0.tcl
# Log file: /media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/design_1_coffee_mealy_0_0_synth_1/design_1_coffee_mealy_0_0.vds
# Journal file: /media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/design_1_coffee_mealy_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_coffee_mealy_0_0.tcl -notrace
Command: synth_design -top design_1_coffee_mealy_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1313.645 ; gain = 82.879 ; free physical = 63 ; free virtual = 1329
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_coffee_mealy_0_0' [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_coffee_mealy_0_0/synth/design_1_coffee_mealy_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'coffee_mealy_v1_0' [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ipshared/3a2d/hdl/coffee_mealy_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coffee_mealy_v1_0_S00_AXI' [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ipshared/3a2d/hdl/coffee_mealy_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ipshared/3a2d/hdl/coffee_mealy_v1_0_S00_AXI.v:376]
INFO: [Synth 8-6157] synthesizing module 'coffee_mealy' [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ipshared/edit_coffee_mealy_v1_0.srcs/sources_1/new/coffee_mealy.v:3]
	Parameter credit0 bound to: 2'b00 
	Parameter credit5 bound to: 2'b01 
	Parameter credit10 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'coffee_mealy' (1#1) [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ipshared/edit_coffee_mealy_v1_0.srcs/sources_1/new/coffee_mealy.v:3]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ipshared/3a2d/hdl/coffee_mealy_v1_0_S00_AXI.v:174]
INFO: [Synth 8-6155] done synthesizing module 'coffee_mealy_v1_0_S00_AXI' (2#1) [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ipshared/3a2d/hdl/coffee_mealy_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'coffee_mealy_v1_0' (3#1) [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ipshared/3a2d/hdl/coffee_mealy_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_coffee_mealy_0_0' (4#1) [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_coffee_mealy_0_0/synth/design_1_coffee_mealy_0_0.v:56]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design coffee_mealy_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.270 ; gain = 126.504 ; free physical = 186 ; free virtual = 1366
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.270 ; gain = 126.504 ; free physical = 169 ; free virtual = 1352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.270 ; gain = 126.504 ; free physical = 168 ; free virtual = 1353
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1678.418 ; gain = 1.000 ; free physical = 70 ; free virtual = 851
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 178 ; free virtual = 993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 176 ; free virtual = 993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 175 ; free virtual = 996
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ipshared/edit_coffee_mealy_v1_0.srcs/sources_1/new/coffee_mealy.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ipshared/edit_coffee_mealy_v1_0.srcs/sources_1/new/coffee_mealy.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 152 ; free virtual = 987
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module coffee_mealy 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module coffee_mealy_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_coffee_mealy_0_0 has port s00_axi_rdata[3] driven by constant 0
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_coffee_mealy_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/coffee_mealy_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/coffee_mealy_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coffee_mealy_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/coffee_mealy_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/coffee_mealy_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/coffee_mealy_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/coffee_mealy_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_coffee_mealy_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coffee_mealy_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_coffee_mealy_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coffee_mealy_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_coffee_mealy_0_0.
INFO: [Synth 8-3332] Sequential element (inst/coffee_mealy_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_coffee_mealy_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 105 ; free virtual = 974
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 69 ; free virtual = 727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 68 ; free virtual = 727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 77 ; free virtual = 726
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 84 ; free virtual = 773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 81 ; free virtual = 773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 78 ; free virtual = 773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 76 ; free virtual = 772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 76 ; free virtual = 772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 75 ; free virtual = 772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |    10|
|5     |LUT5 |     5|
|6     |LUT6 |     4|
|7     |FDRE |    21|
|8     |FDSE |     1|
|9     |LD   |     3|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |    48|
|2     |  inst                             |coffee_mealy_v1_0         |    48|
|3     |    coffee_mealy_v1_0_S00_AXI_inst |coffee_mealy_v1_0_S00_AXI |    48|
|4     |      coffee_mealy_inst            |coffee_mealy              |    16|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.418 ; gain = 447.652 ; free physical = 74 ; free virtual = 772
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1678.418 ; gain = 126.504 ; free physical = 126 ; free virtual = 842
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1678.426 ; gain = 447.652 ; free physical = 126 ; free virtual = 842
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1678.426 ; gain = 459.234 ; free physical = 163 ; free virtual = 823
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/design_1_coffee_mealy_0_0_synth_1/design_1_coffee_mealy_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.srcs/sources_1/bd/design_1/ip/design_1_coffee_mealy_0_0/design_1_coffee_mealy_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/media/sf_SharedWork/Lab3/ip_repo/edit_coffee_mealy_v1_0.runs/design_1_coffee_mealy_0_0_synth_1/design_1_coffee_mealy_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_coffee_mealy_0_0_utilization_synth.rpt -pb design_1_coffee_mealy_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1702.430 ; gain = 0.000 ; free physical = 87 ; free virtual = 820
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 23:09:44 2024...
