Analysis & Synthesis report for ethernet
Fri May 26 09:40:20 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ethernet|data_acq:d1|fifo_pp:fifo|next_state
 12. State Machine - |ethernet|data_acq:d1|fifo_pp:fifo|state
 13. State Machine - |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 14. State Machine - |ethernet|udp_receive:u_udp_receive|cur_state
 15. State Machine - |ethernet|udp_send:u_udp_send|cur_state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for altddioin:a1|altddio_in:ALTDDIO_IN_component
 23. Source assignments for altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated
 24. Source assignments for data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
 25. Source assignments for data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core
 26. Source assignments for data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem|altsyncram_kln3:auto_generated
 27. Source assignments for data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altsyncram_bgq3:auto_generated
 28. Source assignments for data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_kln3:auto_generated
 29. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated
 30. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p
 31. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p
 32. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram
 33. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 34. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 35. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 36. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15
 37. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated
 38. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p
 39. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p
 40. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram
 41. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 42. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 43. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 44. Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15
 45. Parameter Settings for User Entity Instance: Top-level Entity: |ethernet
 46. Parameter Settings for User Entity Instance: clk125m:c1|altpll:altpll_component
 47. Parameter Settings for User Entity Instance: clk250:c2|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: altddioin:a1|altddio_in:ALTDDIO_IN_component
 49. Parameter Settings for User Entity Instance: udp_send:u_udp_send
 50. Parameter Settings for User Entity Instance: udp_receive:u_udp_receive
 51. Parameter Settings for User Entity Instance: udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: data_acq:d1
 53. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst
 54. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 55. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 56. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 57. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 58. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13
 59. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
 60. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17
 61. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem
 62. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem
 63. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13
 64. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 65. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem
 66. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component
 67. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
 68. Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 69. Parameter Settings for User Entity Instance: data_acq:d1|fifo_pp:fifo
 70. Parameter Settings for User Entity Instance: data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 71. Parameter Settings for User Entity Instance: data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 72. altpll Parameter Settings by Entity Instance
 73. altsyncram Parameter Settings by Entity Instance
 74. lpm_mult Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "data_acq:d1|fifo_pp:fifo"
 76. Port Connectivity Checks: "data_acq:d1|fir:f1"
 77. Port Connectivity Checks: "data_acq:d1"
 78. Port Connectivity Checks: "udp_receive:u_udp_receive|rxclk250:c3"
 79. Port Connectivity Checks: "udp_receive:u_udp_receive"
 80. Port Connectivity Checks: "udp_send:u_udp_send"
 81. Port Connectivity Checks: "eth_arp_send:arp1"
 82. Port Connectivity Checks: "clk250:c2"
 83. Port Connectivity Checks: "clk125m:c1"
 84. Post-Synthesis Netlist Statistics for Top Partition
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 26 09:40:20 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; ethernet                                        ;
; Top-level Entity Name              ; ethernet                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,471                                           ;
;     Total combinational functions  ; 1,207                                           ;
;     Dedicated logic registers      ; 859                                             ;
; Total registers                    ; 859                                             ;
; Total pins                         ; 37                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 31,488                                          ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; ethernet           ; ethernet           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+-----------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+-----------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; udp_send.v                                          ; yes             ; User Verilog HDL File        ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v                                          ;         ;
; ethernet.v                                          ; yes             ; User Verilog HDL File        ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v                                          ;         ;
; clk125m.v                                           ; yes             ; User Wizard-Generated File   ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk125m.v                                           ;         ;
; udp_receive.v                                       ; yes             ; User Verilog HDL File        ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v                                       ;         ;
; clk250.v                                            ; yes             ; User Wizard-Generated File   ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk250.v                                            ;         ;
; altddioin.v                                         ; yes             ; User Wizard-Generated File   ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/altddioin.v                                         ;         ;
; rxclk250.v                                          ; yes             ; User Wizard-Generated File   ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/rxclk250.v                                          ;         ;
; crc.v                                               ; yes             ; User Verilog HDL File        ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/crc.v                                               ;         ;
; eth_arp_send.v                                      ; yes             ; User Verilog HDL File        ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/eth_arp_send.v                                      ;         ;
; fir.v                                               ; yes             ; User Wizard-Generated File   ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir.v                                               ; fir     ;
; fir/dspba_library_package.vhd                       ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library_package.vhd                       ; fir     ;
; fir/dspba_library.vhd                               ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library.vhd                               ; fir     ;
; fir/auk_dspip_math_pkg_hpfir.vhd                    ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_math_pkg_hpfir.vhd                    ; fir     ;
; fir/auk_dspip_lib_pkg_hpfir.vhd                     ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_lib_pkg_hpfir.vhd                     ; fir     ;
; fir/auk_dspip_avalon_streaming_controller_hpfir.vhd ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd ; fir     ;
; fir/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; fir     ;
; fir/auk_dspip_avalon_streaming_source_hpfir.vhd     ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_source_hpfir.vhd     ; fir     ;
; fir/auk_dspip_roundsat_hpfir.vhd                    ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd                    ; fir     ;
; fir/fir_0002_rtl_core.vhd                           ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd                           ; fir     ;
; fir/fir_0002_ast.vhd                                ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd                                ; fir     ;
; fir/fir_0002.vhd                                    ; yes             ; User VHDL File               ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002.vhd                                    ; fir     ;
; data_acq.v                                          ; yes             ; User Verilog HDL File        ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/data_acq.v                                          ;         ;
; fifo.v                                              ; yes             ; User Wizard-Generated File   ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo.v                                              ;         ;
; fifo_pp.v                                           ; yes             ; User Verilog HDL File        ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo_pp.v                                           ;         ;
; altpll.tdf                                          ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; aglobal181.inc                                      ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/aglobal181.inc           ;         ;
; stratix_pll.inc                                     ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                                   ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                                   ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
; db/clk125m_altpll.v                                 ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/clk125m_altpll.v                                 ;         ;
; db/clk250_altpll.v                                  ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/clk250_altpll.v                                  ;         ;
; altddio_in.tdf                                      ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altddio_in.tdf           ;         ;
; stratix_ddio.inc                                    ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_ddio.inc         ;         ;
; cyclone_ddio.inc                                    ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/cyclone_ddio.inc         ;         ;
; db/ddio_in_1gg.tdf                                  ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/ddio_in_1gg.tdf                                  ;         ;
; db/rxclk250_altpll.v                                ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/rxclk250_altpll.v                                ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                                          ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                                          ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_kln3.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/altsyncram_kln3.tdf                              ;         ;
; db/altsyncram_bgq3.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/altsyncram_bgq3.tdf                              ;         ;
; lpm_mult.tdf                                        ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mult.tdf             ;         ;
; lpm_add_sub.inc                                     ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_add_sub.inc          ;         ;
; multcore.inc                                        ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/multcore.inc             ;         ;
; bypassff.inc                                        ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/bypassff.inc             ;         ;
; altshift.inc                                        ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altshift.inc             ;         ;
; db/mult_7eu.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/mult_7eu.tdf                                     ;         ;
; dcfifo_mixed_widths.tdf                             ; yes             ; Megafunction                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf  ;         ;
; db/dcfifo_j7k1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf                                  ;         ;
; db/a_graycounter_s57.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/a_graycounter_s57.tdf                            ;         ;
; db/a_graycounter_pjc.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/a_graycounter_pjc.tdf                            ;         ;
; db/altsyncram_kj31.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/altsyncram_kj31.tdf                              ;         ;
; db/alt_synch_pipe_0ol.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/alt_synch_pipe_0ol.tdf                           ;         ;
; db/dffpipe_hd9.tdf                                  ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dffpipe_hd9.tdf                                  ;         ;
; db/alt_synch_pipe_1ol.tdf                           ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/alt_synch_pipe_1ol.tdf                           ;         ;
; db/dffpipe_id9.tdf                                  ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dffpipe_id9.tdf                                  ;         ;
; db/cmpr_f66.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/cmpr_f66.tdf                                     ;         ;
; db/cntr_64e.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/cntr_64e.tdf                                     ;         ;
+-----------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,471       ;
;                                             ;             ;
; Total combinational functions               ; 1207        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 427         ;
;     -- 3 input functions                    ; 254         ;
;     -- <=2 input functions                  ; 526         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 744         ;
;     -- arithmetic mode                      ; 463         ;
;                                             ;             ;
; Total registers                             ; 859         ;
;     -- Dedicated logic registers            ; 859         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 37          ;
; Total memory bits                           ; 31488       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 4           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 888         ;
; Total fan-out                               ; 8359        ;
; Average fan-out                             ; 3.76        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                          ; Entity Name                             ; Library Name ;
+-------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |ethernet                                                                           ; 1207 (102)          ; 859 (74)                  ; 31488       ; 4            ; 0       ; 2         ; 37   ; 0            ; |ethernet                                                                                                                                                                                                    ; ethernet                                ; work         ;
;    |clk125m:c1|                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|clk125m:c1                                                                                                                                                                                         ; clk125m                                 ; work         ;
;       |altpll:altpll_component|                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|clk125m:c1|altpll:altpll_component                                                                                                                                                                 ; altpll                                  ; work         ;
;          |clk125m_altpll:auto_generated|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|clk125m:c1|altpll:altpll_component|clk125m_altpll:auto_generated                                                                                                                                   ; clk125m_altpll                          ; work         ;
;    |crc32_d4:u_crc32_d4|                                                            ; 59 (59)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|crc32_d4:u_crc32_d4                                                                                                                                                                                ; crc32_d4                                ; work         ;
;    |data_acq:d1|                                                                    ; 567 (11)            ; 629 (7)                   ; 31488       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ethernet|data_acq:d1                                                                                                                                                                                        ; data_acq                                ; work         ;
;       |fifo_pp:fifo|                                                                ; 174 (66)            ; 260 (78)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo                                                                                                                                                                           ; fifo_pp                                 ; work         ;
;          |fifo:fifo1|                                                               ; 55 (0)              ; 91 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1                                                                                                                                                                ; fifo                                    ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                     ; 55 (0)              ; 91 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                              ; dcfifo_mixed_widths                     ; work         ;
;                |dcfifo_j7k1:auto_generated|                                         ; 55 (6)              ; 91 (27)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated                                                                                   ; dcfifo_j7k1                             ; work         ;
;                   |a_graycounter_pjc:wrptr_g1p|                                     ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                       ; a_graycounter_pjc                       ; work         ;
;                   |a_graycounter_s57:rdptr_g1p|                                     ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p                                                       ; a_graycounter_s57                       ; work         ;
;                   |alt_synch_pipe_0ol:rs_dgwp|                                      ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                        ; alt_synch_pipe_0ol                      ; work         ;
;                      |dffpipe_hd9:dffpipe12|                                        ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                                  ; dffpipe_hd9                             ; work         ;
;                   |alt_synch_pipe_1ol:ws_dgrp|                                      ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                        ; alt_synch_pipe_1ol                      ; work         ;
;                      |dffpipe_id9:dffpipe15|                                        ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15                                  ; dffpipe_id9                             ; work         ;
;                   |altsyncram_kj31:fifo_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram                                                          ; altsyncram_kj31                         ; work         ;
;                   |cmpr_f66:rdempty_eq_comp|                                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cmpr_f66:rdempty_eq_comp                                                          ; cmpr_f66                                ; work         ;
;                   |cmpr_f66:wrfull_eq_comp|                                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cmpr_f66:wrfull_eq_comp                                                           ; cmpr_f66                                ; work         ;
;                   |cntr_64e:cntr_b|                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cntr_64e:cntr_b                                                                   ; cntr_64e                                ; work         ;
;          |fifo:fifo2|                                                               ; 53 (0)              ; 91 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2                                                                                                                                                                ; fifo                                    ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                     ; 53 (0)              ; 91 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                              ; dcfifo_mixed_widths                     ; work         ;
;                |dcfifo_j7k1:auto_generated|                                         ; 53 (6)              ; 91 (27)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated                                                                                   ; dcfifo_j7k1                             ; work         ;
;                   |a_graycounter_pjc:wrptr_g1p|                                     ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                       ; a_graycounter_pjc                       ; work         ;
;                   |a_graycounter_s57:rdptr_g1p|                                     ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p                                                       ; a_graycounter_s57                       ; work         ;
;                   |alt_synch_pipe_0ol:rs_dgwp|                                      ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                        ; alt_synch_pipe_0ol                      ; work         ;
;                      |dffpipe_hd9:dffpipe12|                                        ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12                                  ; dffpipe_hd9                             ; work         ;
;                   |alt_synch_pipe_1ol:ws_dgrp|                                      ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                        ; alt_synch_pipe_1ol                      ; work         ;
;                      |dffpipe_id9:dffpipe15|                                        ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15                                  ; dffpipe_id9                             ; work         ;
;                   |altsyncram_kj31:fifo_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram                                                          ; altsyncram_kj31                         ; work         ;
;                   |cmpr_f66:rdempty_eq_comp|                                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cmpr_f66:rdempty_eq_comp                                                          ; cmpr_f66                                ; work         ;
;                   |cmpr_f66:wrfull_eq_comp|                                         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cmpr_f66:wrfull_eq_comp                                                           ; cmpr_f66                                ; work         ;
;                   |cntr_64e:cntr_b|                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cntr_64e:cntr_b                                                                   ; cntr_64e                                ; work         ;
;       |fir:f1|                                                                      ; 382 (0)             ; 362 (0)                   ; 15104       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1                                                                                                                                                                                 ; fir                                     ; fir          ;
;          |fir_0002:fir_inst|                                                        ; 382 (0)             ; 362 (0)                   ; 15104       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst                                                                                                                                                               ; fir_0002                                ; fir          ;
;             |fir_0002_ast:fir_0002_ast_inst|                                        ; 382 (0)             ; 362 (0)                   ; 15104       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst                                                                                                                                ; fir_0002_ast                            ; fir          ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                     ; 0 (0)               ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                 ; auk_dspip_avalon_streaming_source_hpfir ; fir          ;
;                |auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk| ; 31 (31)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk                                                             ; auk_dspip_roundsat_hpfir                ; fir          ;
;                |fir_0002_rtl_core:\real_passthrough:hpfircore_core|                 ; 351 (351)           ; 304 (245)                 ; 15104       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core                                                                             ; fir_0002_rtl_core                       ; fir          ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|                    ; 0 (0)               ; 0 (0)                     ; 14080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem                                ; altsyncram                              ; work         ;
;                      |altsyncram_bgq3:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 14080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altsyncram_bgq3:auto_generated ; altsyncram_bgq3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem                                      ; altsyncram                              ; work         ;
;                      |altsyncram_kln3:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_kln3:auto_generated       ; altsyncram_kln3                         ; work         ;
;                   |altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem|                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem                                      ; altsyncram                              ; work         ;
;                      |altsyncram_kln3:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem|altsyncram_kln3:auto_generated       ; altsyncram_kln3                         ; work         ;
;                   |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_13|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13                                        ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_16|                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16                                        ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_u0_m0_wo0_compute_q_17|                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17                                        ; dspba_delay                             ; fir          ;
;                   |dspba_delay:d_xIn_0_13|                                          ; 0 (0)               ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13                                                      ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_compute|                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                               ; dspba_delay                             ; fir          ;
;                   |dspba_delay:u0_m0_wo0_memread|                                   ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                               ; dspba_delay                             ; fir          ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                  ; lpm_mult                                ; work         ;
;                      |mult_7eu:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_7eu:auto_generated          ; mult_7eu                                ; work         ;
;                   |lpm_mult:u0_m0_wo0_mtree_mult1_1_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_1_component                                  ; lpm_mult                                ; work         ;
;                      |mult_7eu:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_7eu:auto_generated          ; mult_7eu                                ; work         ;
;    |eth_arp_send:arp1|                                                              ; 78 (78)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|eth_arp_send:arp1                                                                                                                                                                                  ; eth_arp_send                            ; work         ;
;    |udp_send:u_udp_send|                                                            ; 401 (401)           ; 106 (106)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ethernet|udp_send:u_udp_send                                                                                                                                                                                ; udp_send                                ; work         ;
+-------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 256          ; 32           ; 1024         ; 8            ; 8192  ; None ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 256          ; 32           ; 1024         ; 8            ; 8192  ; None ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altsyncram_bgq3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 440          ; 32           ; 440          ; 32           ; 14080 ; None ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_kln3:auto_generated|ALTSYNCRAM       ; M9K  ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512   ; None ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem|altsyncram_kln3:auto_generated|ALTSYNCRAM       ; M9K  ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512   ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                       ;
+--------+------------------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File ;
+--------+------------------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Altera ; ALTDDIO_IN             ; 17.0    ; N/A          ; N/A          ; |ethernet|altddioin:a1                          ; altddioin.v     ;
; Altera ; ALTPLL                 ; 17.0    ; N/A          ; N/A          ; |ethernet|clk125m:c1                            ; clk125m.v       ;
; Altera ; ALTPLL                 ; 17.0    ; N/A          ; N/A          ; |ethernet|clk250:c2                             ; clk250.v        ;
; Altera ; altera_fir_compiler_ii ; 17.0    ; N/A          ; N/A          ; |ethernet|data_acq:d1|fir:f1                    ; fir.v           ;
; Altera ; FIFO                   ; 17.0    ; N/A          ; N/A          ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo1   ; fifo.v          ;
; Altera ; FIFO                   ; 17.0    ; N/A          ; N/A          ; |ethernet|data_acq:d1|fifo_pp:fifo|fifo:fifo2   ; fifo.v          ;
; Altera ; ALTPLL                 ; 17.0    ; N/A          ; N/A          ; |ethernet|udp_receive:u_udp_receive|rxclk250:c3 ; rxclk250.v      ;
+--------+------------------------+---------+--------------+--------------+-------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |ethernet|data_acq:d1|fifo_pp:fifo|next_state                             ;
+------------------+-----------------+-----------------+-----------------+------------------+
; Name             ; next_state.idle ; next_state.pang ; next_state.ping ; next_state.start ;
+------------------+-----------------+-----------------+-----------------+------------------+
; next_state.idle  ; 0               ; 0               ; 0               ; 0                ;
; next_state.start ; 1               ; 0               ; 0               ; 1                ;
; next_state.ping  ; 1               ; 0               ; 1               ; 0                ;
; next_state.pang  ; 1               ; 1               ; 0               ; 0                ;
+------------------+-----------------+-----------------+-----------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |ethernet|data_acq:d1|fifo_pp:fifo|state         ;
+-------------+------------+------------+------------+-------------+
; Name        ; state.idle ; state.pang ; state.ping ; state.start ;
+-------------+------------+------------+------------+-------------+
; state.idle  ; 0          ; 0          ; 0          ; 0           ;
; state.start ; 1          ; 0          ; 0          ; 1           ;
; state.ping  ; 1          ; 0          ; 1          ; 0           ;
; state.pang  ; 1          ; 1          ; 0          ; 0           ;
+-------------+------------+------------+------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                     ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                    ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                    ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                    ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                    ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                    ;
+-------------------+-----------------+-------------------+-----------------+------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet|udp_receive:u_udp_receive|cur_state                                                                                                                         ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_rx_end ; cur_state.st_rx_data ; cur_state.st_udp_head ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                   ; 0                    ; 0                     ; 0                    ; 1                     ; 0                     ; 1                 ;
; cur_state.st_ip_head  ; 0                   ; 0                    ; 0                     ; 1                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_udp_head ; 0                   ; 0                    ; 1                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_data  ; 0                   ; 1                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_end   ; 1                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ethernet|udp_send:u_udp_send|cur_state                                                                                                                              ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; Name                   ; cur_state.st_crc ; cur_state.st_tx_data ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_check_sum ; cur_state.st_idle ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; cur_state.st_idle      ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 0                 ;
; cur_state.st_check_sum ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 1                      ; 1                 ;
; cur_state.st_preamble  ; 0                ; 0                    ; 0                    ; 0                     ; 1                     ; 0                      ; 1                 ;
; cur_state.st_eth_head  ; 0                ; 0                    ; 0                    ; 1                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_ip_head   ; 0                ; 0                    ; 1                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_tx_data   ; 0                ; 1                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_crc       ; 1                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[8] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[6] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[7] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[5] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[8] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[6] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[7] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[4] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[5] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[8] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[7] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[8] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[6] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[7] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[5] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[8] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[6] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[7] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[4] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[5] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[8] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[7] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca1_i[0]                                    ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca1_i[1]                                    ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca1_i[2]                                    ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca1_i[3]                                    ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca1_i[4]                                    ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca1_eq                                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[0]                   ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[1]                   ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[2]                   ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[3]                   ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[4]                   ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[5]                   ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[6]                   ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[7]                   ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[8]                   ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[0]                             ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[1]                             ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[2]                             ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[3]                             ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[4]                             ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                             ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                             ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                             ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                             ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                             ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_rdcnt_eq                     ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]                      ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                ; yes                                                              ; yes                                        ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 115                                                                                                                                   ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[5] ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[5] ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|total_num[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|udp_num[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; tx_byte_num[0..8,10..15]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_receive:u_udp_receive|ip_head_byte_num[0,1]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|tx_data_num[0..8,10..15]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|total_num[1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|udp_num[1,2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][18]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][17]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][16]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][30]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][29]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][28]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][27]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][26]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][25]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][24]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][23]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][22]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][21]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][20]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][19]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][18]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][17]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][16]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][8]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][5]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][4]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][3]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][2]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][1]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[5][0]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][31]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][30]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][29]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][28]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][27]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][26]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][25]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][24]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][23]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][22]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][21]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][20]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][19]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][18]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][17]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][16]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][8]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][3]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][1]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[4][0]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][31]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][30]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][29]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][28]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][27]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][26]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][25]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][24]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][23]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][22]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][21]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][20]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][19]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][18]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][17]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][16]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][8]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][6]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][5]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][3]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][2]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][1]                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[3][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][31]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][30]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][29]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][28]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][27]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][26]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][25]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][24]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][23]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][22]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][21]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][20]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][19]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][18]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][17]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[2][16]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][4]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][3]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][2]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[1][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][30]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][29]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][28]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][27]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][26]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][25]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][24]                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][23]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][22]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][21]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][20]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][19]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][18]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][17]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][16]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][1]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; eth_arp_send:arp1|opcode[1..15]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|total_num[5..9,11..15]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|udp_num[4..9,11..15]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][30]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][29]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][28]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][27]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][25]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][24]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][23]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][22]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][21]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[6][20]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][15]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][14]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][13]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][12]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][11]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][8]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][7]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|ip_head[0][5]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; udp_send:u_udp_send|udp_num[3]                                                                                                                                 ; Merged with udp_send:u_udp_send|total_num[2]                                                                                                                                                             ;
; udp_send:u_udp_send|total_num[2]                                                                                                                               ; Merged with udp_send:u_udp_send|total_num[3]                                                                                                                                                             ;
; udp_send:u_udp_send|total_num[3]                                                                                                                               ; Merged with udp_send:u_udp_send|total_num[4]                                                                                                                                                             ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                     ; Merged with data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[6]                           ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0] ; Merged with data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[0]                               ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[10..14]                 ; Merged with data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[15]                                                   ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_1_seq_q[0]        ; Merged with data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[6] ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[13,14]                  ; Merged with data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm1_q[15]                                                   ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                     ; Merged with data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]                           ;
; udp_send:u_udp_send|udp_num[10]                                                                                                                                ; Merged with udp_send:u_udp_send|total_num[10]                                                                                                                                                            ;
; udp_send:u_udp_send|check_buffer[19..30]                                                                                                                       ; Merged with udp_send:u_udp_send|check_buffer[31]                                                                                                                                                         ;
; udp_send:u_udp_send|ip_head[0][3]                                                                                                                              ; Merged with udp_send:u_udp_send|ip_head[0][2]                                                                                                                                                            ;
; udp_send:u_udp_send|ip_head[0][4]                                                                                                                              ; Merged with udp_send:u_udp_send|ip_head[0][2]                                                                                                                                                            ;
; udp_send:u_udp_send|ip_head[6][19]                                                                                                                             ; Merged with udp_send:u_udp_send|ip_head[0][2]                                                                                                                                                            ;
; udp_send:u_udp_send|ip_head[6][26]                                                                                                                             ; Merged with udp_send:u_udp_send|ip_head[0][10]                                                                                                                                                           ;
; udp_send:u_udp_send|check_buffer[31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[3] ; Merged with data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[3]                               ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2] ; Merged with data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[2]                               ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1] ; Merged with data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[1]                               ;
; data_acq:d1|fifo_pp:fifo|bit_sel[2]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[4] ; Merged with data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                               ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                ; Lost fanout                                                                                                                                                                                              ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                ; Lost fanout                                                                                                                                                                                              ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                 ; Lost fanout                                                                                                                                                                                              ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                               ; Lost fanout                                                                                                                                                                                              ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                 ; Lost fanout                                                                                                                                                                                              ;
; data_acq:d1|fifo_pp:fifo|next_state~8                                                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; data_acq:d1|fifo_pp:fifo|state~7                                                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|skip_en                                                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|error_en                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|rx_byte_val                                                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_cell_h[0..3]                                                                     ; Lost fanout                                                                                                                                                                                              ;
; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_latch_l[0..3]                                                                    ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|cnt[0..4]                                                                                                                            ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|des_mac[0..47]                                                                                                                       ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|ip_head_byte_num[2..5]                                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|des_ip[0..23]                                                                                                                        ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|data_byte_num[1..15]                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|data_cnt[0..15]                                                                                                                      ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|data_byte_num[0]                                                                                                                     ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|cnt_2                                                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_cell_l[0..3]                                                                     ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|udp_byte_num[0..15]                                                                                                                  ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|cur_state.st_idle                                                                                                                    ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|cur_state.st_preamble                                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|cur_state.st_eth_head                                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|cur_state.st_ip_head                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|cur_state.st_udp_head                                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|cur_state.st_rx_data                                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; udp_receive:u_udp_receive|cur_state.st_rx_end                                                                                                                  ; Lost fanout                                                                                                                                                                                              ;
; Total Number of Removed Registers = 457                                                                                                                        ;                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; tx_byte_num[15]                                                                                                                 ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[15], udp_send:u_udp_send|total_num[15],                                                        ;
;                                                                                                                                 ; due to stuck port data_in ; udp_send:u_udp_send|total_num[14], udp_send:u_udp_send|total_num[13],                                                          ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|total_num[12], udp_send:u_udp_send|total_num[11],                                                          ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|total_num[9], udp_send:u_udp_send|total_num[8],                                                            ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|total_num[7], udp_send:u_udp_send|udp_num[15],                                                             ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|udp_num[14], udp_send:u_udp_send|udp_num[13],                                                              ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|udp_num[12], udp_send:u_udp_send|udp_num[11],                                                              ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|udp_num[9], udp_send:u_udp_send|udp_num[8],                                                                ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|udp_num[7], udp_send:u_udp_send|ip_head[6][31],                                                            ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|ip_head[6][30], udp_send:u_udp_send|ip_head[6][29],                                                        ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|ip_head[6][28], udp_send:u_udp_send|ip_head[6][27],                                                        ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|ip_head[6][25], udp_send:u_udp_send|ip_head[6][24],                                                        ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|ip_head[6][23], udp_send:u_udp_send|ip_head[0][15],                                                        ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|ip_head[0][14], udp_send:u_udp_send|ip_head[0][13],                                                        ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|ip_head[0][12], udp_send:u_udp_send|ip_head[0][11],                                                        ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|ip_head[0][9], udp_send:u_udp_send|ip_head[0][8],                                                          ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|ip_head[0][7]                                                                                              ;
; udp_receive:u_udp_receive|skip_en                                                                                               ; Lost Fanouts              ; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_cell_h[3],                                       ;
;                                                                                                                                 ;                           ; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_cell_h[2],                                       ;
;                                                                                                                                 ;                           ; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_cell_h[1],                                       ;
;                                                                                                                                 ;                           ; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_cell_h[0],                                       ;
;                                                                                                                                 ;                           ; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_latch_l[3],                                      ;
;                                                                                                                                 ;                           ; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_latch_l[2],                                      ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[47], udp_receive:u_udp_receive|des_mac[46],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[45], udp_receive:u_udp_receive|des_mac[39],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[38], udp_receive:u_udp_receive|des_mac[37],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[31], udp_receive:u_udp_receive|des_mac[30],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[29], udp_receive:u_udp_receive|des_mac[23],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[22], udp_receive:u_udp_receive|des_mac[21],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[15], udp_receive:u_udp_receive|des_mac[14],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[13], udp_receive:u_udp_receive|des_mac[7],                                                   ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[6], udp_receive:u_udp_receive|des_mac[5],                                                    ;
;                                                                                                                                 ;                           ; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_cell_l[3],                                       ;
;                                                                                                                                 ;                           ; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_cell_l[2],                                       ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|cur_state.st_idle,                                                                                   ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|cur_state.st_preamble                                                                                ;
; udp_receive:u_udp_receive|ip_head_byte_num[1]                                                                                   ; Stuck at GND              ; udp_receive:u_udp_receive|error_en, udp_receive:u_udp_receive|rx_byte_val,                                                     ;
;                                                                                                                                 ; due to stuck port data_in ; udp_receive:u_udp_receive|cnt[4], udp_receive:u_udp_receive|cnt[3],                                                            ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|cnt[2], udp_receive:u_udp_receive|cnt[1],                                                            ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|cnt[0], udp_receive:u_udp_receive|ip_head_byte_num[4],                                               ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|ip_head_byte_num[5], udp_receive:u_udp_receive|cnt_2,                                                ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|cur_state.st_eth_head,                                                                               ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|cur_state.st_ip_head,                                                                                ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|cur_state.st_udp_head,                                                                               ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|cur_state.st_rx_data,                                                                                ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|cur_state.st_rx_end                                                                                  ;
; udp_receive:u_udp_receive|des_mac[43]                                                                                           ; Lost Fanouts              ; udp_receive:u_udp_receive|des_mac[35], udp_receive:u_udp_receive|des_mac[27],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[19], udp_receive:u_udp_receive|des_mac[11],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[3]                                                                                           ;
; udp_receive:u_udp_receive|des_mac[40]                                                                                           ; Lost Fanouts              ; udp_receive:u_udp_receive|des_mac[32], udp_receive:u_udp_receive|des_mac[24],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[16], udp_receive:u_udp_receive|des_mac[8],                                                   ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[0]                                                                                           ;
; udp_receive:u_udp_receive|des_mac[44]                                                                                           ; Lost Fanouts              ; udp_receive:u_udp_receive|des_mac[36], udp_receive:u_udp_receive|des_mac[28],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[20], udp_receive:u_udp_receive|des_mac[12],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[4]                                                                                           ;
; tx_byte_num[0]                                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[0], udp_send:u_udp_send|total_num[1],                                                          ;
;                                                                                                                                 ; due to stuck port data_in ; udp_send:u_udp_send|udp_num[1], udp_send:u_udp_send|ip_head[6][17],                                                            ;
;                                                                                                                                 ;                           ; udp_send:u_udp_send|ip_head[0][1]                                                                                              ;
; udp_receive:u_udp_receive|des_mac[41]                                                                                           ; Lost Fanouts              ; udp_receive:u_udp_receive|des_mac[33], udp_receive:u_udp_receive|des_mac[25],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[17], udp_receive:u_udp_receive|des_mac[9],                                                   ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[1]                                                                                           ;
; udp_receive:u_udp_receive|des_mac[42]                                                                                           ; Lost Fanouts              ; udp_receive:u_udp_receive|des_mac[34], udp_receive:u_udp_receive|des_mac[26],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[18], udp_receive:u_udp_receive|des_mac[10],                                                  ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|des_mac[2]                                                                                           ;
; udp_receive:u_udp_receive|data_byte_num[4]                                                                                      ; Lost Fanouts              ; udp_receive:u_udp_receive|udp_byte_num[4],                                                                                     ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|udp_byte_num[5],                                                                                     ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|udp_byte_num[6],                                                                                     ;
;                                                                                                                                 ;                           ; udp_receive:u_udp_receive|udp_byte_num[7]                                                                                      ;
; tx_byte_num[1]                                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[1], udp_send:u_udp_send|udp_num[2],                                                            ;
;                                                                                                                                 ; due to stuck port data_in ; udp_send:u_udp_send|ip_head[6][18]                                                                                             ;
; udp_receive:u_udp_receive|des_ip[19]                                                                                            ; Lost Fanouts              ; udp_receive:u_udp_receive|des_ip[11], udp_receive:u_udp_receive|des_ip[3]                                                      ;
; udp_receive:u_udp_receive|des_ip[18]                                                                                            ; Lost Fanouts              ; udp_receive:u_udp_receive|des_ip[10], udp_receive:u_udp_receive|des_ip[2]                                                      ;
; udp_receive:u_udp_receive|des_ip[17]                                                                                            ; Lost Fanouts              ; udp_receive:u_udp_receive|des_ip[9], udp_receive:u_udp_receive|des_ip[1]                                                       ;
; udp_receive:u_udp_receive|des_ip[16]                                                                                            ; Lost Fanouts              ; udp_receive:u_udp_receive|des_ip[8], udp_receive:u_udp_receive|des_ip[0]                                                       ;
; udp_receive:u_udp_receive|des_ip[23]                                                                                            ; Lost Fanouts              ; udp_receive:u_udp_receive|des_ip[15], udp_receive:u_udp_receive|des_ip[7]                                                      ;
; udp_receive:u_udp_receive|des_ip[22]                                                                                            ; Lost Fanouts              ; udp_receive:u_udp_receive|des_ip[14], udp_receive:u_udp_receive|des_ip[6]                                                      ;
; udp_receive:u_udp_receive|des_ip[21]                                                                                            ; Lost Fanouts              ; udp_receive:u_udp_receive|des_ip[13], udp_receive:u_udp_receive|des_ip[5]                                                      ;
; udp_receive:u_udp_receive|des_ip[20]                                                                                            ; Lost Fanouts              ; udp_receive:u_udp_receive|des_ip[12], udp_receive:u_udp_receive|des_ip[4]                                                      ;
; udp_send:u_udp_send|total_num[0]                                                                                                ; Stuck at GND              ; udp_send:u_udp_send|ip_head[0][0]                                                                                              ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; udp_send:u_udp_send|udp_num[0]                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|ip_head[6][16]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[14]                                                                                                                 ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[14]                                                                                            ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[13]                                                                                                                 ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[13]                                                                                            ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[11]                                                                                                                 ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[11]                                                                                            ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[10]                                                                                                                 ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[10]                                                                                            ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[8]                                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[8]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[7]                                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[7]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[6]                                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[6]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[5]                                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[5]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[4]                                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[4]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; udp_send:u_udp_send|total_num[6]                                                                                                ; Stuck at GND              ; udp_send:u_udp_send|ip_head[0][6]                                                                                              ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[2]                                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[2]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall ; Lost Fanouts              ; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1 ;
; udp_send:u_udp_send|udp_num[5]                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|ip_head[6][21]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_latch_l[1]                                        ; Lost Fanouts              ; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_cell_l[1]                                        ;
; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_latch_l[0]                                        ; Lost Fanouts              ; altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated|input_cell_l[0]                                        ;
; udp_send:u_udp_send|udp_num[4]                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|ip_head[6][20]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; udp_send:u_udp_send|udp_num[6]                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|ip_head[6][22]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; udp_send:u_udp_send|total_num[5]                                                                                                ; Stuck at GND              ; udp_send:u_udp_send|ip_head[0][5]                                                                                              ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; tx_byte_num[12]                                                                                                                 ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[12]                                                                                            ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; udp_receive:u_udp_receive|data_byte_num[1]                                                                                      ; Lost Fanouts              ; udp_receive:u_udp_receive|udp_byte_num[1]                                                                                      ;
; udp_receive:u_udp_receive|data_byte_num[2]                                                                                      ; Lost Fanouts              ; udp_receive:u_udp_receive|udp_byte_num[2]                                                                                      ;
; udp_receive:u_udp_receive|data_byte_num[3]                                                                                      ; Lost Fanouts              ; udp_receive:u_udp_receive|udp_byte_num[3]                                                                                      ;
; tx_byte_num[3]                                                                                                                  ; Stuck at GND              ; udp_send:u_udp_send|tx_data_num[3]                                                                                             ;
;                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                ;
; udp_receive:u_udp_receive|data_byte_num[0]                                                                                      ; Lost Fanouts              ; udp_receive:u_udp_receive|udp_byte_num[0]                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 859   ;
; Number of registers using Synchronous Clear  ; 58    ;
; Number of registers using Synchronous Load   ; 93    ;
; Number of registers using Asynchronous Clear ; 829   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 433   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                           ; 3       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                           ; 3       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[1]                                             ; 2       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[3]                                             ; 2       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                             ; 2       ;
; cnt                                                                                                                                                                                          ; 2       ;
; crc32_d4:u_crc32_d4|lfsr_q[15]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[23]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[31]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[7]                                                                                                                                                                ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[19]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[11]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[27]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[3]                                                                                                                                                                ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[14]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[22]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[30]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[6]                                                                                                                                                                ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[10]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[18]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[26]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[2]                                                                                                                                                                ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[13]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[29]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[21]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[5]                                                                                                                                                                ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[25]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[9]                                                                                                                                                                ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[1]                                                                                                                                                                ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[17]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[12]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[20]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[28]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[4]                                                                                                                                                                ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[8]                                                                                                                                                                ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[16]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[24]                                                                                                                                                               ; 3       ;
; crc32_d4:u_crc32_d4|lfsr_q[0]                                                                                                                                                                ; 3       ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                      ; 7       ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                      ; 6       ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                         ; 5       ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                   ; 1       ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                         ; 4       ;
; data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                                   ; 1       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[0]                                  ; 1       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[1]                                  ; 1       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[2]                                  ; 1       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[4]                                  ; 1       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[5]                                  ; 1       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[7]                                  ; 1       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1_wraddr_q[8]                                  ; 1       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa2_i[0]                                             ; 3       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_1_seq_clkproc:u0_m0_wo0_symSuppress_1_seq_c[0] ; 3       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                             ; 3       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[1]       ; 2       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we2_seq_clkproc:u0_m0_wo0_wi0_r0_we2_seq_c[0]       ; 3       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[1]                               ; 2       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra2_count1_lutreg_q[3]                               ; 2       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                               ; 2       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                      ; 8       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                ; 3       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                ; 1       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                ; 2       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                      ; 3       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                      ; 1       ;
; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                      ; 2       ;
; Total number of inverted registers = 66                                                                                                                                                      ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ethernet|udp_send:u_udp_send|data_cnt[4]                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ethernet|udp_send:u_udp_send|real_add_cnt[4]                                                                                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |ethernet|udp_send:u_udp_send|check_buffer[12]                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ethernet|data_acq:d1|fifo_pp:fifo|trans_data[25]                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ethernet|data_acq:d1|fifo_pp:fifo|trans_data[14]                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ethernet|data_acq:d1|fifo_pp:fifo|trans_data[22]                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ethernet|data_acq:d1|fifo_pp:fifo|trans_data[6]                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ethernet|data_acq:d1|fifo_pp:fifo|bit_sel[2]                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ethernet|udp_send:u_udp_send|check_buffer[18]                                                                                                               ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |ethernet|data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk|data_lsb[2] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |ethernet|udp_send:u_udp_send|ip_head[2][6]                                                                                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ethernet|eth_tx_data[1]~reg0                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ethernet|udp_send:u_udp_send|tx_bit_sel[1]                                                                                                                  ;
; 128:1              ; 7 bits    ; 595 LEs       ; 210 LEs              ; 385 LEs                ; Yes        ; |ethernet|eth_arp_send:arp1|arp_data[7]                                                                                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |ethernet|udp_send:u_udp_send|cnt[2]                                                                                                                         ;
; 17:1               ; 5 bits    ; 55 LEs        ; 5 LEs                ; 50 LEs                 ; Yes        ; |ethernet|udp_receive:u_udp_receive|cnt[4]                                                                                                                   ;
; 65:1               ; 5 bits    ; 215 LEs       ; 170 LEs              ; 45 LEs                 ; Yes        ; |ethernet|udp_send:u_udp_send|eth_tx_data_s[7]                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ethernet|crc32_d4:u_crc32_d4|lfsr_q[9]                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for altddioin:a1|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+--------------------------------+
; Assignment          ; Value ; From ; To                             ;
+---------------------+-------+------+--------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                   ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                   ;
+---------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------+
; Assignment                  ; Value       ; From ; To                                          ;
+-----------------------------+-------------+------+---------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                           ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                ;
+-----------------------------+-------------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst ;
+-----------------+-------+------+-----------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                        ;
+-----------------+-------+------+-----------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                         ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                         ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                         ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                         ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                         ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                         ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                         ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                         ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                         ;
+-----------------+-------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                  ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                   ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[8]                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[7]                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[6]                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[5]                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[4]                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[3]                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[2]                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[1]                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_delayr1_rdcnt_i[0]                                                 ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_delayr1_rdcnt_eq                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa2_i[0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca1_i[4]                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca1_i[3]                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca1_i[2]                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca1_i[1]                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca1_i[0]                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca1_eq                                                                    ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem|altsyncram_kln3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altsyncram_bgq3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem|altsyncram_kln3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                               ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                               ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ethernet            ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 001011001111111000000111000110010110100000110011 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000101101110                 ; Unsigned Binary ;
; DES_MAC        ; 000000000010101101100111110111010110110000011100 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000100001011                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk125m:c1|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------+
; Parameter Name                ; Value                     ; Type                ;
+-------------------------------+---------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped             ;
; PLL_TYPE                      ; AUTO                      ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk125m ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped             ;
; LOCK_HIGH                     ; 1                         ; Untyped             ;
; LOCK_LOW                      ; 1                         ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped             ;
; SKIP_VCO                      ; OFF                       ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped             ;
; BANDWIDTH                     ; 0                         ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped             ;
; DOWN_SPREAD                   ; 0                         ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                         ; Signed Integer      ;
; CLK2_MULTIPLY_BY              ; 5                         ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 5                         ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 5                         ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK3_DIVIDE_BY                ; 25                        ; Signed Integer      ;
; CLK2_DIVIDE_BY                ; 2                         ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 170000                    ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 4000                      ; Untyped             ;
; CLK1_PHASE_SHIFT              ; -1000                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped             ;
; DPA_DIVIDER                   ; 0                         ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped             ;
; VCO_MIN                       ; 0                         ; Untyped             ;
; VCO_MAX                       ; 0                         ; Untyped             ;
; VCO_CENTER                    ; 0                         ; Untyped             ;
; PFD_MIN                       ; 0                         ; Untyped             ;
; PFD_MAX                       ; 0                         ; Untyped             ;
; M_INITIAL                     ; 0                         ; Untyped             ;
; M                             ; 0                         ; Untyped             ;
; N                             ; 1                         ; Untyped             ;
; M2                            ; 1                         ; Untyped             ;
; N2                            ; 1                         ; Untyped             ;
; SS                            ; 1                         ; Untyped             ;
; C0_HIGH                       ; 0                         ; Untyped             ;
; C1_HIGH                       ; 0                         ; Untyped             ;
; C2_HIGH                       ; 0                         ; Untyped             ;
; C3_HIGH                       ; 0                         ; Untyped             ;
; C4_HIGH                       ; 0                         ; Untyped             ;
; C5_HIGH                       ; 0                         ; Untyped             ;
; C6_HIGH                       ; 0                         ; Untyped             ;
; C7_HIGH                       ; 0                         ; Untyped             ;
; C8_HIGH                       ; 0                         ; Untyped             ;
; C9_HIGH                       ; 0                         ; Untyped             ;
; C0_LOW                        ; 0                         ; Untyped             ;
; C1_LOW                        ; 0                         ; Untyped             ;
; C2_LOW                        ; 0                         ; Untyped             ;
; C3_LOW                        ; 0                         ; Untyped             ;
; C4_LOW                        ; 0                         ; Untyped             ;
; C5_LOW                        ; 0                         ; Untyped             ;
; C6_LOW                        ; 0                         ; Untyped             ;
; C7_LOW                        ; 0                         ; Untyped             ;
; C8_LOW                        ; 0                         ; Untyped             ;
; C9_LOW                        ; 0                         ; Untyped             ;
; C0_INITIAL                    ; 0                         ; Untyped             ;
; C1_INITIAL                    ; 0                         ; Untyped             ;
; C2_INITIAL                    ; 0                         ; Untyped             ;
; C3_INITIAL                    ; 0                         ; Untyped             ;
; C4_INITIAL                    ; 0                         ; Untyped             ;
; C5_INITIAL                    ; 0                         ; Untyped             ;
; C6_INITIAL                    ; 0                         ; Untyped             ;
; C7_INITIAL                    ; 0                         ; Untyped             ;
; C8_INITIAL                    ; 0                         ; Untyped             ;
; C9_INITIAL                    ; 0                         ; Untyped             ;
; C0_MODE                       ; BYPASS                    ; Untyped             ;
; C1_MODE                       ; BYPASS                    ; Untyped             ;
; C2_MODE                       ; BYPASS                    ; Untyped             ;
; C3_MODE                       ; BYPASS                    ; Untyped             ;
; C4_MODE                       ; BYPASS                    ; Untyped             ;
; C5_MODE                       ; BYPASS                    ; Untyped             ;
; C6_MODE                       ; BYPASS                    ; Untyped             ;
; C7_MODE                       ; BYPASS                    ; Untyped             ;
; C8_MODE                       ; BYPASS                    ; Untyped             ;
; C9_MODE                       ; BYPASS                    ; Untyped             ;
; C0_PH                         ; 0                         ; Untyped             ;
; C1_PH                         ; 0                         ; Untyped             ;
; C2_PH                         ; 0                         ; Untyped             ;
; C3_PH                         ; 0                         ; Untyped             ;
; C4_PH                         ; 0                         ; Untyped             ;
; C5_PH                         ; 0                         ; Untyped             ;
; C6_PH                         ; 0                         ; Untyped             ;
; C7_PH                         ; 0                         ; Untyped             ;
; C8_PH                         ; 0                         ; Untyped             ;
; C9_PH                         ; 0                         ; Untyped             ;
; L0_HIGH                       ; 1                         ; Untyped             ;
; L1_HIGH                       ; 1                         ; Untyped             ;
; G0_HIGH                       ; 1                         ; Untyped             ;
; G1_HIGH                       ; 1                         ; Untyped             ;
; G2_HIGH                       ; 1                         ; Untyped             ;
; G3_HIGH                       ; 1                         ; Untyped             ;
; E0_HIGH                       ; 1                         ; Untyped             ;
; E1_HIGH                       ; 1                         ; Untyped             ;
; E2_HIGH                       ; 1                         ; Untyped             ;
; E3_HIGH                       ; 1                         ; Untyped             ;
; L0_LOW                        ; 1                         ; Untyped             ;
; L1_LOW                        ; 1                         ; Untyped             ;
; G0_LOW                        ; 1                         ; Untyped             ;
; G1_LOW                        ; 1                         ; Untyped             ;
; G2_LOW                        ; 1                         ; Untyped             ;
; G3_LOW                        ; 1                         ; Untyped             ;
; E0_LOW                        ; 1                         ; Untyped             ;
; E1_LOW                        ; 1                         ; Untyped             ;
; E2_LOW                        ; 1                         ; Untyped             ;
; E3_LOW                        ; 1                         ; Untyped             ;
; L0_INITIAL                    ; 1                         ; Untyped             ;
; L1_INITIAL                    ; 1                         ; Untyped             ;
; G0_INITIAL                    ; 1                         ; Untyped             ;
; G1_INITIAL                    ; 1                         ; Untyped             ;
; G2_INITIAL                    ; 1                         ; Untyped             ;
; G3_INITIAL                    ; 1                         ; Untyped             ;
; E0_INITIAL                    ; 1                         ; Untyped             ;
; E1_INITIAL                    ; 1                         ; Untyped             ;
; E2_INITIAL                    ; 1                         ; Untyped             ;
; E3_INITIAL                    ; 1                         ; Untyped             ;
; L0_MODE                       ; BYPASS                    ; Untyped             ;
; L1_MODE                       ; BYPASS                    ; Untyped             ;
; G0_MODE                       ; BYPASS                    ; Untyped             ;
; G1_MODE                       ; BYPASS                    ; Untyped             ;
; G2_MODE                       ; BYPASS                    ; Untyped             ;
; G3_MODE                       ; BYPASS                    ; Untyped             ;
; E0_MODE                       ; BYPASS                    ; Untyped             ;
; E1_MODE                       ; BYPASS                    ; Untyped             ;
; E2_MODE                       ; BYPASS                    ; Untyped             ;
; E3_MODE                       ; BYPASS                    ; Untyped             ;
; L0_PH                         ; 0                         ; Untyped             ;
; L1_PH                         ; 0                         ; Untyped             ;
; G0_PH                         ; 0                         ; Untyped             ;
; G1_PH                         ; 0                         ; Untyped             ;
; G2_PH                         ; 0                         ; Untyped             ;
; G3_PH                         ; 0                         ; Untyped             ;
; E0_PH                         ; 0                         ; Untyped             ;
; E1_PH                         ; 0                         ; Untyped             ;
; E2_PH                         ; 0                         ; Untyped             ;
; E3_PH                         ; 0                         ; Untyped             ;
; M_PH                          ; 0                         ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped             ;
; CLK0_COUNTER                  ; G0                        ; Untyped             ;
; CLK1_COUNTER                  ; G0                        ; Untyped             ;
; CLK2_COUNTER                  ; G0                        ; Untyped             ;
; CLK3_COUNTER                  ; G0                        ; Untyped             ;
; CLK4_COUNTER                  ; G0                        ; Untyped             ;
; CLK5_COUNTER                  ; G0                        ; Untyped             ;
; CLK6_COUNTER                  ; E0                        ; Untyped             ;
; CLK7_COUNTER                  ; E1                        ; Untyped             ;
; CLK8_COUNTER                  ; E2                        ; Untyped             ;
; CLK9_COUNTER                  ; E3                        ; Untyped             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped             ;
; M_TIME_DELAY                  ; 0                         ; Untyped             ;
; N_TIME_DELAY                  ; 0                         ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped             ;
; VCO_POST_SCALE                ; 0                         ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped             ;
; CBXI_PARAMETER                ; clk125m_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk250:c2|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------+
; Parameter Name                ; Value                    ; Type                ;
+-------------------------------+--------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped             ;
; PLL_TYPE                      ; AUTO                     ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk250 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped             ;
; LOCK_HIGH                     ; 1                        ; Untyped             ;
; LOCK_LOW                      ; 1                        ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped             ;
; SKIP_VCO                      ; OFF                      ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped             ;
; BANDWIDTH                     ; 0                        ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped             ;
; DOWN_SPREAD                   ; 0                        ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 5                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped             ;
; DPA_DIVIDER                   ; 0                        ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped             ;
; VCO_MIN                       ; 0                        ; Untyped             ;
; VCO_MAX                       ; 0                        ; Untyped             ;
; VCO_CENTER                    ; 0                        ; Untyped             ;
; PFD_MIN                       ; 0                        ; Untyped             ;
; PFD_MAX                       ; 0                        ; Untyped             ;
; M_INITIAL                     ; 0                        ; Untyped             ;
; M                             ; 0                        ; Untyped             ;
; N                             ; 1                        ; Untyped             ;
; M2                            ; 1                        ; Untyped             ;
; N2                            ; 1                        ; Untyped             ;
; SS                            ; 1                        ; Untyped             ;
; C0_HIGH                       ; 0                        ; Untyped             ;
; C1_HIGH                       ; 0                        ; Untyped             ;
; C2_HIGH                       ; 0                        ; Untyped             ;
; C3_HIGH                       ; 0                        ; Untyped             ;
; C4_HIGH                       ; 0                        ; Untyped             ;
; C5_HIGH                       ; 0                        ; Untyped             ;
; C6_HIGH                       ; 0                        ; Untyped             ;
; C7_HIGH                       ; 0                        ; Untyped             ;
; C8_HIGH                       ; 0                        ; Untyped             ;
; C9_HIGH                       ; 0                        ; Untyped             ;
; C0_LOW                        ; 0                        ; Untyped             ;
; C1_LOW                        ; 0                        ; Untyped             ;
; C2_LOW                        ; 0                        ; Untyped             ;
; C3_LOW                        ; 0                        ; Untyped             ;
; C4_LOW                        ; 0                        ; Untyped             ;
; C5_LOW                        ; 0                        ; Untyped             ;
; C6_LOW                        ; 0                        ; Untyped             ;
; C7_LOW                        ; 0                        ; Untyped             ;
; C8_LOW                        ; 0                        ; Untyped             ;
; C9_LOW                        ; 0                        ; Untyped             ;
; C0_INITIAL                    ; 0                        ; Untyped             ;
; C1_INITIAL                    ; 0                        ; Untyped             ;
; C2_INITIAL                    ; 0                        ; Untyped             ;
; C3_INITIAL                    ; 0                        ; Untyped             ;
; C4_INITIAL                    ; 0                        ; Untyped             ;
; C5_INITIAL                    ; 0                        ; Untyped             ;
; C6_INITIAL                    ; 0                        ; Untyped             ;
; C7_INITIAL                    ; 0                        ; Untyped             ;
; C8_INITIAL                    ; 0                        ; Untyped             ;
; C9_INITIAL                    ; 0                        ; Untyped             ;
; C0_MODE                       ; BYPASS                   ; Untyped             ;
; C1_MODE                       ; BYPASS                   ; Untyped             ;
; C2_MODE                       ; BYPASS                   ; Untyped             ;
; C3_MODE                       ; BYPASS                   ; Untyped             ;
; C4_MODE                       ; BYPASS                   ; Untyped             ;
; C5_MODE                       ; BYPASS                   ; Untyped             ;
; C6_MODE                       ; BYPASS                   ; Untyped             ;
; C7_MODE                       ; BYPASS                   ; Untyped             ;
; C8_MODE                       ; BYPASS                   ; Untyped             ;
; C9_MODE                       ; BYPASS                   ; Untyped             ;
; C0_PH                         ; 0                        ; Untyped             ;
; C1_PH                         ; 0                        ; Untyped             ;
; C2_PH                         ; 0                        ; Untyped             ;
; C3_PH                         ; 0                        ; Untyped             ;
; C4_PH                         ; 0                        ; Untyped             ;
; C5_PH                         ; 0                        ; Untyped             ;
; C6_PH                         ; 0                        ; Untyped             ;
; C7_PH                         ; 0                        ; Untyped             ;
; C8_PH                         ; 0                        ; Untyped             ;
; C9_PH                         ; 0                        ; Untyped             ;
; L0_HIGH                       ; 1                        ; Untyped             ;
; L1_HIGH                       ; 1                        ; Untyped             ;
; G0_HIGH                       ; 1                        ; Untyped             ;
; G1_HIGH                       ; 1                        ; Untyped             ;
; G2_HIGH                       ; 1                        ; Untyped             ;
; G3_HIGH                       ; 1                        ; Untyped             ;
; E0_HIGH                       ; 1                        ; Untyped             ;
; E1_HIGH                       ; 1                        ; Untyped             ;
; E2_HIGH                       ; 1                        ; Untyped             ;
; E3_HIGH                       ; 1                        ; Untyped             ;
; L0_LOW                        ; 1                        ; Untyped             ;
; L1_LOW                        ; 1                        ; Untyped             ;
; G0_LOW                        ; 1                        ; Untyped             ;
; G1_LOW                        ; 1                        ; Untyped             ;
; G2_LOW                        ; 1                        ; Untyped             ;
; G3_LOW                        ; 1                        ; Untyped             ;
; E0_LOW                        ; 1                        ; Untyped             ;
; E1_LOW                        ; 1                        ; Untyped             ;
; E2_LOW                        ; 1                        ; Untyped             ;
; E3_LOW                        ; 1                        ; Untyped             ;
; L0_INITIAL                    ; 1                        ; Untyped             ;
; L1_INITIAL                    ; 1                        ; Untyped             ;
; G0_INITIAL                    ; 1                        ; Untyped             ;
; G1_INITIAL                    ; 1                        ; Untyped             ;
; G2_INITIAL                    ; 1                        ; Untyped             ;
; G3_INITIAL                    ; 1                        ; Untyped             ;
; E0_INITIAL                    ; 1                        ; Untyped             ;
; E1_INITIAL                    ; 1                        ; Untyped             ;
; E2_INITIAL                    ; 1                        ; Untyped             ;
; E3_INITIAL                    ; 1                        ; Untyped             ;
; L0_MODE                       ; BYPASS                   ; Untyped             ;
; L1_MODE                       ; BYPASS                   ; Untyped             ;
; G0_MODE                       ; BYPASS                   ; Untyped             ;
; G1_MODE                       ; BYPASS                   ; Untyped             ;
; G2_MODE                       ; BYPASS                   ; Untyped             ;
; G3_MODE                       ; BYPASS                   ; Untyped             ;
; E0_MODE                       ; BYPASS                   ; Untyped             ;
; E1_MODE                       ; BYPASS                   ; Untyped             ;
; E2_MODE                       ; BYPASS                   ; Untyped             ;
; E3_MODE                       ; BYPASS                   ; Untyped             ;
; L0_PH                         ; 0                        ; Untyped             ;
; L1_PH                         ; 0                        ; Untyped             ;
; G0_PH                         ; 0                        ; Untyped             ;
; G1_PH                         ; 0                        ; Untyped             ;
; G2_PH                         ; 0                        ; Untyped             ;
; G3_PH                         ; 0                        ; Untyped             ;
; E0_PH                         ; 0                        ; Untyped             ;
; E1_PH                         ; 0                        ; Untyped             ;
; E2_PH                         ; 0                        ; Untyped             ;
; E3_PH                         ; 0                        ; Untyped             ;
; M_PH                          ; 0                        ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped             ;
; CLK0_COUNTER                  ; G0                       ; Untyped             ;
; CLK1_COUNTER                  ; G0                       ; Untyped             ;
; CLK2_COUNTER                  ; G0                       ; Untyped             ;
; CLK3_COUNTER                  ; G0                       ; Untyped             ;
; CLK4_COUNTER                  ; G0                       ; Untyped             ;
; CLK5_COUNTER                  ; G0                       ; Untyped             ;
; CLK6_COUNTER                  ; E0                       ; Untyped             ;
; CLK7_COUNTER                  ; E1                       ; Untyped             ;
; CLK8_COUNTER                  ; E2                       ; Untyped             ;
; CLK9_COUNTER                  ; E3                       ; Untyped             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped             ;
; M_TIME_DELAY                  ; 0                        ; Untyped             ;
; N_TIME_DELAY                  ; 0                        ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped             ;
; VCO_POST_SCALE                ; 0                        ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped             ;
; CBXI_PARAMETER                ; clk250_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE      ;
+-------------------------------+--------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altddioin:a1|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+---------------------------------------------------+
; Parameter Name         ; Value        ; Type                                              ;
+------------------------+--------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                    ;
; WIDTH                  ; 4            ; Signed Integer                                    ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                           ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                           ;
; CBXI_PARAMETER         ; ddio_in_1gg  ; Untyped                                           ;
+------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_send:u_udp_send                    ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 001011001111111000000111000110010110100000110011 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000101101110                 ; Unsigned Binary ;
; DES_MAC        ; 000000000010101101100111110111010110110000011100 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000100001011                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_receive:u_udp_receive              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 001011001111111000000111000110010110100000110011 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000101101110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component ;
+-------------------------------+----------------------------+-----------------------------------------------+
; Parameter Name                ; Value                      ; Type                                          ;
+-------------------------------+----------------------------+-----------------------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                                       ;
; PLL_TYPE                      ; AUTO                       ; Untyped                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=rxclk250 ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 8000                       ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                                       ;
; LOCK_HIGH                     ; 1                          ; Untyped                                       ;
; LOCK_LOW                      ; 1                          ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                                       ;
; SKIP_VCO                      ; OFF                        ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                                       ;
; BANDWIDTH                     ; 0                          ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                          ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                                       ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                                       ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 2000                       ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                                       ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                          ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                                       ;
; VCO_MIN                       ; 0                          ; Untyped                                       ;
; VCO_MAX                       ; 0                          ; Untyped                                       ;
; VCO_CENTER                    ; 0                          ; Untyped                                       ;
; PFD_MIN                       ; 0                          ; Untyped                                       ;
; PFD_MAX                       ; 0                          ; Untyped                                       ;
; M_INITIAL                     ; 0                          ; Untyped                                       ;
; M                             ; 0                          ; Untyped                                       ;
; N                             ; 1                          ; Untyped                                       ;
; M2                            ; 1                          ; Untyped                                       ;
; N2                            ; 1                          ; Untyped                                       ;
; SS                            ; 1                          ; Untyped                                       ;
; C0_HIGH                       ; 0                          ; Untyped                                       ;
; C1_HIGH                       ; 0                          ; Untyped                                       ;
; C2_HIGH                       ; 0                          ; Untyped                                       ;
; C3_HIGH                       ; 0                          ; Untyped                                       ;
; C4_HIGH                       ; 0                          ; Untyped                                       ;
; C5_HIGH                       ; 0                          ; Untyped                                       ;
; C6_HIGH                       ; 0                          ; Untyped                                       ;
; C7_HIGH                       ; 0                          ; Untyped                                       ;
; C8_HIGH                       ; 0                          ; Untyped                                       ;
; C9_HIGH                       ; 0                          ; Untyped                                       ;
; C0_LOW                        ; 0                          ; Untyped                                       ;
; C1_LOW                        ; 0                          ; Untyped                                       ;
; C2_LOW                        ; 0                          ; Untyped                                       ;
; C3_LOW                        ; 0                          ; Untyped                                       ;
; C4_LOW                        ; 0                          ; Untyped                                       ;
; C5_LOW                        ; 0                          ; Untyped                                       ;
; C6_LOW                        ; 0                          ; Untyped                                       ;
; C7_LOW                        ; 0                          ; Untyped                                       ;
; C8_LOW                        ; 0                          ; Untyped                                       ;
; C9_LOW                        ; 0                          ; Untyped                                       ;
; C0_INITIAL                    ; 0                          ; Untyped                                       ;
; C1_INITIAL                    ; 0                          ; Untyped                                       ;
; C2_INITIAL                    ; 0                          ; Untyped                                       ;
; C3_INITIAL                    ; 0                          ; Untyped                                       ;
; C4_INITIAL                    ; 0                          ; Untyped                                       ;
; C5_INITIAL                    ; 0                          ; Untyped                                       ;
; C6_INITIAL                    ; 0                          ; Untyped                                       ;
; C7_INITIAL                    ; 0                          ; Untyped                                       ;
; C8_INITIAL                    ; 0                          ; Untyped                                       ;
; C9_INITIAL                    ; 0                          ; Untyped                                       ;
; C0_MODE                       ; BYPASS                     ; Untyped                                       ;
; C1_MODE                       ; BYPASS                     ; Untyped                                       ;
; C2_MODE                       ; BYPASS                     ; Untyped                                       ;
; C3_MODE                       ; BYPASS                     ; Untyped                                       ;
; C4_MODE                       ; BYPASS                     ; Untyped                                       ;
; C5_MODE                       ; BYPASS                     ; Untyped                                       ;
; C6_MODE                       ; BYPASS                     ; Untyped                                       ;
; C7_MODE                       ; BYPASS                     ; Untyped                                       ;
; C8_MODE                       ; BYPASS                     ; Untyped                                       ;
; C9_MODE                       ; BYPASS                     ; Untyped                                       ;
; C0_PH                         ; 0                          ; Untyped                                       ;
; C1_PH                         ; 0                          ; Untyped                                       ;
; C2_PH                         ; 0                          ; Untyped                                       ;
; C3_PH                         ; 0                          ; Untyped                                       ;
; C4_PH                         ; 0                          ; Untyped                                       ;
; C5_PH                         ; 0                          ; Untyped                                       ;
; C6_PH                         ; 0                          ; Untyped                                       ;
; C7_PH                         ; 0                          ; Untyped                                       ;
; C8_PH                         ; 0                          ; Untyped                                       ;
; C9_PH                         ; 0                          ; Untyped                                       ;
; L0_HIGH                       ; 1                          ; Untyped                                       ;
; L1_HIGH                       ; 1                          ; Untyped                                       ;
; G0_HIGH                       ; 1                          ; Untyped                                       ;
; G1_HIGH                       ; 1                          ; Untyped                                       ;
; G2_HIGH                       ; 1                          ; Untyped                                       ;
; G3_HIGH                       ; 1                          ; Untyped                                       ;
; E0_HIGH                       ; 1                          ; Untyped                                       ;
; E1_HIGH                       ; 1                          ; Untyped                                       ;
; E2_HIGH                       ; 1                          ; Untyped                                       ;
; E3_HIGH                       ; 1                          ; Untyped                                       ;
; L0_LOW                        ; 1                          ; Untyped                                       ;
; L1_LOW                        ; 1                          ; Untyped                                       ;
; G0_LOW                        ; 1                          ; Untyped                                       ;
; G1_LOW                        ; 1                          ; Untyped                                       ;
; G2_LOW                        ; 1                          ; Untyped                                       ;
; G3_LOW                        ; 1                          ; Untyped                                       ;
; E0_LOW                        ; 1                          ; Untyped                                       ;
; E1_LOW                        ; 1                          ; Untyped                                       ;
; E2_LOW                        ; 1                          ; Untyped                                       ;
; E3_LOW                        ; 1                          ; Untyped                                       ;
; L0_INITIAL                    ; 1                          ; Untyped                                       ;
; L1_INITIAL                    ; 1                          ; Untyped                                       ;
; G0_INITIAL                    ; 1                          ; Untyped                                       ;
; G1_INITIAL                    ; 1                          ; Untyped                                       ;
; G2_INITIAL                    ; 1                          ; Untyped                                       ;
; G3_INITIAL                    ; 1                          ; Untyped                                       ;
; E0_INITIAL                    ; 1                          ; Untyped                                       ;
; E1_INITIAL                    ; 1                          ; Untyped                                       ;
; E2_INITIAL                    ; 1                          ; Untyped                                       ;
; E3_INITIAL                    ; 1                          ; Untyped                                       ;
; L0_MODE                       ; BYPASS                     ; Untyped                                       ;
; L1_MODE                       ; BYPASS                     ; Untyped                                       ;
; G0_MODE                       ; BYPASS                     ; Untyped                                       ;
; G1_MODE                       ; BYPASS                     ; Untyped                                       ;
; G2_MODE                       ; BYPASS                     ; Untyped                                       ;
; G3_MODE                       ; BYPASS                     ; Untyped                                       ;
; E0_MODE                       ; BYPASS                     ; Untyped                                       ;
; E1_MODE                       ; BYPASS                     ; Untyped                                       ;
; E2_MODE                       ; BYPASS                     ; Untyped                                       ;
; E3_MODE                       ; BYPASS                     ; Untyped                                       ;
; L0_PH                         ; 0                          ; Untyped                                       ;
; L1_PH                         ; 0                          ; Untyped                                       ;
; G0_PH                         ; 0                          ; Untyped                                       ;
; G1_PH                         ; 0                          ; Untyped                                       ;
; G2_PH                         ; 0                          ; Untyped                                       ;
; G3_PH                         ; 0                          ; Untyped                                       ;
; E0_PH                         ; 0                          ; Untyped                                       ;
; E1_PH                         ; 0                          ; Untyped                                       ;
; E2_PH                         ; 0                          ; Untyped                                       ;
; E3_PH                         ; 0                          ; Untyped                                       ;
; M_PH                          ; 0                          ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                         ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                         ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                         ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                         ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                         ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                         ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                         ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                         ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                         ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                         ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                          ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                          ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                          ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                                       ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                                       ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                                       ;
; CBXI_PARAMETER                ; rxclk250_altpll            ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                                       ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                                ;
+-------------------------------+----------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1 ;
+----------------+------------+----------------------------+
; Parameter Name ; Value      ; Type                       ;
+----------------+------------+----------------------------+
; T500NS         ; 0000011000 ; Unsigned Binary            ;
+----------------+------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst ;
+---------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                                        ;
+---------------------+--------------+-----------------------------------------------------------------------------+
; INWIDTH             ; 16           ; Signed Integer                                                              ;
; OUT_WIDTH_UNTRIMMED ; 39           ; Signed Integer                                                              ;
; BANKINWIDTH         ; 0            ; Signed Integer                                                              ;
; REM_LSB_BIT_g       ; 7            ; Signed Integer                                                              ;
; REM_LSB_TYPE_g      ; round        ; String                                                                      ;
; REM_MSB_BIT_g       ; 4            ; Signed Integer                                                              ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                                      ;
; PHYSCHANIN          ; 1            ; Signed Integer                                                              ;
; PHYSCHANOUT         ; 1            ; Signed Integer                                                              ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                                              ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                                              ;
; OUTPUTFIFODEPTH     ; 8            ; Signed Integer                                                              ;
; USE_PACKETS         ; 0            ; Signed Integer                                                              ;
; MODE_WIDTH          ; 0            ; Signed Integer                                                              ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                                  ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                                              ;
; NUMCHANS            ; 1            ; Signed Integer                                                              ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                                      ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                                              ;
+---------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 16    ; Signed Integer                                                                                                                    ;
; data_width      ; 16    ; Signed Integer                                                                                                                    ;
; data_port_count ; 1     ; Signed Integer                                                                                                                    ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 28    ; Signed Integer                                                                                                                  ;
; data_width            ; 28    ; Signed Integer                                                                                                                  ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                  ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                  ;
; fifo_depth_g          ; 8     ; Signed Integer                                                                                                                  ;
; have_counter_g        ; false ; Enumerated                                                                                                                      ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                  ;
; use_packets           ; 0     ; Signed Integer                                                                                                                  ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                           ;
; depth          ; 2     ; Signed Integer                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_17 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_kln3      ; Untyped                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                       ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                       ;
; NUMWORDS_A                         ; 440                  ; Signed Integer                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                       ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                                                       ;
; NUMWORDS_B                         ; 440                  ; Signed Integer                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_bgq3      ; Untyped                                                                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                          ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                              ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_kln3      ; Untyped                                                                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                           ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHB                                     ; 17           ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHP                                     ; 33           ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_7eu     ; Untyped                                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                        ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                           ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
; LPM_WIDTHA                                     ; 16           ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHB                                     ; 17           ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHP                                     ; 33           ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_7eu     ; Untyped                                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                        ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 39    ; Signed Integer                                                                                                                                             ;
; rem_lsb_bit_g  ; 7     ; Signed Integer                                                                                                                                             ;
; rem_lsb_type_g ; round ; String                                                                                                                                                     ;
; rem_msb_bit_g  ; 4     ; Signed Integer                                                                                                                                             ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fifo_pp:fifo ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                              ;
; start          ; 0001  ; Unsigned Binary                              ;
; ping           ; 0010  ; Unsigned Binary                              ;
; pang           ; 0100  ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                     ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                  ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                  ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                  ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                  ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                           ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                  ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                           ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                           ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                           ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                           ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                  ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                           ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                  ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                  ;
; USE_EAB                                   ; ON          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                  ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                           ;
; CBXI_PARAMETER                            ; dcfifo_j7k1 ; Untyped                                                                  ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_acq:d1|fifo_pp:fifo|fifo:fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                     ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                  ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                  ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                  ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                  ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                           ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                  ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                           ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                           ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                           ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                           ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                  ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                           ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                  ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                  ;
; USE_EAB                                   ; ON          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                  ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                           ;
; CBXI_PARAMETER                            ; dcfifo_j7k1 ; Untyped                                                                  ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                  ;
+-------------------------------+---------------------------------------------------------------+
; Name                          ; Value                                                         ;
+-------------------------------+---------------------------------------------------------------+
; Number of entity instances    ; 3                                                             ;
; Entity Instance               ; clk125m:c1|altpll:altpll_component                            ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; AUTO                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
; Entity Instance               ; clk250:c2|altpll:altpll_component                             ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; AUTO                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
; Entity Instance               ; udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                        ;
;     -- PLL_TYPE               ; AUTO                                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                                             ;
+-------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                   ;
; Entity Instance                           ; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 440                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 440                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
; Entity Instance                           ; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                            ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                             ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                                                                 ;
; Entity Instance                       ; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 33                                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                ;
; Entity Instance                       ; data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 33                                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_acq:d1|fifo_pp:fifo"                                                                                           ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data_in[31..29] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; data_in[28]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; count1          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; count2          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bit_sel         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "data_acq:d1|fir:f1"                ;
+------------------+--------+----------+------------------------+
; Port             ; Type   ; Severity ; Details                ;
+------------------+--------+----------+------------------------+
; ast_sink_error   ; Input  ; Info     ; Explicitly unconnected ;
; ast_source_error ; Output ; Info     ; Explicitly unconnected ;
+------------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_acq:d1"                                                                                                 ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; filouten ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_receive:u_udp_receive|rxclk250:c3"                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_receive:u_udp_receive"                                                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; eth_rx_clk_250m ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; src_mac         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; data_cnt        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rec_pkt_done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rec_data_s      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rec_en          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; rec_otss        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rec_otsn        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; txdatacnt_en    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp_send:u_udp_send"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; tx_done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_req     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txdata_cnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_cnt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; crc_clr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "eth_arp_send:arp1"                   ;
+---------------------+-------+----------+------------------------+
; Port                ; Type  ; Severity ; Details                ;
+---------------------+-------+----------+------------------------+
; arp_ack_trig        ; Input ; Info     ; Explicitly unconnected ;
; arp_src_ip[31..30]  ; Input ; Info     ; Stuck at VCC           ;
; arp_src_ip[6..5]    ; Input ; Info     ; Stuck at VCC           ;
; arp_src_ip[3..1]    ; Input ; Info     ; Stuck at VCC           ;
; arp_src_ip[29..24]  ; Input ; Info     ; Stuck at GND           ;
; arp_src_ip[18..9]   ; Input ; Info     ; Stuck at GND           ;
; arp_src_ip[23]      ; Input ; Info     ; Stuck at VCC           ;
; arp_src_ip[22]      ; Input ; Info     ; Stuck at GND           ;
; arp_src_ip[21]      ; Input ; Info     ; Stuck at VCC           ;
; arp_src_ip[20]      ; Input ; Info     ; Stuck at GND           ;
; arp_src_ip[19]      ; Input ; Info     ; Stuck at VCC           ;
; arp_src_ip[8]       ; Input ; Info     ; Stuck at VCC           ;
; arp_src_ip[7]       ; Input ; Info     ; Stuck at GND           ;
; arp_src_ip[4]       ; Input ; Info     ; Stuck at GND           ;
; arp_src_ip[0]       ; Input ; Info     ; Stuck at GND           ;
; arp_dst_ip[31..30]  ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_ip[1..0]    ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_ip[29..24]  ; Input ; Info     ; Stuck at GND           ;
; arp_dst_ip[18..9]   ; Input ; Info     ; Stuck at GND           ;
; arp_dst_ip[7..4]    ; Input ; Info     ; Stuck at GND           ;
; arp_dst_ip[23]      ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_ip[22]      ; Input ; Info     ; Stuck at GND           ;
; arp_dst_ip[21]      ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_ip[20]      ; Input ; Info     ; Stuck at GND           ;
; arp_dst_ip[19]      ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_ip[8]       ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_ip[3]       ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_ip[2]       ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[43..42] ; Input ; Info     ; Stuck at VCC           ;
; arp_src_mac[39..33] ; Input ; Info     ; Stuck at VCC           ;
; arp_src_mac[26..24] ; Input ; Info     ; Stuck at VCC           ;
; arp_src_mac[20..19] ; Input ; Info     ; Stuck at VCC           ;
; arp_src_mac[14..13] ; Input ; Info     ; Stuck at VCC           ;
; arp_src_mac[5..4]   ; Input ; Info     ; Stuck at VCC           ;
; arp_src_mac[1..0]   ; Input ; Info     ; Stuck at VCC           ;
; arp_src_mac[47..46] ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[41..40] ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[32..27] ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[23..21] ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[18..17] ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[10..6]  ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[3..2]   ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[45]     ; Input ; Info     ; Stuck at VCC           ;
; arp_src_mac[44]     ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[16]     ; Input ; Info     ; Stuck at VCC           ;
; arp_src_mac[15]     ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[12]     ; Input ; Info     ; Stuck at GND           ;
; arp_src_mac[11]     ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[33..32] ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[30..29] ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[26..22] ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[20..18] ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[14..13] ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[11..10] ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[4..2]   ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[47..38] ; Input ; Info     ; Stuck at GND           ;
; arp_dst_mac[28..27] ; Input ; Info     ; Stuck at GND           ;
; arp_dst_mac[9..5]   ; Input ; Info     ; Stuck at GND           ;
; arp_dst_mac[1..0]   ; Input ; Info     ; Stuck at GND           ;
; arp_dst_mac[37]     ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[36]     ; Input ; Info     ; Stuck at GND           ;
; arp_dst_mac[35]     ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[34]     ; Input ; Info     ; Stuck at GND           ;
; arp_dst_mac[31]     ; Input ; Info     ; Stuck at GND           ;
; arp_dst_mac[21]     ; Input ; Info     ; Stuck at GND           ;
; arp_dst_mac[17]     ; Input ; Info     ; Stuck at GND           ;
; arp_dst_mac[16]     ; Input ; Info     ; Stuck at VCC           ;
; arp_dst_mac[15]     ; Input ; Info     ; Stuck at GND           ;
; arp_dst_mac[12]     ; Input ; Info     ; Stuck at GND           ;
+---------------------+-------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk250:c2"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk125m:c1"                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c3   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 859                         ;
;     CLR               ; 372                         ;
;     CLR SCLR          ; 32                          ;
;     CLR SLD           ; 17                          ;
;     ENA               ; 25                          ;
;     ENA CLR           ; 306                         ;
;     ENA CLR SCLR      ; 26                          ;
;     ENA CLR SLD       ; 76                          ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 1207                        ;
;     arith             ; 463                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 312                         ;
;         3 data inputs ; 148                         ;
;     normal            ; 744                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 135                         ;
;         3 data inputs ; 106                         ;
;         4 data inputs ; 427                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 9.60                        ;
; Average LUT depth     ; 3.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri May 26 09:40:02 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet -c ethernet
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file udp_send.v
    Info (12023): Found entity 1: udp_send File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file crc32_d4.v
    Info (12023): Found entity 1: crc_d4 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/crc32_d4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ethernet.v
    Info (12023): Found entity 1: ethernet File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file clk125m.v
    Info (12023): Found entity 1: clk125m File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk125m.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file udp_receive.v
    Info (12023): Found entity 1: udp_receive File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clk250.v
    Info (12023): Found entity 1: clk250 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk250.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file altddioin.v
    Info (12023): Found entity 1: altddioin File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/altddioin.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rxclk250.v
    Info (12023): Found entity 1: rxclk250 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/rxclk250.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ptp_dataparse.v
    Info (12023): Found entity 1: ptp_DataParse File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ptp_DataParse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file crc.v
    Info (12023): Found entity 1: crc32_d4 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/crc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: ram2 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ram2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file eth_arp_send.v
    Info (12023): Found entity 1: eth_arp_send File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/eth_arp_send.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fir.v
    Info (12023): Found entity 1: fir File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file fir/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file fir/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file fir/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file fir/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file fir/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file fir/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_0002_rtl_core-normal File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 47
    Info (12023): Found entity 1: fir_0002_rtl_core File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002_ast.vhd
    Info (12022): Found design unit 1: fir_0002_ast-struct File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: fir_0002_ast File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file fir/fir_0002.vhd
    Info (12022): Found design unit 1: fir_0002-syn File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002.vhd Line: 33
    Info (12023): Found entity 1: fir_0002 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file data_acq.v
    Info (12023): Found entity 1: data_acq File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/data_acq.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fifo_pp.v
    Info (12023): Found entity 1: fifo_pp File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo_pp.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at ethernet.v(133): created implicit net for "clk_crc" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 133
Warning (10236): Verilog HDL Implicit Net warning at ethernet.v(152): created implicit net for "arp_tx_en" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 152
Warning (10236): Verilog HDL Implicit Net warning at ethernet.v(263): created implicit net for "rec_pkt_done" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 263
Warning (10236): Verilog HDL Implicit Net warning at ethernet.v(265): created implicit net for "rec_en" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 265
Info (12127): Elaborating entity "ethernet" for the top level hierarchy
Warning (10030): Net "tx_start_en" at ethernet.v(57) has no driver or initial value, using a default initial value '0' File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 57
Info (12128): Elaborating entity "clk125m" for hierarchy "clk125m:c1" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 134
Info (12128): Elaborating entity "altpll" for hierarchy "clk125m:c1|altpll:altpll_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk125m.v Line: 103
Info (12130): Elaborated megafunction instantiation "clk125m:c1|altpll:altpll_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk125m.v Line: 103
Info (12133): Instantiated megafunction "clk125m:c1|altpll:altpll_component" with the following parameter: File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk125m.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "-1000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "5"
    Info (12134): Parameter "clk2_phase_shift" = "4000"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "170000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk125m"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk125m_altpll.v
    Info (12023): Found entity 1: clk125m_altpll File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/clk125m_altpll.v Line: 29
Info (12128): Elaborating entity "clk125m_altpll" for hierarchy "clk125m:c1|altpll:altpll_component|clk125m_altpll:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "clk250" for hierarchy "clk250:c2" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 139
Info (12128): Elaborating entity "altpll" for hierarchy "clk250:c2|altpll:altpll_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk250.v Line: 91
Info (12130): Elaborated megafunction instantiation "clk250:c2|altpll:altpll_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk250.v Line: 91
Info (12133): Instantiated megafunction "clk250:c2|altpll:altpll_component" with the following parameter: File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/clk250.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk250"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk250_altpll.v
    Info (12023): Found entity 1: clk250_altpll File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/clk250_altpll.v Line: 29
Info (12128): Elaborating entity "clk250_altpll" for hierarchy "clk250:c2|altpll:altpll_component|clk250_altpll:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "eth_arp_send" for hierarchy "eth_arp_send:arp1" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 155
Warning (10230): Verilog HDL assignment warning at eth_arp_send.v(62): truncated value with size 32 to match size of target (7) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/eth_arp_send.v Line: 62
Info (12128): Elaborating entity "altddioin" for hierarchy "altddioin:a1" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 219
Info (12128): Elaborating entity "altddio_in" for hierarchy "altddioin:a1|altddio_in:ALTDDIO_IN_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/altddioin.v Line: 67
Info (12130): Elaborated megafunction instantiation "altddioin:a1|altddio_in:ALTDDIO_IN_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/altddioin.v Line: 67
Info (12133): Instantiated megafunction "altddioin:a1|altddio_in:ALTDDIO_IN_component" with the following parameter: File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/altddioin.v Line: 67
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_1gg.tdf
    Info (12023): Found entity 1: ddio_in_1gg File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/ddio_in_1gg.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_1gg" for hierarchy "altddioin:a1|altddio_in:ALTDDIO_IN_component|ddio_in_1gg:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "udp_send" for hierarchy "udp_send:u_udp_send" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 245
Warning (10230): Verilog HDL assignment warning at udp_send.v(109): truncated value with size 32 to match size of target (16) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 109
Warning (10230): Verilog HDL assignment warning at udp_send.v(111): truncated value with size 32 to match size of target (16) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 111
Warning (10030): Net "preamble[0]" at udp_send.v(60) has no driver or initial value, using a default initial value '0' File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 60
Info (10041): Inferred latch for "eth_head[0][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[0][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[0][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[0][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[0][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[0][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[0][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[0][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[1][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[1][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[1][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[1][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[1][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[1][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[1][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[1][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[2][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[2][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[2][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[2][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[2][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[2][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[2][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[2][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[3][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[3][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[3][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[3][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[3][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[3][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[3][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[3][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[4][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[4][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[4][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[4][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[4][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[4][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[4][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[4][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[5][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[5][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[5][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[5][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[5][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[5][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[5][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[5][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[6][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[6][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[6][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[6][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[6][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[6][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[6][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[6][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[7][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[7][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[7][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[7][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[7][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[7][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[7][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[7][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[8][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[8][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[8][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[8][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[8][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[8][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[8][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[8][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[9][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[9][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[9][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[9][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[9][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[9][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[9][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[9][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[10][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[10][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[10][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[10][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[10][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[10][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[10][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[10][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[11][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[11][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[11][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[11][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[11][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[11][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[11][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[11][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[12][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[12][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[12][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[12][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[12][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[12][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[12][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[12][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[13][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[13][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[13][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[13][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[13][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[13][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[13][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "eth_head[13][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[1][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[1][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[1][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[1][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[1][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[1][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[1][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[1][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[2][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[2][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[2][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[2][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[2][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[2][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[2][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[2][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[3][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[3][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[3][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[3][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[3][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[3][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[3][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[3][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[4][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[4][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[4][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[4][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[4][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[4][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[4][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[4][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[5][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[5][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[5][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[5][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[5][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[5][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[5][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[5][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[6][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[6][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[6][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[6][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[6][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[6][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[6][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[6][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[7][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[7][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[7][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[7][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[7][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[7][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[7][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[7][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[8][0]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[8][1]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[8][2]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[8][3]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[8][4]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[8][5]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[8][6]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (10041): Inferred latch for "preamble[8][7]" at udp_send.v(175) File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_send.v Line: 175
Info (12128): Elaborating entity "udp_receive" for hierarchy "udp_receive:u_udp_receive" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 266
Warning (10036): Verilog HDL or VHDL warning at udp_receive.v(53): object "rec_byte_num" assigned a value but never read File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at udp_receive.v(62): object "eth_type" assigned a value but never read File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v Line: 62
Critical Warning (10237): Verilog HDL warning at udp_receive.v(95): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v Line: 95
Warning (10034): Output port "rec_otss" at udp_receive.v(28) has no driver File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v Line: 28
Warning (10034): Output port "rec_otsn" at udp_receive.v(29) has no driver File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v Line: 29
Warning (10034): Output port "txdatacnt_en" at udp_receive.v(30) has no driver File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v Line: 30
Info (12128): Elaborating entity "rxclk250" for hierarchy "udp_receive:u_udp_receive|rxclk250:c3" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/udp_receive.v Line: 75
Info (12128): Elaborating entity "altpll" for hierarchy "udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/rxclk250.v Line: 100
Info (12130): Elaborated megafunction instantiation "udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/rxclk250.v Line: 100
Info (12133): Instantiated megafunction "udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component" with the following parameter: File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/rxclk250.v Line: 100
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "2000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=rxclk250"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/rxclk250_altpll.v
    Info (12023): Found entity 1: rxclk250_altpll File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/rxclk250_altpll.v Line: 29
Info (12128): Elaborating entity "rxclk250_altpll" for hierarchy "udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component|rxclk250_altpll:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "crc32_d4" for hierarchy "crc32_d4:u_crc32_d4" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 277
Info (12128): Elaborating entity "data_acq" for hierarchy "data_acq:d1" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 289
Info (12128): Elaborating entity "fir" for hierarchy "data_acq:d1|fir:f1" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/data_acq.v Line: 61
Info (12128): Elaborating entity "fir_0002" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at fir_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002.vhd Line: 54
Info (12128): Elaborating entity "fir_0002_ast" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at fir_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "fir_0002_rtl_core" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 229
Info (12128): Elaborating entity "dspba_delay" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 234
Info (12128): Elaborating entity "dspba_delay" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 244
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 507
Info (12130): Elaborated megafunction instantiation "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 507
Info (12133): Instantiated megafunction "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem" with the following parameter: File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 507
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kln3.tdf
    Info (12023): Found entity 1: altsyncram_kln3 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/altsyncram_kln3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kln3" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_memr2_dmem|altsyncram_kln3:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 565
Info (12130): Elaborated megafunction instantiation "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 565
Info (12133): Instantiated megafunction "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem" with the following parameter: File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 565
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "440"
    Info (12134): Parameter "numwords_b" = "440"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bgq3.tdf
    Info (12023): Found entity 1: altsyncram_bgq3 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/altsyncram_bgq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bgq3" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|altsyncram:u0_m0_wo0_wi0_r0_delayr1_mem_dmem|altsyncram_bgq3:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dspba_delay" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_xIn_0_13" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 671
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 811
Info (12130): Elaborated megafunction instantiation "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 811
Info (12133): Instantiated megafunction "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component" with the following parameter: File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_rtl_core.vhd Line: 811
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "33"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7eu.tdf
    Info (12023): Found entity 1: mult_7eu File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/mult_7eu.tdf Line: 28
Info (12128): Elaborating entity "mult_7eu" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_1_component|mult_7eu:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "data_acq:d1|fir:f1|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/fir_0002_ast.vhd Line: 244
Warning (10639): VHDL warning at auk_dspip_roundsat_hpfir.vhd(103): constant value overflow File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd Line: 103
Warning (10639): VHDL warning at auk_dspip_roundsat_hpfir.vhd(104): constant value overflow File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fir/auk_dspip_roundsat_hpfir.vhd Line: 104
Info (12128): Elaborating entity "fifo_pp" for hierarchy "data_acq:d1|fifo_pp:fifo" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/data_acq.v Line: 73
Info (12128): Elaborating entity "fifo" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo_pp.v Line: 189
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo.v Line: 89
Info (12130): Elaborated megafunction instantiation "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo.v Line: 89
Info (12133): Instantiated megafunction "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/fifo.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_j7k1.tdf
    Info (12023): Found entity 1: dcfifo_j7k1 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf Line: 38
Info (12128): Elaborating entity "dcfifo_j7k1" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/a_graycounter_s57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_s57:rdptr_g1p" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/a_graycounter_pjc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kj31.tdf
    Info (12023): Found entity 1: altsyncram_kj31 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/altsyncram_kj31.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kj31" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|altsyncram_kj31:fifo_ram" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe15" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/cmpr_f66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cmpr_f66:rdempty_eq_comp" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf
    Info (12023): Found entity 1: cntr_64e File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/cntr_64e.tdf Line: 25
Info (12128): Elaborating entity "cntr_64e" for hierarchy "data_acq:d1|fifo_pp:fifo|fifo:fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j7k1:auto_generated|cntr_64e:cntr_b" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/dcfifo_j7k1.tdf Line: 62
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "clk250:c2|altpll:altpll_component|clk250_altpll:auto_generated|wire_pll1_clk[0]" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/clk250_altpll.v Line: 77
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "udp_receive:u_udp_receive|rxclk250:c3|altpll:altpll_component|rxclk250_altpll:auto_generated|wire_pll1_clk[0]" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/rxclk250_altpll.v Line: 80
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 78
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 159 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "clk125m:c1|altpll:altpll_component|clk125m_altpll:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/db/clk125m_altpll.v Line: 43
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "eth_rx_col" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 30
    Warning (15610): No output dependent on input pin "eth_rx_crs" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 31
    Warning (15610): No output dependent on input pin "eth_rxdv" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 29
    Warning (15610): No output dependent on input pin "eth_rx_clk" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 28
    Warning (15610): No output dependent on input pin "eth_rx_data[3]" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 34
    Warning (15610): No output dependent on input pin "eth_rx_data[2]" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 34
    Warning (15610): No output dependent on input pin "eth_rx_data[1]" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 34
    Warning (15610): No output dependent on input pin "eth_rx_data[0]" File: D:/code-file/FPGA/Ethernet/src/EP4Ethernet/ethernet.v Line: 34
Info (21057): Implemented 1606 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 1484 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4876 megabytes
    Info: Processing ended: Fri May 26 09:40:20 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


