{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525204627913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525204627914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  1 13:57:07 2018 " "Processing started: Tue May  1 13:57:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525204627914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204627914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2_top -c Project2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2_top -c Project2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204627915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525204628151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525204628151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Project2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file Project2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2_top " "Found entity 1: Project2_top" {  } { { "Project2_top.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204642672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204642672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file Clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Clock_divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204642673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204642673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegment.v 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.v" "" { Text "/home/chris/dev/ecen2350/Project_2/SevenSegment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204642674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204642674 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCD_counter.v(22) " "Verilog HDL information at BCD_counter.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "BCD_counter.v" "" { Text "/home/chris/dev/ecen2350/Project_2/BCD_counter.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1525204642674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "BCD_counter.v" "" { Text "/home/chris/dev/ecen2350/Project_2/BCD_counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204642675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204642675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LFSR.v 1 1 " "Found 1 design units, including 1 entities, in source file LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "/home/chris/dev/ecen2350/Project_2/LFSR.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204642675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204642675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Delay.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204642676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204642676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "/home/chris/dev/ecen2350/Project_2/FSM.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204642676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204642676 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/HighScore.v " "Can't analyze file -- file output_files/HighScore.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1525204642677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HighScore.v 1 1 " "Found 1 design units, including 1 entities, in source file HighScore.v" { { "Info" "ISGN_ENTITY_NAME" "1 HighScore " "Found entity 1: HighScore" {  } { { "HighScore.v" "" { Text "/home/chris/dev/ecen2350/Project_2/HighScore.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525204642678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204642678 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div Project2_top.v(33) " "Verilog HDL Implicit Net warning at Project2_top.v(33): created implicit net for \"clk_div\"" {  } { { "Project2_top.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204642678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2_top " "Elaborating entity \"Project2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525204642731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Project2_top.v(66) " "Verilog HDL assignment warning at Project2_top.v(66): truncated value with size 5 to match size of target (4)" {  } { { "Project2_top.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204642734 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Project2_top.v(67) " "Verilog HDL assignment warning at Project2_top.v(67): truncated value with size 5 to match size of target (4)" {  } { { "Project2_top.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204642734 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Project2_top.v(68) " "Verilog HDL assignment warning at Project2_top.v(68): truncated value with size 5 to match size of target (4)" {  } { { "Project2_top.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204642734 "|Project2_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Project2_top.v(69) " "Verilog HDL assignment warning at Project2_top.v(69): truncated value with size 5 to match size of target (4)" {  } { { "Project2_top.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204642734 "|Project2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm0\"" {  } { { "Project2_top.v" "fsm0" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204642747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:div " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:div\"" {  } { { "Project2_top.v" "div" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204642752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:gen " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:gen\"" {  } { { "Project2_top.v" "gen" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204642757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:del " "Elaborating entity \"Delay\" for hierarchy \"Delay:del\"" {  } { { "Project2_top.v" "del" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204642760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Delay.v(31) " "Verilog HDL assignment warning at Delay.v(31): truncated value with size 32 to match size of target (12)" {  } { { "Delay.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Delay.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204642761 "|Project2_top|Delay:del"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:cnt " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:cnt\"" {  } { { "Project2_top.v" "cnt" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204642765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BCD_counter.v(47) " "Verilog HDL assignment warning at BCD_counter.v(47): truncated value with size 32 to match size of target (5)" {  } { { "BCD_counter.v" "" { Text "/home/chris/dev/ecen2350/Project_2/BCD_counter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204642766 "|Project2_top|BCD_counter:cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BCD_counter.v(50) " "Verilog HDL assignment warning at BCD_counter.v(50): truncated value with size 32 to match size of target (5)" {  } { { "BCD_counter.v" "" { Text "/home/chris/dev/ecen2350/Project_2/BCD_counter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204642766 "|Project2_top|BCD_counter:cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BCD_counter.v(53) " "Verilog HDL assignment warning at BCD_counter.v(53): truncated value with size 32 to match size of target (5)" {  } { { "BCD_counter.v" "" { Text "/home/chris/dev/ecen2350/Project_2/BCD_counter.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204642766 "|Project2_top|BCD_counter:cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BCD_counter.v(56) " "Verilog HDL assignment warning at BCD_counter.v(56): truncated value with size 32 to match size of target (5)" {  } { { "BCD_counter.v" "" { Text "/home/chris/dev/ecen2350/Project_2/BCD_counter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525204642766 "|Project2_top|BCD_counter:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HighScore HighScore:hs " "Elaborating entity \"HighScore\" for hierarchy \"HighScore:hs\"" {  } { { "Project2_top.v" "hs" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204642772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:sev3 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:sev3\"" {  } { { "Project2_top.v" "sev3" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204642777 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525204643254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DEC0 VCC " "Pin \"DEC0\" is stuck at VCC" {  } { { "Project2_top.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525204643312 "|Project2_top|DEC0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEC1 VCC " "Pin \"DEC1\" is stuck at VCC" {  } { { "Project2_top.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525204643312 "|Project2_top|DEC1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEC2 VCC " "Pin \"DEC2\" is stuck at VCC" {  } { { "Project2_top.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525204643312 "|Project2_top|DEC2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEC3 GND " "Pin \"DEC3\" is stuck at GND" {  } { { "Project2_top.v" "" { Text "/home/chris/dev/ecen2350/Project_2/Project2_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525204643312 "|Project2_top|DEC3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525204643312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525204643391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525204643781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chris/dev/ecen2350/Project_2/output_files/Project2_top.map.smsg " "Generated suppressed messages file /home/chris/dev/ecen2350/Project_2/output_files/Project2_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204643805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525204643895 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525204643895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525204643951 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525204643951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525204643951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525204643951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525204643960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  1 13:57:23 2018 " "Processing ended: Tue May  1 13:57:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525204643960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525204643960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525204643960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525204643960 ""}
