   1               		.file	"ServerLLDN.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__RAMPZ__ = 0x3b
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
   8               		.text
   9               	.Ltext0:
  10               		.cfi_sections	.debug_frame
  11               	.global	n
  12               		.section	.bss.n,"aw",@nobits
  15               	n:
  16 0000 00        		.zero	1
  17               		.comm	tTS,4,1
  18               		.comm	macLLDNnumTimeSlots,2,1
  19               		.comm	macLLDNnumUplinkTS,2,1
  20               		.comm	macLLDNRetransmitTS,2,1
  21               		.text
  23               	sysclk_get_main_hz:
  24               	.LFB67:
  25               		.file 1 "../../../platform/common/services/clock/mega/sysclk.h"
   1:../../../platform/common/services/clock/mega/sysclk.h **** /**
   2:../../../platform/common/services/clock/mega/sysclk.h ****  * \file
   3:../../../platform/common/services/clock/mega/sysclk.h ****  *
   4:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Chip-specific system clock management functions
   5:../../../platform/common/services/clock/mega/sysclk.h ****  *
   6:../../../platform/common/services/clock/mega/sysclk.h ****  * Copyright (c) 2012 Atmel Corporation. All rights reserved.
   7:../../../platform/common/services/clock/mega/sysclk.h ****  *
   8:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_start
   9:../../../platform/common/services/clock/mega/sysclk.h ****  *
  10:../../../platform/common/services/clock/mega/sysclk.h ****  * \page License
  11:../../../platform/common/services/clock/mega/sysclk.h ****  *
  12:../../../platform/common/services/clock/mega/sysclk.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/common/services/clock/mega/sysclk.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/common/services/clock/mega/sysclk.h ****  *
  15:../../../platform/common/services/clock/mega/sysclk.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/common/services/clock/mega/sysclk.h ****  *
  18:../../../platform/common/services/clock/mega/sysclk.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/common/services/clock/mega/sysclk.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/common/services/clock/mega/sysclk.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/common/services/clock/mega/sysclk.h ****  *
  22:../../../platform/common/services/clock/mega/sysclk.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/common/services/clock/mega/sysclk.h ****  *    from this software without specific prior written permission.
  24:../../../platform/common/services/clock/mega/sysclk.h ****  *
  25:../../../platform/common/services/clock/mega/sysclk.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/common/services/clock/mega/sysclk.h ****  *    Atmel microcontroller product.
  27:../../../platform/common/services/clock/mega/sysclk.h ****  *
  28:../../../platform/common/services/clock/mega/sysclk.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/common/services/clock/mega/sysclk.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/common/services/clock/mega/sysclk.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/common/services/clock/mega/sysclk.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/common/services/clock/mega/sysclk.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/common/services/clock/mega/sysclk.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/common/services/clock/mega/sysclk.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/common/services/clock/mega/sysclk.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/common/services/clock/mega/sysclk.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/common/services/clock/mega/sysclk.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/common/services/clock/mega/sysclk.h ****  *
  40:../../../platform/common/services/clock/mega/sysclk.h ****  * \asf_license_stop
  41:../../../platform/common/services/clock/mega/sysclk.h ****  *
  42:../../../platform/common/services/clock/mega/sysclk.h ****  */
  43:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef MEGA_SYSCLK_H_INCLUDED
  44:../../../platform/common/services/clock/mega/sysclk.h **** #define MEGA_SYSCLK_H_INCLUDED
  45:../../../platform/common/services/clock/mega/sysclk.h **** 
  46:../../../platform/common/services/clock/mega/sysclk.h **** #include <board.h>
  47:../../../platform/common/services/clock/mega/sysclk.h **** #include <compiler.h>
  48:../../../platform/common/services/clock/mega/sysclk.h **** #include <parts.h>
  49:../../../platform/common/services/clock/mega/sysclk.h **** 
  50:../../../platform/common/services/clock/mega/sysclk.h **** /* Include clock configuration for the project. */
  51:../../../platform/common/services/clock/mega/sysclk.h **** #include <conf_clock.h>
  52:../../../platform/common/services/clock/mega/sysclk.h **** 
  53:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef __cplusplus
  54:../../../platform/common/services/clock/mega/sysclk.h **** extern "C" {
  55:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  56:../../../platform/common/services/clock/mega/sysclk.h **** #define ASM __asm__
  57:../../../platform/common/services/clock/mega/sysclk.h **** 
  58:../../../platform/common/services/clock/mega/sysclk.h **** /* CONFIG_SYSCLK_PSDIV  to use default if not defined*/
  59:../../../platform/common/services/clock/mega/sysclk.h **** #ifndef CONFIG_SYSCLK_PSDIV
  60:../../../platform/common/services/clock/mega/sysclk.h **** # define CONFIG_SYSCLK_PSDIV    SYSCLK_PSDIV_8
  61:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  62:../../../platform/common/services/clock/mega/sysclk.h **** 
  63:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Prescaler Setting (relative to CLKsys) */
  64:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
  65:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_1      0   /* !< Do not prescale */
  66:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_2      1   /* !< Prescale CLKper4 by 2 */
  67:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_4      2   /* !< Prescale CLKper4 by 4 */
  68:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_8      3   /* !< Prescale CLKper4 by 8 */
  69:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_16     4   /* !< Prescale CLKper4 by 16 */
  70:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_32     5   /* !< Prescale CLKper4 by 32 */
  71:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_64     6   /* !< Prescale CLKper4 by 64 */
  72:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_128    7   /* !< Prescale CLKper4 by 128 */
  73:../../../platform/common/services/clock/mega/sysclk.h **** #define SYSCLK_PSDIV_256    8   /* !< Prescale CLKper4 by 256 */
  74:../../../platform/common/services/clock/mega/sysclk.h **** 
  75:../../../platform/common/services/clock/mega/sysclk.h **** /* @} */
  76:../../../platform/common/services/clock/mega/sysclk.h **** 
  77:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX0_1 || MEGA_XX4 || MEGA_XX4_A
  78:../../../platform/common/services/clock/mega/sysclk.h **** 
  79:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       2
  80:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  81:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR0
  82:../../../platform/common/services/clock/mega/sysclk.h **** 
  83:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
  84:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
  85:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR0 */
  86:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX4 || !MEGA_XX4_A || MEGA_XX0_1
  87:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG1,     /* !< Devices on PRR1 */
  88:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  89:../../../platform/common/services/clock/mega/sysclk.h **** };
  90:../../../platform/common/services/clock/mega/sysclk.h **** #endif
  91:../../../platform/common/services/clock/mega/sysclk.h **** 
  92:../../../platform/common/services/clock/mega/sysclk.h **** /****************************************************
  93:../../../platform/common/services/clock/mega/sysclk.h ****  * Given a dummy type but not used for these groups
  94:../../../platform/common/services/clock/mega/sysclk.h ****  * to support for otherthen megaRF device.
  95:../../../platform/common/services/clock/mega/sysclk.h ****  **************************************************/
  96:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX8 || MEGA_XX8_A || MEGA_UNSPECIFIED
  97:../../../platform/common/services/clock/mega/sysclk.h **** #define NUMBER_OF_POWER_REG       1
  98:../../../platform/common/services/clock/mega/sysclk.h **** /*Starting Address for power reduction*/
  99:../../../platform/common/services/clock/mega/sysclk.h **** #define POWER_REG_ADD             PRR
 100:../../../platform/common/services/clock/mega/sysclk.h **** 
 101:../../../platform/common/services/clock/mega/sysclk.h **** /* ! \name Power Reduction  Clock Port Numbers */
 102:../../../platform/common/services/clock/mega/sysclk.h **** enum power_red_id {
 103:../../../platform/common/services/clock/mega/sysclk.h **** 	POWER_RED_REG0,     /* !< Devices on PRR */
 104:../../../platform/common/services/clock/mega/sysclk.h **** };
 105:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 106:../../../platform/common/services/clock/mega/sysclk.h **** 
 107:../../../platform/common/services/clock/mega/sysclk.h **** /* Bit mask for the power reduction register based on */
 108:../../../platform/common/services/clock/mega/sysclk.h **** /*   MCU ARCH.                                        */
 109:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 110:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for PRR2 */
 111:../../../platform/common/services/clock/mega/sysclk.h **** 
 112:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM0_bm                       1 << PRRAM0
 113:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM1_bm                       1 << PRRAM1
 114:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM2_bm                       1 << PRRAM2
 115:../../../platform/common/services/clock/mega/sysclk.h **** #define PRRAM3_bm                       1 << PRRAM3
 116:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 117:../../../platform/common/services/clock/mega/sysclk.h **** 
 118:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for the power reduction 0 or PRR*/
 119:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_XX_UN0 && !MEGA_XX_UN0
 120:../../../platform/common/services/clock/mega/sysclk.h **** #define PRADC_bm                        1 << PRADC
 121:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART0_bm                     1 << PRUSART0
 122:../../../platform/common/services/clock/mega/sysclk.h **** #define PRSPI_bm                        1 << PRSPI
 123:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM1_bm                       1 << PRTIM1
 124:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 125:../../../platform/common/services/clock/mega/sysclk.h **** 
 126:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 127:../../../platform/common/services/clock/mega/sysclk.h **** #define PRPGA_bm                        1 << PRPGA
 128:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 129:../../../platform/common/services/clock/mega/sysclk.h **** 
 130:../../../platform/common/services/clock/mega/sysclk.h **** #if !MEGA_UNSPECIFIED
 131:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM0_bm                       1 << PRTIM0
 132:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM2_bm                       1 << PRTIM2
 133:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTWI_bm                        1 << PRTWI
 134:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 135:../../../platform/common/services/clock/mega/sysclk.h **** 
 136:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_XX_UN2
 137:../../../platform/common/services/clock/mega/sysclk.h **** #define PRLCD_bm                        1 << PRLCD
 138:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 139:../../../platform/common/services/clock/mega/sysclk.h **** 
 140:../../../platform/common/services/clock/mega/sysclk.h **** /*Bit mask for  PRR1  */
 141:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef PRR1
 142:../../../platform/common/services/clock/mega/sysclk.h **** #if (MEGA_XX4 || MEGA_XX4_A)
 143:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 144:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 145:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 146:../../../platform/common/services/clock/mega/sysclk.h **** 
 147:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF || MEGA_XX4 || MEGA_XX4_A
 148:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART1_bm                     1 << PRUSART1
 149:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART2_bm                     1 << PRUSART2
 150:../../../platform/common/services/clock/mega/sysclk.h **** #define PRUSART3_bm                     1 << PRUSART3
 151:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM3_bm                       1 << PRTIM3
 152:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM4_bm                       1 << PRTIM4
 153:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTIM5_bm                       1 << PRTIM5
 154:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 155:../../../platform/common/services/clock/mega/sysclk.h **** 
 156:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 157:../../../platform/common/services/clock/mega/sysclk.h **** #define PRTRX24_bm                      1 << PRTRX24
 158:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 159:../../../platform/common/services/clock/mega/sysclk.h **** 
 160:../../../platform/common/services/clock/mega/sysclk.h **** /**
 161:../../../platform/common/services/clock/mega/sysclk.h ****  * \name Querying the system clock and its derived clocks
 162:../../../platform/common/services/clock/mega/sysclk.h ****  */
 163:../../../platform/common/services/clock/mega/sysclk.h **** /* @{ */
 164:../../../platform/common/services/clock/mega/sysclk.h **** 
 165:../../../platform/common/services/clock/mega/sysclk.h **** /**
 166:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of the main system clock
 167:../../../platform/common/services/clock/mega/sysclk.h ****  * To know the clock value at what frequency the main clock is running
 168:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the main system clock, in Hz.
 169:../../../platform/common/services/clock/mega/sysclk.h ****  * \todo : please initialize the SYSCLK_SOURCE in conf_clock.h file for
 170:../../../platform/common/services/clock/mega/sysclk.h ****  * configured source clock using fuses.
 171:../../../platform/common/services/clock/mega/sysclk.h ****  * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 172:../../../platform/common/services/clock/mega/sysclk.h ****  * oscillator for clock source.
 173:../../../platform/common/services/clock/mega/sysclk.h ****  */
 174:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_main_hz(void)
 175:../../../platform/common/services/clock/mega/sysclk.h **** {
  26               		.loc 1 175 0
  27               		.cfi_startproc
  28 0000 CF93      		push r28
  29               	.LCFI0:
  30               		.cfi_def_cfa_offset 3
  31               		.cfi_offset 28, -2
  32 0002 DF93      		push r29
  33               	.LCFI1:
  34               		.cfi_def_cfa_offset 4
  35               		.cfi_offset 29, -3
  36 0004 CDB7      		in r28,__SP_L__
  37 0006 DEB7      		in r29,__SP_H__
  38               	.LCFI2:
  39               		.cfi_def_cfa_register 28
  40               	/* prologue: function */
  41               	/* frame size = 0 */
  42               	/* stack size = 2 */
  43               	.L__stack_usage = 2
 176:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (SYSCLK_SOURCE) {
 177:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC16MHZ:
 178:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
 179:../../../platform/common/services/clock/mega/sysclk.h **** 
 180:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_RC128KHZ:
 181:../../../platform/common/services/clock/mega/sysclk.h **** 		return 128000UL;
 182:../../../platform/common/services/clock/mega/sysclk.h **** 
 183:../../../platform/common/services/clock/mega/sysclk.h **** #if MEGA_RF
 184:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_TRS16MHZ:
 185:../../../platform/common/services/clock/mega/sysclk.h **** 		return 16000000UL;
  44               		.loc 1 185 0
  45 0008 80E0      		ldi r24,0
  46 000a 94E2      		ldi r25,lo8(36)
  47 000c A4EF      		ldi r26,lo8(-12)
  48 000e B0E0      		ldi r27,0
 186:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 187:../../../platform/common/services/clock/mega/sysclk.h **** #ifdef BOARD_EXTERNAL_CLK
 188:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_SRC_EXTERNAL:
 189:../../../platform/common/services/clock/mega/sysclk.h **** 		return BOARD_EXTERNAL_CLK;
 190:../../../platform/common/services/clock/mega/sysclk.h **** #endif
 191:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 192:../../../platform/common/services/clock/mega/sysclk.h **** 
 193:../../../platform/common/services/clock/mega/sysclk.h **** 		return 1000000UL;
 194:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 195:../../../platform/common/services/clock/mega/sysclk.h **** }
  49               		.loc 1 195 0
  50 0010 BC01      		movw r22,r24
  51 0012 CD01      		movw r24,r26
  52               	/* epilogue start */
  53 0014 DF91      		pop r29
  54 0016 CF91      		pop r28
  55 0018 0895      		ret
  56               		.cfi_endproc
  57               	.LFE67:
  60               	sysclk_get_source_clock_hz:
  61               	.LFB68:
 196:../../../platform/common/services/clock/mega/sysclk.h **** 
 197:../../../platform/common/services/clock/mega/sysclk.h **** /**
 198:../../../platform/common/services/clock/mega/sysclk.h ****  * \brief Return the current rate in Hz of source clock in Hz.
 199:../../../platform/common/services/clock/mega/sysclk.h ****  *
 200:../../../platform/common/services/clock/mega/sysclk.h ****  * This clock always runs at the same rate as the CPU clock unless the divider
 201:../../../platform/common/services/clock/mega/sysclk.h ****  * is set.
 202:../../../platform/common/services/clock/mega/sysclk.h ****  *
 203:../../../platform/common/services/clock/mega/sysclk.h ****  * \return Frequency of the system clock, in Hz.
 204:../../../platform/common/services/clock/mega/sysclk.h ****  */
 205:../../../platform/common/services/clock/mega/sysclk.h **** static inline uint32_t sysclk_get_source_clock_hz(void)
 206:../../../platform/common/services/clock/mega/sysclk.h **** {
  62               		.loc 1 206 0
  63               		.cfi_startproc
  64 001a CF93      		push r28
  65               	.LCFI3:
  66               		.cfi_def_cfa_offset 3
  67               		.cfi_offset 28, -2
  68 001c DF93      		push r29
  69               	.LCFI4:
  70               		.cfi_def_cfa_offset 4
  71               		.cfi_offset 29, -3
  72 001e CDB7      		in r28,__SP_L__
  73 0020 DEB7      		in r29,__SP_H__
  74               	.LCFI5:
  75               		.cfi_def_cfa_register 28
  76               	/* prologue: function */
  77               	/* frame size = 0 */
  78               	/* stack size = 2 */
  79               	.L__stack_usage = 2
 207:../../../platform/common/services/clock/mega/sysclk.h **** 	switch (CONFIG_SYSCLK_PSDIV) {
 208:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_1: /* Fall through */
 209:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 210:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 211:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 212:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 213:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz();
  80               		.loc 1 213 0
  81 0022 0E94 0000 		call sysclk_get_main_hz
  82 0026 DC01      		movw r26,r24
  83 0028 CB01      		movw r24,r22
 214:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 215:../../../platform/common/services/clock/mega/sysclk.h **** 
 216:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_2:
 217:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 218:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 219:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 220:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 221:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 2;
 222:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 223:../../../platform/common/services/clock/mega/sysclk.h **** 
 224:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_4:
 225:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 226:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 227:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 228:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 229:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 4;
 230:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 231:../../../platform/common/services/clock/mega/sysclk.h **** 
 232:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_8:
 233:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 234:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 235:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 236:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 237:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 8;
 238:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 239:../../../platform/common/services/clock/mega/sysclk.h **** 
 240:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_16:
 241:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 242:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 243:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 244:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 245:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 16;
 246:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 247:../../../platform/common/services/clock/mega/sysclk.h **** 
 248:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_32:
 249:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 250:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 251:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 252:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 253:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 32;
 254:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 255:../../../platform/common/services/clock/mega/sysclk.h **** 
 256:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_64:
 257:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 258:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 259:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 260:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 261:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 64;
 262:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 263:../../../platform/common/services/clock/mega/sysclk.h **** 
 264:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_128:
 265:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 266:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 267:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 268:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 269:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 128;
 270:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 271:../../../platform/common/services/clock/mega/sysclk.h **** 
 272:../../../platform/common/services/clock/mega/sysclk.h **** 	case SYSCLK_PSDIV_256:
 273:../../../platform/common/services/clock/mega/sysclk.h **** 		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
 274:../../../platform/common/services/clock/mega/sysclk.h **** 				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
 275:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 512;
 276:../../../platform/common/services/clock/mega/sysclk.h **** 		} else {
 277:../../../platform/common/services/clock/mega/sysclk.h **** 			return sysclk_get_main_hz() / 256;
 278:../../../platform/common/services/clock/mega/sysclk.h **** 		}
 279:../../../platform/common/services/clock/mega/sysclk.h **** 
 280:../../../platform/common/services/clock/mega/sysclk.h **** 	default:
 281:../../../platform/common/services/clock/mega/sysclk.h **** 		/*Invalide case*/
 282:../../../platform/common/services/clock/mega/sysclk.h **** 		return 0;
 283:../../../platform/common/services/clock/mega/sysclk.h **** 	}
 284:../../../platform/common/services/clock/mega/sysclk.h **** }
  84               		.loc 1 284 0
  85 002a BC01      		movw r22,r24
  86 002c CD01      		movw r24,r26
  87               	/* epilogue start */
  88 002e DF91      		pop r29
  89 0030 CF91      		pop r28
  90 0032 0895      		ret
  91               		.cfi_endproc
  92               	.LFE68:
  94               		.section	.progmem.data.baudctrl_1mhz,"a",@progbits
  97               	baudctrl_1mhz:
  98 0000 3300      		.word	51
  99 0002 1900      		.word	25
 100 0004 0C00      		.word	12
 101 0006 0600      		.word	6
 102 0008 0300      		.word	3
 103 000a 0200      		.word	2
 104 000c 0100      		.word	1
 105 000e FF00      		.word	255
 106               		.section	.progmem.data.baudctrl_8mhz,"a",@progbits
 109               	baudctrl_8mhz:
 110 0000 A001      		.word	416
 111 0002 CF00      		.word	207
 112 0004 6700      		.word	103
 113 0006 3300      		.word	51
 114 0008 1900      		.word	25
 115 000a 0C00      		.word	12
 116 000c 0700      		.word	7
 117 000e 0800      		.word	8
 118               		.section	.progmem.data.baudctrl_16mhz,"a",@progbits
 121               	baudctrl_16mhz:
 122 0000 4003      		.word	832
 123 0002 A001      		.word	416
 124 0004 CF00      		.word	207
 125 0006 6700      		.word	103
 126 0008 3300      		.word	51
 127 000a 1900      		.word	25
 128 000c 1000      		.word	16
 129 000e 1000      		.word	16
 130               		.text
 132               	usart_double_baud_enable:
 133               	.LFB101:
 134               		.file 2 "../../../platform/mega_rf/drivers/usart/usart_megarf.h"
   1:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
   2:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \file
   3:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   4:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief USART driver for AVR MEGARF.
   5:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   6:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * This file contains basic functions for the AVR MEGA USART, with support for
   7:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * all modes, settings and clock speeds.
   8:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
   9:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Copyright (c) 2013-2015 Atmel Corporation. All rights reserved.
  10:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  11:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \asf_license_start
  12:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  13:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \page License
  14:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  15:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Redistribution and use in source and binary forms, with or without
  16:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * modification, are permitted provided that the following conditions are met:
  17:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  18:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  19:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    this list of conditions and the following disclaimer.
  20:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  21:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    this list of conditions and the following disclaimer in the documentation
  23:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    and/or other materials provided with the distribution.
  24:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  25:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  26:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    from this software without specific prior written permission.
  27:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  28:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * 4. This software may only be redistributed and used in connection with an
  29:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *    Atmel microcontroller product.
  30:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  31:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  32:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  33:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  34:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  35:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  36:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  37:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  38:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  39:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  40:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  41:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * POSSIBILITY OF SUCH DAMAGE.
  42:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  43:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \asf_license_stop
  44:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  45:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
  46:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #ifndef _USART_MEGARF_H_
  47:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define _USART_MEGARF_H_
  48:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  49:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #ifdef __cplusplus
  50:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** extern "C" {
  51:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #endif
  52:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  53:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #include "compiler.h"
  54:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #include "status_codes.h"
  55:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  56:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
  57:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \defgroup megarf_usart_group USART module (USART)
  58:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  59:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * See \ref megarf_usart_quickstart.
  60:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  61:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * This is a driver for configuring, enabling, disabling and use of the on-chip
  62:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * USART.
  63:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  64:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \section dependencies Dependencies
  65:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  66:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * The USART module depends on the following modules:
  67:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  - \ref sysclk_group for peripheral clock control.
  68:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  - \ref port_driver_group for peripheral io port control.
  69:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
  70:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * @{
  71:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
  72:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  73:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 1200 */
  74:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_1200      0x00
  75:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 2400 */
  76:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_2400      0x01
  77:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 4800 */
  78:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_4800      0x02
  79:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 9600 */
  80:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_9600      0x03
  81:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 19200 */
  82:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_19200     0x04
  83:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 38400 */
  84:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_38400     0x05
  85:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 57600 */
  86:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_57600     0x06
  87:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Offset in lookup table for baudrate 115200 */
  88:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_115200    0x07
  89:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Baudrate not in lookup table */
  90:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_BAUD_UNDEFINED 0xFF
  91:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
  92:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef volatile uint8_t register8_t;
  93:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef volatile uint16_t register16_t;
  94:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Universal Synchronous/Asynchronous Receiver/Transmitter */
  95:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct USART_struct {
  96:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnA;  /* Control Register A */
  97:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnB;  /* Control Register B */
  98:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UCSRnC;  /* Control Register C */
  99:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t reserved;
 100:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register16_t UBRR;  /* Baud Rate Register Value */
 101:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	register8_t UDR;  /* I/O Data Register */
 102:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_t;
 103:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 104:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USARTA0    (*(USART_t *)0xC0)   /* Universal Asynchronous
 105:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                 * Receiver-Transmitter A0 */
 106:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USARTA1    (*(USART_t *)0XC8)   /* Universal Asynchronous
 107:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                 * Receiver-Transmitter A1 */
 108:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 109:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxA  bit masks and bit positions */
 110:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXC_bm  0x80 /* RX complete bit mask.*/
 111:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXC_bp  7 /* RX complete bit position.*/
 112:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 113:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXC_bm  0x40 /* TX complete bit mask.*/
 114:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXC_bp  6 /* TX complete bit position.*/
 115:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 116:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRE_bm  0x20 /* DATA Register Empty Bit mask.*/
 117:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRE_bp  5 /*  DATA Register Empty bit position.*/
 118:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 119:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_FE_bm   0x10 /* Frame Error bit mask.*/
 120:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_FE_bp   4 /*Frame error bit position.*/
 121:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 122:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DOR_bm  0x08 /* Data Over Run bit mask.*/
 123:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DOR_bp  3 /* Data Over Run bit position.*/
 124:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 125:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UPE_bm  0x04 /* Parity error bit mask.*/
 126:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UPE_bp  2 /* Parity error bit position.*/
 127:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 128:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_U2X_bm  0x02 /* Double TX speed bit mask.*/
 129:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_U2X_bp  1 /* Double TX speed bit position.*/
 130:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 131:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_MPCM_bm  0x01 /* Multi Processor bit mask.*/
 132:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_MPMC_bp  0 /* Multi processor bit position.*/
 133:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 134:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxB  bit masks and bit positions */
 135:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXCIE_bm  0x80 /* RX complete interrupt Enable bit mask.*/
 136:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXCIE_bp  7 /* RX complete interrupt Enable bit position.*/
 137:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 138:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXCIE_bm  0x40 /* TX complete interrupt Enable bit mask.*/
 139:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXCIE_bp  6 /* TX complete interrupt Enable bit position.*/
 140:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 141:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRIE_bm  0x20 /* Data register empty interrupt Enable bit mask.*/
 142:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DRIE_bp  5 /* Data register empty interrupt Enable bit position.*/
 143:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 144:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXEN_bm  0x10  /* Receiver Enable bit mask. */
 145:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXEN_bp  4  /* Receiver Enable bit position. */
 146:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 147:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXEN_bm  0x08  /* Transmitter Enable bit mask. */
 148:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXEN_bp  3  /* Transmitter Enable bit position. */
 149:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 150:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE2_bm  0x04  /* Character Size bit mask. */
 151:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE2_bp  2 /* Character Size bit position. */
 152:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 153:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXB8_bm  0x02  /* Transmit bit 8 bit mask. */
 154:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_RXB8_bp  1  /* Transmit bit 8 bit position. */
 155:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 156:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXB8_bm  0x01  /* Transmit bit 8 bit mask. */
 157:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_TXB8_bp  0  /* Transmit bit 8 bit position. */
 158:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 159:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* USART.UCSRxC  bit masks and bit positions */
 160:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_gm  0xC0 /* USART Mode Select 01 grp mask.*/
 161:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_gp  6 /* USART Mode Select 01 grp position.*/
 162:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 163:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_bm  0x80 /* USART Mode Select 01 bit mask.*/
 164:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL01_bp  7 /* USART Mode Select 01 bit position.*/
 165:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 166:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL00_bm  0x40 /* USART Mode Select 00 bit mask.*/
 167:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UMSEL00_bp  6 /* USART Mode Select 00 bit position.*/
 168:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 169:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE_gm  0x30 /* USART Parity Mode Select grp mask.*/
 170:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE_gp  4 /* USART Parity Mode Select grp position.*/
 171:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 172:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE01_bm  0x20 /* USART Parity Mode Select 01 bit mask.*/
 173:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE01_bp  5 /* USART Parity Mode Select 01 bit position.*/
 174:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 175:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE00_bm  0x10 /* USART Parity Mode Select 00 bit mask.*/
 176:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_PMODE00_bp  4 /* USART Parity Mode Select 00 bit position.*/
 177:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 178:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_STOPB_bm  0x08 /* USART stop bit mask.*/
 179:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_STOPB_bp  3 /* USART stop bit Position.*/
 180:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 181:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01C_gm  0x06  /* Character Size 10 bit 1 mask. */
 182:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01C_gp  1 /* Character Size 10 bit position. */
 183:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 184:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01_bm  0x04  /* Character Size 10 bit 1 mask. */
 185:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE01_bp  2 /* Character Size 10 bit position. */
 186:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 187:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE00_bm  0x02  /* Character Size 00 bit 1 mask. */
 188:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_CHSIZE00_bp  1 /* Character Size bit 00 position. */
 189:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 190:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPOL_bm  0x01  /* Sync mode Pol bit 1 mask. */
 191:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPOL_bp  0 /*Sync mode Pol bit 0 position */
 192:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 193:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPHA_bm 0x02 /* Clock Phase bit mask. */
 194:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_UCPHA_bp 1 /* Clock Phase bit position. */
 195:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 196:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DORD_bm 0x04 /* Data order bit mask. */
 197:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** #define USART_DORD_bp 2 /* Data order bit position. */
 198:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 199:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Character Size */
 200:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_CHSIZE_enum {
 201:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_5BIT_gc = (0x00),  /* Character size: 5 bit */
 202:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_6BIT_gc = (0x01),  /* Character size: 6 bit */
 203:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_7BIT_gc = (0x02),  /* Character size: 7 bit */
 204:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_8BIT_gc = (0x03),  /* Character size: 8 bit */
 205:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_9BIT_gc = (0x07),  /* Character size: 9 bit */
 206:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_CHSIZE_t;
 207:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 208:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Communication Mode */
 209:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_CMODE_enum {
 210:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_ASYNCHRONOUS_gc = (0x00 << USART_UMSEL01_gp),  /*
 211:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *
 212:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *
 213:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            *Asynchronous
 214:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                            * Mode */
 215:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_SYNCHRONOUS_gc = (0x01 << USART_UMSEL01_gp),  /* Synchronous
 216:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	                                                           * Mode */
 217:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_IRDA_gc = (0x02 << USART_UMSEL01_gp),  /* IrDA Mode */
 218:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CMODE_MSPI_gc = (0x03 << USART_UMSEL01_gp),  /* Master SPI Mode */
 219:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_CMODE_t;
 220:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 221:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* Parity Mode */
 222:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef enum USART_PMODE_enum {
 223:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_DISABLED_gc = (0x00 << USART_PMODE_gp),  /* No Parity */
 224:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_EVEN_gc = (0x02 << USART_PMODE_gp),  /* Even Parity */
 225:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_ODD_gc = (0x03 << USART_PMODE_gp),  /* Odd Parity */
 226:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } USART_PMODE_t;
 227:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 228:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 1 Mhz */
 229:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_1mhz[]) = {
 230:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 1200 */
 231:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 2400 */
 232:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x000C, /* Baud: 4800 */
 233:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0006, /* Baud: 9600 */
 234:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0003, /* Baud: 19200 */
 235:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0002, /* Baud: 38400 */
 236:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0001, /* Baud: 57600 */
 237:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_BAUD_UNDEFINED, /* Baud: 115200 */
 238:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 239:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 240:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 8 Mhz */
 241:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_8mhz[]) = {
 242:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x01A0, /* Baud: 1200 */
 243:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x00CF, /* Baud: 2400 */
 244:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0067, /* Baud: 4800 */
 245:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 9600 */
 246:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 19200 */
 247:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x000C, /* Baud: 38400 */
 248:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0007, /* Baud: 57600 */
 249:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0008, /* Baud: 115200 */
 250:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 251:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 252:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Lookup table containing baudctrl values for CPU frequency 16 Mhz */
 253:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static PROGMEM_DECLARE(uint16_t, baudctrl_16mhz[]) = {
 254:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0340, /* Baud: 1200 */
 255:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x01A0, /* Baud: 2400 */
 256:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x00CF, /* Baud: 4800 */
 257:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0067, /* Baud: 9600 */
 258:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0033, /* Baud: 19200 */
 259:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0019, /* Baud: 38400 */
 260:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0010, /* Baud: 57600 */
 261:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	0x0010, /* Baud: 115200 */
 262:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** };
 263:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 264:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 265:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Input parameters when initializing RS232 and similar modes. */
 266:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct usart_rs232_options {
 267:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Set baud rate of the USART (unused in slave modes). */
 268:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint32_t baudrate;
 269:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 270:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Number of bits to transmit as a character (5 to 9). */
 271:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_CHSIZE_t charlength;
 272:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 273:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Parity type: USART_PMODE_DISABLED_gc, USART_PMODE_EVEN_gc, */
 274:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! USART_PMODE_ODD_gc. */
 275:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	USART_PMODE_t paritytype;
 276:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 277:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Number of stop bits between two characters: */
 278:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! true: 2 stop bits */
 279:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! false: 1 stop bit */
 280:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	bool stopbits;
 281:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } usart_rs232_options_t;
 282:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 283:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /* ! Input parameters when initializing SPI master mode. */
 284:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** typedef struct usart_spi_options {
 285:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! Set baud rate of the USART in SPI mode. */
 286:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint32_t baudrate;
 287:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 288:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	/* ! SPI transmission mode. */
 289:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint8_t spimode;
 290:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 291:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	uint8_t data_order;
 292:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** } usart_spi_options_t;
 293:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 294:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 295:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 296:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART receiver.
 297:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 298:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module
 299:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 300:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_enable(USART_t *usart)
 301:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 302:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_RXEN_bm;
 303:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 304:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 305:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 306:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART receiver.
 307:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 308:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 309:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 310:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_disable(USART_t *usart)
 311:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 312:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_RXEN_bm;
 313:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 314:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 315:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 316:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief  Configure the USART frame format.
 317:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 318:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  Sets the frame format, Frame Size, parity mode and number of stop bits.
 319:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 320:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param usart Pointer to the USART module
 321:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param charSize The character size. Use USART_CHSIZE_t type.
 322:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 323:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *  \param twoStopBits Enable two stop bit mode. Use bool type.
 324:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 325:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
 326:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		USART_PMODE_t parityMode, bool twoStopBits)
 327:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 328:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC
 329:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		= ((usart)->UCSRnC &
 330:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
 331:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_CHSIZE01C_gp);
 332:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB
 333:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 		= ((usart)->UCSRnB &
 334:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
 335:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_CHSIZE2_bp);
 336:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 337:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
 338:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 339:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
 340:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 			<< USART_STOPB_bp);
 341:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 342:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 343:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 344:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART transmitter.
 345:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 346:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 347:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 348:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_enable(USART_t *usart)
 349:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 350:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_TXEN_bm;
 351:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 352:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 353:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 354:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART transmitter.
 355:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 356:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 357:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 358:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_disable(USART_t *usart)
 359:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 360:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_TXEN_bm;
 361:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 362:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 363:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 364:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART transmit complete interrupt.
 365:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 366:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 367:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 368:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_complete_interrupt_enable(USART_t *usart)
 369:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 370:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_TXC_bm;
 371:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 372:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 373:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 374:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART receive complete interrupt.
 375:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 376:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 377:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 378:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_complete_interrupt_enable(USART_t *usart)
 379:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 380:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_RXC_bm;
 381:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 382:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 383:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 384:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Enable USART data register empty interrupt.
 385:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 386:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 387:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 388:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_data_empty_interrupt_enable(USART_t *usart)
 389:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 390:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB |= USART_DRIE_bm;
 391:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 392:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 393:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 394:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART transmit complete interrupt.
 395:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 396:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 397:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 398:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_tx_complete_interrupt_disable(USART_t *usart)
 399:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 400:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_TXC_bm;
 401:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 402:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 403:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 404:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART receive complete interrupt.
 405:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 406:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 407:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 408:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_rx_complete_interrupt_disable(USART_t *usart)
 409:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 410:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_RXC_bm;
 411:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 412:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 413:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 414:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Disable USART data register empty interrupt.
 415:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 416:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module.
 417:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 418:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_data_empty_interrupt_disable(USART_t *usart)
 419:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 420:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnB &= ~USART_DRIE_bm;
 421:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 422:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 423:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 424:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Set the mode the USART run in.
 425:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 426:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Set the mode the USART run in. The default mode is asynchronous mode.
 427:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 428:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart Pointer to the USART module register section.
 429:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usartmode Selects the USART mode. Use USART_CMODE_t type.
 430:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 431:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * USART modes:
 432:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x0        : Asynchronous mode.
 433:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x1        : Synchronous mode.
 434:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x2        : IrDA mode.
 435:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * - 0x3        : Master SPI mode.
 436:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 437:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
 438:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 439:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
 440:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 441:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 442:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 443:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Check if data register empty flag is set.
 444:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 445:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 446:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 447:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_data_register_is_empty(USART_t *usart)
 448:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 449:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_DRE_bm;
 450:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 451:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 452:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 453:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Checks if the RX complete interrupt flag is set.
 454:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 455:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Checks if the RX complete interrupt flag is set.
 456:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 457:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 458:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 459:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_rx_is_complete(USART_t *usart)
 460:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 461:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_RXC_bm;
 462:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 463:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 464:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 465:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Checks if the TX complete interrupt flag is set.
 466:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 467:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * Checks if the TX complete interrupt flag is set.
 468:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 469:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 470:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 471:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline bool usart_tx_is_complete(USART_t *usart)
 472:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 473:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UCSRnA & USART_TXC_bm;
 474:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 475:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 476:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 477:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Clear TX complete interrupt flag.
 478:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * TX flag is clear after complete transmission, automatically.
 479:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 480:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 481:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_clear_tx_complete(USART_t *usart)
 482:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 483:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****          usart->UCSRnA |=  USART_TXC_bm;
 484:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 485:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 486:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 487:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Write a data to the USART data register.
 488:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 489:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 490:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param txdata The data to be transmitted.
 491:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 492:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_put(USART_t *usart, uint8_t txdata)
 493:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 494:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	(usart)->UDR = txdata;
 495:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 496:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 497:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 498:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief  Read a data to the USART data register.
 499:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 500:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 501:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 502:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \return The received data
 503:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 504:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline uint8_t usart_get(USART_t *usart)
 505:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 506:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	return (usart)->UDR;
 507:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 508:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 
 509:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** /**
 510:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \brief Double the USART transmission speed.
 511:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  *
 512:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  * \param usart The USART module.
 513:../../../platform/mega_rf/drivers/usart/usart_megarf.h ****  */
 514:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** static inline void usart_double_baud_enable(USART_t *usart)
 515:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** {
 135               		.loc 2 515 0
 136               		.cfi_startproc
 137 0034 CF93      		push r28
 138               	.LCFI6:
 139               		.cfi_def_cfa_offset 3
 140               		.cfi_offset 28, -2
 141 0036 DF93      		push r29
 142               	.LCFI7:
 143               		.cfi_def_cfa_offset 4
 144               		.cfi_offset 29, -3
 145 0038 00D0      		rcall .
 146               	.LCFI8:
 147               		.cfi_def_cfa_offset 6
 148 003a CDB7      		in r28,__SP_L__
 149 003c DEB7      		in r29,__SP_H__
 150               	.LCFI9:
 151               		.cfi_def_cfa_register 28
 152               	/* prologue: function */
 153               	/* frame size = 2 */
 154               	/* stack size = 4 */
 155               	.L__stack_usage = 4
 156 003e 9A83      		std Y+2,r25
 157 0040 8983      		std Y+1,r24
 516:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** 	usart->UCSRnA |=  USART_U2X_bm;
 158               		.loc 2 516 0
 159 0042 8981      		ldd r24,Y+1
 160 0044 9A81      		ldd r25,Y+2
 161 0046 FC01      		movw r30,r24
 162 0048 8081      		ld r24,Z
 163 004a 282F      		mov r18,r24
 164 004c 2260      		ori r18,lo8(2)
 165 004e 8981      		ldd r24,Y+1
 166 0050 9A81      		ldd r25,Y+2
 167 0052 FC01      		movw r30,r24
 168 0054 2083      		st Z,r18
 517:../../../platform/mega_rf/drivers/usart/usart_megarf.h **** }
 169               		.loc 2 517 0
 170 0056 0000      		nop
 171               	/* epilogue start */
 172 0058 0F90      		pop __tmp_reg__
 173 005a 0F90      		pop __tmp_reg__
 174 005c DF91      		pop r29
 175 005e CF91      		pop r28
 176 0060 0895      		ret
 177               		.cfi_endproc
 178               	.LFE101:
 181               	usart_serial_init:
 182               	.LFB104:
 183               		.file 3 "../../../platform/common/services/serial/megarf_usart/usart_serial.h"
   1:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /**
   2:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \file
   3:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   4:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \brief This file defines a useful set of functions for the Serial interface on 
   5:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * AVR MEGARF devices.
   6:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   7:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * Copyright (c) 2013 Atmel Corporation. All rights reserved.
   8:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
   9:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \asf_license_start
  10:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  11:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \page License
  12:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  13:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * Redistribution and use in source and binary forms, with or without
  14:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * modification, are permitted provided that the following conditions are met:
  15:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  16:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  17:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    this list of conditions and the following disclaimer.
  18:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  19:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    this list of conditions and the following disclaimer in the documentation
  21:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    and/or other materials provided with the distribution.
  22:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  23:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  24:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    from this software without specific prior written permission.
  25:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  26:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * 4. This software may only be redistributed and used in connection with an
  27:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *    Atmel microcontroller product.
  28:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  29:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  30:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  31:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  32:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  33:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  35:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  36:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  37:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  38:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  39:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * POSSIBILITY OF SUCH DAMAGE.
  40:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  41:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \asf_license_stop
  42:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  43:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  44:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #ifndef _USART_SERIAL_H_
  45:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #define _USART_SERIAL_H_
  46:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  47:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #ifdef __cplusplus
  48:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** extern "C" {
  49:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #endif
  50:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  51:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "compiler.h"
  52:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "sysclk.h"
  53:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "status_codes.h"
  54:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "usart_megarf.h"
  55:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  56:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \name Serial Management Configuration
  57:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  58:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /* ! @{ */
  59:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** #include "conf_usart_serial.h"
  60:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /* ! @} */
  61:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  62:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** typedef usart_rs232_options_t usart_serial_options_t;
  63:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  64:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** typedef USART_t *usart_if;
  65:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  66:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Initializes the Usart in master mode.
  67:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  68:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart       Base address of the USART instance.
  69:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param options     Options needed to set up RS232 communication (see \ref
  70:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * usart_serial_options_t).
  71:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  72:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \retval true if the initialization was successful
  73:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \retval false if initialization failed (error in baud rate calculation)
  74:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  75:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline bool usart_serial_init(usart_if usart, const
  76:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		usart_serial_options_t *options)
  77:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 184               		.loc 3 77 0
 185               		.cfi_startproc
 186 0062 CF93      		push r28
 187               	.LCFI10:
 188               		.cfi_def_cfa_offset 3
 189               		.cfi_offset 28, -2
 190 0064 DF93      		push r29
 191               	.LCFI11:
 192               		.cfi_def_cfa_offset 4
 193               		.cfi_offset 29, -3
 194 0066 CDB7      		in r28,__SP_L__
 195 0068 DEB7      		in r29,__SP_H__
 196               	.LCFI12:
 197               		.cfi_def_cfa_register 28
 198 006a 2B97      		sbiw r28,11
 199               	.LCFI13:
 200               		.cfi_def_cfa_offset 15
 201 006c 0FB6      		in __tmp_reg__,__SREG__
 202 006e F894      		cli
 203 0070 DEBF      		out __SP_H__,r29
 204 0072 0FBE      		out __SREG__,__tmp_reg__
 205 0074 CDBF      		out __SP_L__,r28
 206               	/* prologue: function */
 207               	/* frame size = 11 */
 208               	/* stack size = 13 */
 209               	.L__stack_usage = 13
 210 0076 9987      		std Y+9,r25
 211 0078 8887      		std Y+8,r24
 212 007a 7B87      		std Y+11,r23
 213 007c 6A87      		std Y+10,r22
  78:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	/* USART options. */
  79:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options_t usart_rs232_options;
  80:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.charlength   = options->charlength;
 214               		.loc 3 80 0
 215 007e 8A85      		ldd r24,Y+10
 216 0080 9B85      		ldd r25,Y+11
 217 0082 FC01      		movw r30,r24
 218 0084 8481      		ldd r24,Z+4
 219 0086 8D83      		std Y+5,r24
  81:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.paritytype   = options->paritytype;
 220               		.loc 3 81 0
 221 0088 8A85      		ldd r24,Y+10
 222 008a 9B85      		ldd r25,Y+11
 223 008c FC01      		movw r30,r24
 224 008e 8581      		ldd r24,Z+5
 225 0090 8E83      		std Y+6,r24
  82:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.stopbits     = options->stopbits;
 226               		.loc 3 82 0
 227 0092 8A85      		ldd r24,Y+10
 228 0094 9B85      		ldd r25,Y+11
 229 0096 FC01      		movw r30,r24
 230 0098 8681      		ldd r24,Z+6
 231 009a 8F83      		std Y+7,r24
  83:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	usart_rs232_options.baudrate     = options->baudrate;
 232               		.loc 3 83 0
 233 009c 8A85      		ldd r24,Y+10
 234 009e 9B85      		ldd r25,Y+11
 235 00a0 FC01      		movw r30,r24
 236 00a2 8081      		ld r24,Z
 237 00a4 9181      		ldd r25,Z+1
 238 00a6 A281      		ldd r26,Z+2
 239 00a8 B381      		ldd r27,Z+3
 240 00aa 8983      		std Y+1,r24
 241 00ac 9A83      		std Y+2,r25
 242 00ae AB83      		std Y+3,r26
 243 00b0 BC83      		std Y+4,r27
  84:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  85:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	if (usart_init_rs232(usart, &usart_rs232_options)) {
 244               		.loc 3 85 0
 245 00b2 8885      		ldd r24,Y+8
 246 00b4 9985      		ldd r25,Y+9
 247 00b6 9E01      		movw r18,r28
 248 00b8 2F5F      		subi r18,-1
 249 00ba 3F4F      		sbci r19,-1
 250 00bc B901      		movw r22,r18
 251 00be 0E94 0000 		call usart_init_rs232
 252 00c2 8823      		tst r24
 253 00c4 01F0      		breq .L7
  86:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		return true;
 254               		.loc 3 86 0
 255 00c6 81E0      		ldi r24,lo8(1)
 256 00c8 00C0      		rjmp .L9
 257               	.L7:
  87:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	} else {
  88:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 		return false;
 258               		.loc 3 88 0
 259 00ca 80E0      		ldi r24,0
 260               	.L9:
 261               	/* epilogue start */
  89:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	}
  90:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 262               		.loc 3 90 0 discriminator 1
 263 00cc 2B96      		adiw r28,11
 264 00ce 0FB6      		in __tmp_reg__,__SREG__
 265 00d0 F894      		cli
 266 00d2 DEBF      		out __SP_H__,r29
 267 00d4 0FBE      		out __SREG__,__tmp_reg__
 268 00d6 CDBF      		out __SP_L__,r28
 269 00d8 DF91      		pop r29
 270 00da CF91      		pop r28
 271 00dc 0895      		ret
 272               		.cfi_endproc
 273               	.LFE104:
 276               	usart_serial_putchar:
 277               	.LFB105:
  91:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
  92:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Sends a character with the USART.
  93:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  94:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart   Base address of the USART instance.
  95:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param c       Character to write.
  96:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
  97:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \return Status code
  98:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
  99:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
 100:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 278               		.loc 3 100 0
 279               		.cfi_startproc
 280 00de CF93      		push r28
 281               	.LCFI14:
 282               		.cfi_def_cfa_offset 3
 283               		.cfi_offset 28, -2
 284 00e0 DF93      		push r29
 285               	.LCFI15:
 286               		.cfi_def_cfa_offset 4
 287               		.cfi_offset 29, -3
 288 00e2 00D0      		rcall .
 289 00e4 1F92      		push __zero_reg__
 290               	.LCFI16:
 291               		.cfi_def_cfa_offset 7
 292 00e6 CDB7      		in r28,__SP_L__
 293 00e8 DEB7      		in r29,__SP_H__
 294               	.LCFI17:
 295               		.cfi_def_cfa_register 28
 296               	/* prologue: function */
 297               	/* frame size = 3 */
 298               	/* stack size = 5 */
 299               	.L__stack_usage = 5
 300 00ea 9A83      		std Y+2,r25
 301 00ec 8983      		std Y+1,r24
 302 00ee 6B83      		std Y+3,r22
 101:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	return usart_putchar(usart, c);
 303               		.loc 3 101 0
 304 00f0 8981      		ldd r24,Y+1
 305 00f2 9A81      		ldd r25,Y+2
 306 00f4 6B81      		ldd r22,Y+3
 307 00f6 0E94 0000 		call usart_putchar
 308               	/* epilogue start */
 102:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 309               		.loc 3 102 0
 310 00fa 0F90      		pop __tmp_reg__
 311 00fc 0F90      		pop __tmp_reg__
 312 00fe 0F90      		pop __tmp_reg__
 313 0100 DF91      		pop r29
 314 0102 CF91      		pop r28
 315 0104 0895      		ret
 316               		.cfi_endproc
 317               	.LFE105:
 320               	usart_serial_getchar:
 321               	.LFB106:
 103:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 
 104:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** /*! \brief Waits until a character is received, and returns it.
 105:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
 106:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param usart   Base address of the USART instance.
 107:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  * \param data   Data to read
 108:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  *
 109:../../../platform/common/services/serial/megarf_usart/usart_serial.h ****  */
 110:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
 111:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** {
 322               		.loc 3 111 0
 323               		.cfi_startproc
 324 0106 CF93      		push r28
 325               	.LCFI18:
 326               		.cfi_def_cfa_offset 3
 327               		.cfi_offset 28, -2
 328 0108 DF93      		push r29
 329               	.LCFI19:
 330               		.cfi_def_cfa_offset 4
 331               		.cfi_offset 29, -3
 332 010a 00D0      		rcall .
 333 010c 00D0      		rcall .
 334               	.LCFI20:
 335               		.cfi_def_cfa_offset 8
 336 010e CDB7      		in r28,__SP_L__
 337 0110 DEB7      		in r29,__SP_H__
 338               	.LCFI21:
 339               		.cfi_def_cfa_register 28
 340               	/* prologue: function */
 341               	/* frame size = 4 */
 342               	/* stack size = 6 */
 343               	.L__stack_usage = 6
 344 0112 9A83      		std Y+2,r25
 345 0114 8983      		std Y+1,r24
 346 0116 7C83      		std Y+4,r23
 347 0118 6B83      		std Y+3,r22
 112:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** 	*data = usart_getchar(usart);
 348               		.loc 3 112 0
 349 011a 8981      		ldd r24,Y+1
 350 011c 9A81      		ldd r25,Y+2
 351 011e 0E94 0000 		call usart_getchar
 352 0122 282F      		mov r18,r24
 353 0124 8B81      		ldd r24,Y+3
 354 0126 9C81      		ldd r25,Y+4
 355 0128 FC01      		movw r30,r24
 356 012a 2083      		st Z,r18
 113:../../../platform/common/services/serial/megarf_usart/usart_serial.h **** }
 357               		.loc 3 113 0
 358 012c 0000      		nop
 359               	/* epilogue start */
 360 012e 0F90      		pop __tmp_reg__
 361 0130 0F90      		pop __tmp_reg__
 362 0132 0F90      		pop __tmp_reg__
 363 0134 0F90      		pop __tmp_reg__
 364 0136 DF91      		pop r29
 365 0138 CF91      		pop r28
 366 013a 0895      		ret
 367               		.cfi_endproc
 368               	.LFE106:
 371               	stdio_serial_init:
 372               	.LFB107:
 373               		.file 4 "../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h"
   1:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /**
   2:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   3:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \file
   4:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   5:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \brief Common Standard I/O Serial Management.
   6:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
   7:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * This file defines a useful set of functions for the Stdio Serial interface on AVR
   8:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * and SAM devices.
   9:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  10:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Copyright (c) 2009-2013 Atmel Corporation. All rights reserved.
  11:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  12:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \asf_license_start
  13:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  14:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \page License
  15:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  16:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Redistribution and use in source and binary forms, with or without
  17:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * modification, are permitted provided that the following conditions are met:
  18:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  19:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  20:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    this list of conditions and the following disclaimer.
  21:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  22:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  23:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    this list of conditions and the following disclaimer in the documentation
  24:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    and/or other materials provided with the distribution.
  25:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  26:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  27:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    from this software without specific prior written permission.
  28:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  29:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * 4. This software may only be redistributed and used in connection with an
  30:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *    Atmel microcontroller product.
  31:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  32:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  33:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  34:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  35:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  36:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  37:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  38:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  39:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  40:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  41:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  42:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * POSSIBILITY OF SUCH DAMAGE.
  43:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  44:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \asf_license_stop
  45:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  46:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  ******************************************************************************/
  47:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  48:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  49:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #ifndef _STDIO_SERIAL_H_
  50:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #define _STDIO_SERIAL_H_
  51:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  52:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /**
  53:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \defgroup group_common_utils_stdio_stdio_serial Standard serial I/O (stdio)
  54:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \ingroup group_common_utils_stdio
  55:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  56:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * Common standard serial I/O management driver that
  57:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * implements a stdio serial interface on AVR and SAM devices.
  58:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  59:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \{
  60:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  */
  61:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  62:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include <stdio.h>
  63:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include "compiler.h"
  64:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #ifndef SAMD20
  65:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # include "sysclk.h"
  66:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #endif
  67:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #include "serial.h"
  68:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  69:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #if (XMEGA || MEGA_RF) && defined(__GNUC__)
  70:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	extern int _write (char c, int *f);
  71:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	extern int _read (int *f);
  72:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #endif
  73:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  74:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  75:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the base of the USART module instance to use for stdio.
  76:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern volatile void *volatile stdio_base;
  77:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the external low level write function.
  78:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern int (*ptr_put)(void volatile*, char);
  79:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  80:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** //! Pointer to the external low level read function.
  81:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** extern void (*ptr_get)(void volatile*, char*);
  82:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
  83:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** /*! \brief Initializes the stdio in Serial Mode.
  84:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  85:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \param usart       Base address of the USART instance.
  86:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
  87:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  *
  88:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h ****  */
  89:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
  90:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** {
 374               		.loc 4 90 0
 375               		.cfi_startproc
 376 013c CF93      		push r28
 377               	.LCFI22:
 378               		.cfi_def_cfa_offset 3
 379               		.cfi_offset 28, -2
 380 013e DF93      		push r29
 381               	.LCFI23:
 382               		.cfi_def_cfa_offset 4
 383               		.cfi_offset 29, -3
 384 0140 00D0      		rcall .
 385 0142 00D0      		rcall .
 386               	.LCFI24:
 387               		.cfi_def_cfa_offset 8
 388 0144 CDB7      		in r28,__SP_L__
 389 0146 DEB7      		in r29,__SP_H__
 390               	.LCFI25:
 391               		.cfi_def_cfa_register 28
 392               	/* prologue: function */
 393               	/* frame size = 4 */
 394               	/* stack size = 6 */
 395               	.L__stack_usage = 6
 396 0148 9A83      		std Y+2,r25
 397 014a 8983      		std Y+1,r24
 398 014c 7C83      		std Y+4,r23
 399 014e 6B83      		std Y+3,r22
  91:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	stdio_base = (void *)usart;
 400               		.loc 4 91 0
 401 0150 8981      		ldd r24,Y+1
 402 0152 9A81      		ldd r25,Y+2
 403 0154 9093 0000 		sts stdio_base+1,r25
 404 0158 8093 0000 		sts stdio_base,r24
  92:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
 405               		.loc 4 92 0
 406 015c 80E0      		ldi r24,lo8(gs(usart_serial_putchar))
 407 015e 90E0      		ldi r25,hi8(gs(usart_serial_putchar))
 408 0160 9093 0000 		sts ptr_put+1,r25
 409 0164 8093 0000 		sts ptr_put,r24
  93:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
 410               		.loc 4 93 0
 411 0168 80E0      		ldi r24,lo8(gs(usart_serial_getchar))
 412 016a 90E0      		ldi r25,hi8(gs(usart_serial_getchar))
 413 016c 9093 0000 		sts ptr_get+1,r25
 414 0170 8093 0000 		sts ptr_get,r24
  94:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # if (XMEGA || MEGA_RF)
  95:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init((USART_t *)usart,opt);
 415               		.loc 4 95 0
 416 0174 2B81      		ldd r18,Y+3
 417 0176 3C81      		ldd r19,Y+4
 418 0178 8981      		ldd r24,Y+1
 419 017a 9A81      		ldd r25,Y+2
 420 017c B901      		movw r22,r18
 421 017e 0E94 0000 		call usart_serial_init
  96:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # elif UC3
  97:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init(usart,(usart_serial_options_t *)opt);
  98:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # elif SAM
  99:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
 100:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # else
 101:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  error Unsupported chip type
 102:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # endif
 103:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 
 104:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # if defined(__GNUC__)
 105:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  if (XMEGA || MEGA_RF)
 106:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// For AVR GCC libc print redirection uses fdevopen.
 107:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
 422               		.loc 4 107 0
 423 0182 60E0      		ldi r22,lo8(gs(_read))
 424 0184 70E0      		ldi r23,hi8(gs(_read))
 425 0186 80E0      		ldi r24,lo8(gs(_write))
 426 0188 90E0      		ldi r25,hi8(gs(_write))
 427 018a 0E94 0000 		call fdevopen
 108:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  endif
 109:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  if UC3 || SAM
 110:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// For AVR32 and SAM GCC
 111:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// Specify that stdout and stdin should not be buffered.
 112:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	setbuf(stdout, NULL);
 113:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	setbuf(stdin, NULL);
 114:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// Note: Already the case in IAR's Normal DLIB default configuration
 115:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// and AVR GCC library:
 116:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// - printf() emits one character at a time.
 117:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** 	// - getchar() requests only 1 byte to exit.
 118:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** #  endif
 119:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** # endif
 120:../../../platform/common/utils/stdio/stdio_serial/stdio_serial.h **** }
 428               		.loc 4 120 0
 429 018e 0000      		nop
 430               	/* epilogue start */
 431 0190 0F90      		pop __tmp_reg__
 432 0192 0F90      		pop __tmp_reg__
 433 0194 0F90      		pop __tmp_reg__
 434 0196 0F90      		pop __tmp_reg__
 435 0198 DF91      		pop r29
 436 019a CF91      		pop r28
 437 019c 0895      		ret
 438               		.cfi_endproc
 439               	.LFE107:
 442               	macsc_enable_manual_bts:
 443               	.LFB121:
 444               		.file 5 "../../../platform/mega_rf/drivers/macsc/macsc_megarf.h"
   1:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
   2:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \file
   3:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   4:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief AVR MEGARF MAC Symbol Counter Driver Definitions
   5:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   6:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Copyright (c) 2013 Atmel Corporation. All rights reserved.
   7:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
   8:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \asf_license_start
   9:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  10:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \page License
  11:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  12:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Redistribution and use in source and binary forms, with or without
  13:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * modification, are permitted provided that the following conditions are met:
  14:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  15:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    this list of conditions and the following disclaimer.
  17:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  18:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    this list of conditions and the following disclaimer in the documentation
  20:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    and/or other materials provided with the distribution.
  21:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  22:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    from this software without specific prior written permission.
  24:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  25:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * 4. This software may only be redistributed and used in connection with an
  26:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *    Atmel microcontroller product.
  27:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  28:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * POSSIBILITY OF SUCH DAMAGE.
  39:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  40:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \asf_license_stop
  41:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  42:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  43:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #ifndef MACSC_MEGARF_H
  44:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_MEGARF_H
  45:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  46:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include <compiler.h>
  47:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include <parts.h>
  48:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #include "status_codes.h"
  49:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  50:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #ifdef __cplusplus
  51:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** extern "C" {
  52:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #endif
  53:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  54:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  55:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \defgroup macsc_group MAC Symbol Counter Driver(MACSC)
  56:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  57:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * See \ref megarf_macsc_quickstart
  58:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  59:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This is a driver for the AVR MEGARF MAC Symbol Counter Driver(MACSC).
  60:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * It provides functions for enabling, disabling and configuring the module.
  61:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  62:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \section dependencies Dependencies
  63:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This driver depends on the following modules:
  64:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * - \ref interrupt_group for ISR definition and disabling interrupts during
  65:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * critical code sections.
  66:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @{
  67:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  68:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  69:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  70:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Interrupt event callback function type
  71:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  72:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The interrupt handler can be configured to do a function callback,
  73:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * the callback function must match the macsc_callback_t type.
  74:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  75:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  76:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** typedef void (*macsc_callback_t)(void);
  77:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
  78:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* ! MAC symbol counter compare Channel index */
  79:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** enum macsc_cc_channel {
  80:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 1 */
  81:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC1 = 1,
  82:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 2 */
  83:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC2 = 2,
  84:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! Channel 3 */
  85:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_CC3 = 3,
  86:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** };
  87:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
  88:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief MAC SC clock source select
  89:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  90:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * uses the SCCKSEL bit in SSCR register to select macsc clk src
  91:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
  92:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * If the bit is one,the RTC clock from TOSC1 is selected, otherwise the symbol
  93:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * counter operates with the clock from XTAL1.
  94:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * During transceiver sleep modes the clock falls back to the RTC clock source,
  95:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * regardless of the selected clock. After wakeup, it switches back to the
  96:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * previosly
  97:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * selected clock source.
  98:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
  99:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 100:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** enum macsc_xtal {
 101:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	/* ! 16MHz as macsc clock */
 102:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_16MHz = 0,
 103:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_32KHz = 1,
 104:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** };
 105:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 106:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 107:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @brief Reads the 32-bit timer register in the required order of bytes
 108:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 109:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param hh hh octet of 32-bit register
 110:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param hl hl octet of 32-bit register
 111:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param lh lh octet of 32-bit register
 112:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @param ll ll octet of 32-bit register
 113:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 114:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @returns uint32_t Value of timer register
 115:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 116:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read32(volatile uint8_t *hh,
 117:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *hl,
 118:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *lh,
 119:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		volatile uint8_t *ll)
 120:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 121:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	union {
 122:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		uint8_t a[4];
 123:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		uint32_t rv;
 124:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 125:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x;
 126:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 127:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[0] = *ll;
 128:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[1] = *lh;
 129:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[2] = *hl;
 130:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	x.a[3] = *hh;
 131:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 132:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return x.rv;
 133:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 134:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 135:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* ! compare modes */
 136:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_ABSOLUTE_CMP 0
 137:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_RELATIVE_CMP 1
 138:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 139:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /** String concatenation by preprocessor used to create proper register names.
 140:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  **/
 141:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define CONCAT(a, b) a ## b
 142:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 143:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /** Creates proper subregister names and reads the corresponding values. */
 144:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_READ32(reg)                  macsc_read32(&CONCAT(reg, HH), \
 145:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, HL), \
 146:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, LH), \
 147:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		&CONCAT(reg, LL))
 148:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 149:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** #define MACSC_WRITE32(reg, val)	\
 150:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	do { \
 151:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		union { uint8_t a[4]; uint32_t v; } \
 152:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		x; \
 153:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		x.v = val; \
 154:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, HH) = x.a[3]; \
 155:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, HL) = x.a[2]; \
 156:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, LH) = x.a[1]; \
 157:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		CONCAT(reg, LL) = x.a[0]; \
 158:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	} \
 159:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	while (0)
 160:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 161:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 162:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enable MAC SC
 163:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 164:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Enables the SC
 165:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 166:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param clk_src selection of clk source,avalable options in macsc_xtal,fixed
 167:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *  prescalar
 168:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param sleep_enable enable RTC as clock source during sleep
 169:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param auto_ts enable automatic timestamping
 170:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 171:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 172:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_enable(void);
 173:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 174:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 175:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Check if MACSC is enabled
 176:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 177:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * check if the MACSC is enabled.
 178:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 179:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 180:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 181:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 182:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** bool is_macsc_enable(void);
 183:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 184:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 185:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable MAC SC
 186:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 187:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * Disables the MAC SC
 188:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 189:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 190:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 191:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 192:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_disable(void);
 193:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 194:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 195:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Check if back-off slot counter is enabled
 196:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 197:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * check if the back-off slot counter is enabled.
 198:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 199:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 200:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 201:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 202:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** bool is_macsc_backoff_enable(void);
 203:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 204:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 205:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enables compare interrupts of the MACSC
 206:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 207:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 208:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 209:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_enable_cmp_int(enum macsc_cc_channel channel);
 210:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 211:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 212:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disables compare interrupts of the MACSC
 213:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 214:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 215:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */void macsc_disable_cmp_int(enum macsc_cc_channel channel);
 216:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 217:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 218:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Usage of Absolute compare mode of the MACSC
 219:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 220:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param abs_rel  0 for absoulte cmp;1 for relative cmp
 221:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param cmp compare value for SCOCRx register
 222:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param channel Compare channel
 223:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 224:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_use_cmp(bool abs_rel, uint32_t cmp,enum macsc_cc_channel channel);
 225:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 226:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 227:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \ingroup macsc_group
 228:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \defgroup macsc_interrupt_group MAC Symbol Counter (MACSC) interrupt
 229:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * management
 230:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This group provides functions to configure MACSC module interrupts
 231:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 232:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * @{
 233:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 234:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 235:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 236:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC overflow interrupt callback function
 237:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 238:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 239:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 240:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 241:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 242:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 243:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 244:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_ovf_int_cb(macsc_callback_t callback);
 245:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 246:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 247:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 1 interrupt callback function
 248:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 249:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 250:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 251:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 252:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 253:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 254:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 255:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp1_int_cb(macsc_callback_t callback);
 256:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 257:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 258:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 2 interrupt callback function
 259:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 260:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 261:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 262:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 263:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 264:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 265:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 266:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp2_int_cb(macsc_callback_t callback);
 267:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 268:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 269:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC Compare Channel 3 interrupt callback function
 270:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 271:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 272:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 273:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 274:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 275:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 276:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 277:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_cmp3_int_cb(macsc_callback_t callback);
 278:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 279:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 280:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Set MACSC backoff slot counter interrupt callback function
 281:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 282:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * This function allows the caller to set and change the interrupt callback
 283:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * function. Without setting a callback function the interrupt handler in the
 284:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * driver will only clear the interrupt flags.
 285:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 286:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param callback Reference to a callback function
 287:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 288:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** void macsc_set_backoff_slot_cntr_int_cb(macsc_callback_t callback);
 289:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** //@}
 290:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 291:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 292:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Enable 32.768KHz clk using timer 2 async register
 293:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 294:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 295:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 296:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 297:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_sleep_clk_enable(void)
 298:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 299:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	ASSR |= (1 << AS2);
 300:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 301:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 302:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 303:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable 32.768KHz clk using timer 2 async register
 304:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 305:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 306:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 307:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_sleep_clk_disable(void)
 308:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 309:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	ASSR &= ~(1 << AS2);
 310:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 311:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 312:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /* @} */
 313:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 314:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 315:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Configure MAC Symbol Counter Clock Source
 316:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 317:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param macsc macsc clk src
 318:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 319:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_write_clock_source(enum macsc_xtal source)
 320:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 321:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	if (source == MACSC_16MHz) {
 322:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR0 |= (source << SCCKSEL);
 323:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	} else if (source == MACSC_32KHz) {
 324:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR0 &= ~(1 << SCCKSEL);
 325:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 326:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 327:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 328:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 329:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Read MAC SC Clock Source
 330:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 331:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 332:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return macsc_xtal enum Clock source selection
 333:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 334:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline enum macsc_xtal macsc_read_clock_source(void)
 335:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 336:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (enum macsc_xtal)(SCCR0 & (1 << SCCKSEL));
 337:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 338:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 339:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 340:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Write the Counter value of the MAC Symbol counter
 341:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 342:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param cnt_value Counter value
 343:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 344:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_write_count(uint32_t cnt_value)
 345:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 346:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	MACSC_WRITE32(SCCNT, cnt_value);
 347:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 348:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 349:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 350:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the Counter value of the MAC Symbol counter
 351:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 352:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note Output the Counter value
 353:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 354:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_count(void)
 355:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 356:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCCNT));
 357:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 358:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 359:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 360:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief enable back-off slot counter
 361:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 362:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 363:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note  Enables interrupt as well	.
 364:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note This counter works only if transceiver clock is running.So check Trx
 365:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * state in app before using this function in IEEE802.15.4 applications.
 366:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 367:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline bool macsc_backoff_slot_cnt_enable(void)
 368:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 369:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	if (!(PRR1 & (1 << PRTRX24))) {
 370:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCCR1 = (1 << SCENBO);
 371:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCIRQS |= (1 << IRQSBO);
 372:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		SCIRQM |= (1 << IRQMBO);
 373:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 		return true;
 374:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	}
 375:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	else return false;
 376:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 377:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 378:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 379:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Disable back-off slot counter
 380:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 381:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \param none
 382:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note    Disables interrupt as well	.
 383:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note This counter works only if transceiver clock is running.So check Trx
 384:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * state in app before using this function in IEEE802.15.4 applications.
 385:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 386:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_backoff_slot_cnt_disable(void)
 387:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 388:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR1 &= ~(1 << SCENBO);
 389:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCIRQM &= ~(1 << IRQMBO);
 390:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 391:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 392:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 393:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Tests if the Backoff slot cntr interrupt flag is set
 394:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 395:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return  backoff slot cntr interrupt has occurred or not : IRQSBO
 396:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 397:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline bool macsc_is_slot_cntr_interrupt_flag_set(void)
 398:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 399:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (SCIRQS & (1 << IRQSBO));
 400:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 401:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 402:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 403:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Clears the Backoff Slot cntr interrupt flag
 404:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 405:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \note  IRQSBO is cleared
 406:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 407:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_clear_slot_cntr_interrupt_flag(void)
 408:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 409:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCIRQS |= (1 << IRQSBO);
 410:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 411:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 412:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 413:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the SFD Timestamp register
 414:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 415:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return Timestamp of last received frame :SCTSR(read-only register)
 416:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 417:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_ts(void)
 418:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 419:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCTSR));
 420:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 421:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 422:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 423:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Reads the Beacon Timestamp register
 424:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 425:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \return Timestamp of last received beacon frame :SCBTSR
 426:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 427:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline uint32_t macsc_read_bts(void)
 428:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 429:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	return (MACSC_READ32(SCBTSR));
 430:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 431:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 
 432:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** /**
 433:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * \brief Write the Beacon Timestamp register of the MAC Symbol counter
 434:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The manual beacon timestamping can be used in conjunction with the
 435:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * relative compare mode of the three compare units to generate compare match
 436:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * interrupts without having a beacon frame received
 437:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 438:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * If set to 1, the current symbol counter value is stored into the beacon
 439:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * timestamp register.
 440:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  * The bit is cleared afterwards.
 441:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  *
 442:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h ****  */
 443:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** static inline void macsc_enable_manual_bts(void)
 444:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** {
 445               		.loc 5 444 0
 446               		.cfi_startproc
 447 019e CF93      		push r28
 448               	.LCFI26:
 449               		.cfi_def_cfa_offset 3
 450               		.cfi_offset 28, -2
 451 01a0 DF93      		push r29
 452               	.LCFI27:
 453               		.cfi_def_cfa_offset 4
 454               		.cfi_offset 29, -3
 455 01a2 CDB7      		in r28,__SP_L__
 456 01a4 DEB7      		in r29,__SP_H__
 457               	.LCFI28:
 458               		.cfi_def_cfa_register 28
 459               	/* prologue: function */
 460               	/* frame size = 0 */
 461               	/* stack size = 2 */
 462               	.L__stack_usage = 2
 445:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR0 |= (1 << SCMBTS);
 463               		.loc 5 445 0
 464 01a6 8CED      		ldi r24,lo8(-36)
 465 01a8 90E0      		ldi r25,0
 466 01aa 2CED      		ldi r18,lo8(-36)
 467 01ac 30E0      		ldi r19,0
 468 01ae F901      		movw r30,r18
 469 01b0 2081      		ld r18,Z
 470 01b2 2064      		ori r18,lo8(64)
 471 01b4 FC01      		movw r30,r24
 472 01b6 2083      		st Z,r18
 446:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** 	SCCR0 &= ~(1 << SCTSE);
 473               		.loc 5 446 0
 474 01b8 8CED      		ldi r24,lo8(-36)
 475 01ba 90E0      		ldi r25,0
 476 01bc 2CED      		ldi r18,lo8(-36)
 477 01be 30E0      		ldi r19,0
 478 01c0 F901      		movw r30,r18
 479 01c2 2081      		ld r18,Z
 480 01c4 277F      		andi r18,lo8(-9)
 481 01c6 FC01      		movw r30,r24
 482 01c8 2083      		st Z,r18
 447:../../../platform/mega_rf/drivers/macsc/macsc_megarf.h **** }
 483               		.loc 5 447 0
 484 01ca 0000      		nop
 485               	/* epilogue start */
 486 01cc DF91      		pop r29
 487 01ce CF91      		pop r28
 488 01d0 0895      		ret
 489               		.cfi_endproc
 490               	.LFE121:
 492               	.global	appState
 493               		.section	.bss.appState,"aw",@nobits
 496               	appState:
 497 0000 00        		.zero	1
 498               		.section	.bss.msgReq,"aw",@nobits
 501               	msgReq:
 502 0000 0000 0000 		.zero	20
 502      0000 0000 
 502      0000 0000 
 502      0000 0000 
 502      0000 0000 
 503               		.section	.bss.PanId,"aw",@nobits
 506               	PanId:
 507 0000 00        		.zero	1
 508               		.section	.rodata
 509               	.LC1:
 510 0000 0A4D 5347 		.string	"\nMSG REQ SENT %d"
 510      2052 4551 
 510      2053 454E 
 510      5420 2564 
 510      00
 511               		.text
 512               	.global	appSendData
 514               	appSendData:
 515               	.LFB130:
 516               		.file 6 "ServerLLDN.c"
   1:ServerLLDN.c  **** /*
   2:ServerLLDN.c  **** 	* ServerLLDN.c
   3:ServerLLDN.c  **** 	*
   4:ServerLLDN.c  **** 	* Created: 10/18/2019 5:15:37 PM
   5:ServerLLDN.c  **** 	*  Author: guilherme
   6:ServerLLDN.c  **** 	*/ 
   7:ServerLLDN.c  **** 
   8:ServerLLDN.c  **** #include <stdlib.h>
   9:ServerLLDN.c  **** #include <stdio.h>
  10:ServerLLDN.c  **** #include <string.h>
  11:ServerLLDN.c  **** #include <inttypes.h>
  12:ServerLLDN.c  **** #include "config.h"
  13:ServerLLDN.c  **** #include "sys.h"
  14:ServerLLDN.c  **** #include "phy.h"
  15:ServerLLDN.c  **** #include "sys.h"
  16:ServerLLDN.c  **** #include "nwk.h"
  17:ServerLLDN.c  **** #include "sysclk.h"
  18:ServerLLDN.c  **** #include "sysTimer.h"
  19:ServerLLDN.c  **** #include "sleep_mgr.h"
  20:ServerLLDN.c  **** #include "sleepmgr.h"
  21:ServerLLDN.c  **** #include "led.h"
  22:ServerLLDN.c  **** #include "ioport.h"
  23:ServerLLDN.c  **** #include "conf_sleepmgr.h"
  24:ServerLLDN.c  **** #include "board.h"
  25:ServerLLDN.c  **** #include "platform.h"
  26:ServerLLDN.c  **** 
  27:ServerLLDN.c  **** #include "lldn.h"
  28:ServerLLDN.c  **** 
  29:ServerLLDN.c  **** #if 1
  30:ServerLLDN.c  **** #if (SIO2HOST_CHANNEL == SIO_USB)
  31:ServerLLDN.c  **** /* Only ARM */
  32:ServerLLDN.c  **** #include "hw_timer_lldn.h"
  33:ServerLLDN.c  **** #include "stdio_usb.h"
  34:ServerLLDN.c  **** #define MASTER_MACSC	0
  35:ServerLLDN.c  **** #else
  36:ServerLLDN.c  **** /* Only megarf series */
  37:ServerLLDN.c  **** #include "conf_sio2host.h"
  38:ServerLLDN.c  **** #define MASTER_MACSC	1
  39:ServerLLDN.c  **** #endif
  40:ServerLLDN.c  **** #else
  41:ServerLLDN.c  **** /* Only megarf series */
  42:ServerLLDN.c  **** #define MASTER_MACSC		1
  43:ServerLLDN.c  **** #endif
  44:ServerLLDN.c  **** 
  45:ServerLLDN.c  **** #define HUMAM_READABLE			1
  46:ServerLLDN.c  **** 
  47:ServerLLDN.c  **** #if (MASTER_MACSC == 1)
  48:ServerLLDN.c  **** #include "macsc_megarf.h"
  49:ServerLLDN.c  **** #define TIMESLOT_TIMER 0
  50:ServerLLDN.c  **** #else
  51:ServerLLDN.c  **** static SYS_Timer_t				tmrBeaconInterval;			// Beacon
  52:ServerLLDN.c  **** static SYS_Timer_t				tmrComputeData;				// Compute data
  53:ServerLLDN.c  **** #endif
  54:ServerLLDN.c  **** 
  55:ServerLLDN.c  **** #define PRINT 1
  56:ServerLLDN.c  **** 
  57:ServerLLDN.c  **** 	
  58:ServerLLDN.c  **** // equation for tTS gives time in seconds, the division by SYMBOL_TIME changes to symbols for count
  59:ServerLLDN.c  **** AppState_t	appState = APP_STATE_INITIAL;
  60:ServerLLDN.c  **** static NWK_DataReq_t msgReq;
  61:ServerLLDN.c  **** static uint8_t PanId;
  62:ServerLLDN.c  **** 
  63:ServerLLDN.c  ****  void appSendData(void)
  64:ServerLLDN.c  **** {
 517               		.loc 6 64 0
 518               		.cfi_startproc
 519 01d2 CF93      		push r28
 520               	.LCFI29:
 521               		.cfi_def_cfa_offset 3
 522               		.cfi_offset 28, -2
 523 01d4 DF93      		push r29
 524               	.LCFI30:
 525               		.cfi_def_cfa_offset 4
 526               		.cfi_offset 29, -3
 527 01d6 CDB7      		in r28,__SP_L__
 528 01d8 DEB7      		in r29,__SP_H__
 529               	.LCFI31:
 530               		.cfi_def_cfa_register 28
 531               	/* prologue: function */
 532               	/* frame size = 0 */
 533               	/* stack size = 2 */
 534               	.L__stack_usage = 2
  65:ServerLLDN.c  **** 	if(msgReq.options != 0)
 535               		.loc 6 65 0
 536 01da 8091 0000 		lds r24,msgReq+9
 537 01de 9091 0000 		lds r25,msgReq+9+1
 538 01e2 892B      		or r24,r25
 539 01e4 01F0      		breq .L17
  66:ServerLLDN.c  **** 	{
  67:ServerLLDN.c  **** 		printf("\nMSG REQ SENT %d",msgReq.options);
 540               		.loc 6 67 0
 541 01e6 8091 0000 		lds r24,msgReq+9
 542 01ea 9091 0000 		lds r25,msgReq+9+1
 543 01ee 292F      		mov r18,r25
 544 01f0 2F93      		push r18
 545 01f2 8F93      		push r24
 546 01f4 80E0      		ldi r24,lo8(.LC1)
 547 01f6 90E0      		ldi r25,hi8(.LC1)
 548 01f8 892F      		mov r24,r25
 549 01fa 8F93      		push r24
 550 01fc 80E0      		ldi r24,lo8(.LC1)
 551 01fe 90E0      		ldi r25,hi8(.LC1)
 552 0200 8F93      		push r24
 553 0202 0E94 0000 		call printf
 554 0206 0F90      		pop __tmp_reg__
 555 0208 0F90      		pop __tmp_reg__
 556 020a 0F90      		pop __tmp_reg__
 557 020c 0F90      		pop __tmp_reg__
  68:ServerLLDN.c  **** 		NWK_DataReq(&msgReq);
 558               		.loc 6 68 0
 559 020e 80E0      		ldi r24,lo8(msgReq)
 560 0210 90E0      		ldi r25,hi8(msgReq)
 561 0212 0E94 0000 		call NWK_DataReq
 562               	.L17:
  69:ServerLLDN.c  **** 	#if !APP_COORDINATOR
  70:ServerLLDN.c  **** 	#endif
  71:ServerLLDN.c  **** 	}
  72:ServerLLDN.c  **** }
 563               		.loc 6 72 0
 564 0216 0000      		nop
 565               	/* epilogue start */
 566 0218 DF91      		pop r29
 567 021a CF91      		pop r28
 568 021c 0895      		ret
 569               		.cfi_endproc
 570               	.LFE130:
 572               	.global	payloadSize
 573               		.section	.data.payloadSize,"aw",@progbits
 576               	payloadSize:
 577 0000 16        		.byte	22
 578               	.global	assTimeSlot
 579               		.section	.data.assTimeSlot,"aw",@progbits
 582               	assTimeSlot:
 583 0000 FF        		.byte	-1
 584               		.section	.bss.rec_beacon,"aw",@nobits
 587               	rec_beacon:
 588 0000 0000      		.zero	2
 589               		.section	.data.msgDiscResponse,"aw",@progbits
 592               	msgDiscResponse:
 593 0000 0D        		.byte	13
 594 0001 01        		.byte	1
 595 0002 96        		.byte	150
 596               		.section	.data.msgConfigStatus,"aw",@progbits
 599               	msgConfigStatus:
 600 0000 0E        		.byte	14
 601 0001 01        		.byte	1
 602 0002 FF        		.byte	-1
 603 0003 01        		.byte	1
 604 0004 96        		.byte	150
 605               	.global	data_payload
 606               		.section	.data.data_payload,"aw",@progbits
 609               	data_payload:
 610 0000 01        		.byte	1
 611               		.section	.bss.ack_received,"aw",@nobits
 614               	ack_received:
 615 0000 00        		.zero	1
 616               	.global	MacLLDNMgmtTS
 617               		.section	.bss.MacLLDNMgmtTS,"aw",@nobits
 620               	MacLLDNMgmtTS:
 621 0000 00        		.zero	1
 622               	.global	associated
 623               		.section	.bss.associated,"aw",@nobits
 626               	associated:
 627 0000 00        		.zero	1
 628               		.section	.rodata
 629               	.LC2:
 630 0011 0A6D 7367 		.string	"\nmsg_hdlr"
 630      5F68 646C 
 630      7200 
 631               		.text
 633               	send_message_timeHandler:
 634               	.LFB131:
  73:ServerLLDN.c  **** 
  74:ServerLLDN.c  **** #if APP_COORDINATOR
  75:ServerLLDN.c  **** 
  76:ServerLLDN.c  **** 	#define NODOS_ASSOCIADOS_ESPERADOS 12
  77:ServerLLDN.c  **** 	
  78:ServerLLDN.c  **** 	AppPanState_t appPanState = APP_PAN_STATE_RESET; // Initial state of PAN node
  79:ServerLLDN.c  **** 	
  80:ServerLLDN.c  **** 	/* Configuration Request Frames */
  81:ServerLLDN.c  **** 	/* Da pra mudar o envio do confrequest pra ja usar essa array com as informas dos nodos */	
  82:ServerLLDN.c  **** 	nodes_info_t nodes_info_arr[50]; // Array for Configure Request messages, one position per node, 2
  83:ServerLLDN.c  **** 	NWK_ConfigRequest_t config_request_frame = { .id = LL_CONFIGURATION_REQUEST,
  84:ServerLLDN.c  **** 												 .s_macAddr = APP_ADDR,
  85:ServerLLDN.c  **** 												 .tx_channel = APP_CHANNEL,
  86:ServerLLDN.c  **** 												 .conf.macLLDNmgmtTS = MacLLDNMgmtTS };
  87:ServerLLDN.c  **** 	nodes_info_list_t *conf_req_list = NULL;
  88:ServerLLDN.c  **** 
  89:ServerLLDN.c  **** 	/* Acknowledge Frame and Array */
  90:ServerLLDN.c  **** 	NWK_ACKFormat_t ACKFrame;	// ACK Frame Payload used in Discovery State
  91:ServerLLDN.c  **** 	int ACKFrame_size = 0;
  92:ServerLLDN.c  **** 
  93:ServerLLDN.c  **** 	float beaconInterval = 0; // no precisa ser global
  94:ServerLLDN.c  **** 	float beaconInterval_association = 0;
  95:ServerLLDN.c  **** 	
  96:ServerLLDN.c  **** 	/* This timer implements a delay between messages, 
  97:ServerLLDN.c  **** 	 * if not used the nodes are not able to receive the message
  98:ServerLLDN.c  **** 	 */
  99:ServerLLDN.c  **** 	static SYS_Timer_t tmrDelay;	
 100:ServerLLDN.c  **** 	
 101:ServerLLDN.c  **** 	/*  Control variables for testing */	
 102:ServerLLDN.c  **** 	int assTimeSlot = 0;
 103:ServerLLDN.c  **** 	uint8_t timeslot_counter = 0;
 104:ServerLLDN.c  **** 
 105:ServerLLDN.c  **** 	int counter_associados = 0;		// Associated nodes counter
 106:ServerLLDN.c  **** 	uint8_t cycles_counter = macLLDNdiscoveryModeTimeout;
 107:ServerLLDN.c  **** 
 108:ServerLLDN.c  **** 	bool association_request = false;
 109:ServerLLDN.c  **** 
 110:ServerLLDN.c  **** 	/* data related variables */
 111:ServerLLDN.c  **** 	msg_info_t msg_info_array[50]; // size of array limited by hardware
 112:ServerLLDN.c  **** 	unsigned int size_msg_info = 0;
 113:ServerLLDN.c  **** 	bool data_received = false;	
 114:ServerLLDN.c  **** 	float succes_rate = 0;
 115:ServerLLDN.c  **** 	
 116:ServerLLDN.c  **** 	static void tmrDelayHandler(SYS_Timer_t *timer)
 117:ServerLLDN.c  **** 	{
 118:ServerLLDN.c  **** 		printf("\ndelay handler");
 119:ServerLLDN.c  **** 		appState = APP_STATE_SEND;
 120:ServerLLDN.c  **** 	}
 121:ServerLLDN.c  **** 	
 122:ServerLLDN.c  **** 	static void lldn_server_beacon(void)
 123:ServerLLDN.c  **** 	{
 124:ServerLLDN.c  **** 		macsc_enable_manual_bts();
 125:ServerLLDN.c  **** 		appState = APP_STATE_SEND;
 126:ServerLLDN.c  **** 	}
 127:ServerLLDN.c  **** 	
 128:ServerLLDN.c  **** 	static void time_slot_handler(void)
 129:ServerLLDN.c  **** 	{
 130:ServerLLDN.c  **** 		if (timeslot_counter > 0)
 131:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, tTS / (SYMBOL_TIME), MACSC_CC1);
 132:ServerLLDN.c  **** 		
 133:ServerLLDN.c  **** 		macsc_enable_manual_bts();
 134:ServerLLDN.c  **** 		appState = APP_STATE_ATT_PAN_STATE;
 135:ServerLLDN.c  **** 		appPanState = APP_PAN_STATE_CHECK_TS;
 136:ServerLLDN.c  **** 	}
 137:ServerLLDN.c  **** 	
 138:ServerLLDN.c  **** 	static void downlink_delay_handler(void)
 139:ServerLLDN.c  **** 	{
 140:ServerLLDN.c  **** 		if(msgReq.options == NWK_OPT_LLDN_ACK)
 141:ServerLLDN.c  **** 		{
 142:ServerLLDN.c  **** 		appState = APP_STATE_SEND;
 143:ServerLLDN.c  **** 		}
 144:ServerLLDN.c  **** 	}
 145:ServerLLDN.c  **** 
 146:ServerLLDN.c  **** 	static void end_of_association_delay_handler(void)
 147:ServerLLDN.c  **** 	{
 148:ServerLLDN.c  **** 		appState = APP_STATE_ATT_PAN_STATE;
 149:ServerLLDN.c  **** 		appPanState = APP_PAN_STATE_ONLINE_INITIAL;
 150:ServerLLDN.c  **** 	}
 151:ServerLLDN.c  **** 	
 152:ServerLLDN.c  **** 	#if TIMESLOT_TIMER
 153:ServerLLDN.c  **** 	static void teste_handler(void)
 154:ServerLLDN.c  **** 	{
 155:ServerLLDN.c  **** 		if(msgReq.options)
 156:ServerLLDN.c  **** 			printf("\n***TIMESLOT****");
 157:ServerLLDN.c  **** 		macsc_disable_cmp_int(MACSC_CC3);
 158:ServerLLDN.c  **** 	}
 159:ServerLLDN.c  **** 	#endif
 160:ServerLLDN.c  **** 	
 161:ServerLLDN.c  **** 	static bool addToAckArray(uint8_t addres)
 162:ServerLLDN.c  **** 	{	
 163:ServerLLDN.c  **** 		int pos =(int) addres / 8;
 164:ServerLLDN.c  **** 		int bit_shift = 8 - (addres % 8);
 165:ServerLLDN.c  **** 		
 166:ServerLLDN.c  **** 		if(ACKFrame.ackFlags[pos] & 1 << bit_shift)
 167:ServerLLDN.c  **** 		{
 168:ServerLLDN.c  **** 			printf("\nAddr rep %d", addres);
 169:ServerLLDN.c  **** 			return false;
 170:ServerLLDN.c  **** 		}
 171:ServerLLDN.c  **** 		ACKFrame.ackFlags[pos] = 1 << bit_shift;
 172:ServerLLDN.c  **** 		if (pos + 1 > ACKFrame_size)
 173:ServerLLDN.c  **** 			ACKFrame_size = pos + 1;
 174:ServerLLDN.c  **** 		
 175:ServerLLDN.c  **** 		return true;
 176:ServerLLDN.c  **** 	}
 177:ServerLLDN.c  **** 
 178:ServerLLDN.c  **** 	static void addConfRequestArray(NWK_ConfigStatus_t *node)
 179:ServerLLDN.c  **** 	{
 180:ServerLLDN.c  **** 
 181:ServerLLDN.c  **** 		uint8_t i;
 182:ServerLLDN.c  **** 		for (i= 0;i < 256 && nodes_info_arr[i].mac_addr != 0; i++);
 183:ServerLLDN.c  **** 		
 184:ServerLLDN.c  **** 		assTimeSlot++;
 185:ServerLLDN.c  **** 	
 186:ServerLLDN.c  **** 		if(node->ts_dir.tsDuration > config_request_frame.conf.tsDuration)
 187:ServerLLDN.c  **** 			config_request_frame.conf.tsDuration =  node->ts_dir.tsDuration;
 188:ServerLLDN.c  **** 		
 189:ServerLLDN.c  **** 		nodes_info_arr[i].req_timeslot_duration = node->ts_dir.tsDuration;
 190:ServerLLDN.c  **** 		nodes_info_arr[i].mac_addr = node->macAddr;
 191:ServerLLDN.c  **** 		nodes_info_arr[i].assigned_time_slot = (uint8_t)i;
 192:ServerLLDN.c  **** 		
 193:ServerLLDN.c  **** 		if(conf_req_list != NULL)
 194:ServerLLDN.c  **** 		{
 195:ServerLLDN.c  **** 			nodes_info_list_t *tmp = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
 196:ServerLLDN.c  **** 			tmp->node = &nodes_info_arr[i];
 197:ServerLLDN.c  **** 			tmp->next = conf_req_list;
 198:ServerLLDN.c  **** 			conf_req_list = tmp;
 199:ServerLLDN.c  **** 		}
 200:ServerLLDN.c  **** 		else
 201:ServerLLDN.c  **** 		{
 202:ServerLLDN.c  **** 			conf_req_list = (nodes_info_list_t*)malloc(sizeof(nodes_info_list_t));
 203:ServerLLDN.c  **** 			conf_req_list->node = &nodes_info_arr[i];
 204:ServerLLDN.c  **** 			conf_req_list->next = NULL;
 205:ServerLLDN.c  **** 		}
 206:ServerLLDN.c  **** 	}
 207:ServerLLDN.c  **** 
 208:ServerLLDN.c  **** 	static void CopyToConfigRequest()
 209:ServerLLDN.c  **** 	{
 210:ServerLLDN.c  **** 		config_request_frame.assTimeSlot = conf_req_list->node->assigned_time_slot;
 211:ServerLLDN.c  **** 		config_request_frame.macAddr = conf_req_list->node->mac_addr;
 212:ServerLLDN.c  **** 		nodes_info_list_t *tmp = conf_req_list;
 213:ServerLLDN.c  **** 		conf_req_list = conf_req_list->next;
 214:ServerLLDN.c  **** 		tmp->node = NULL;
 215:ServerLLDN.c  **** 		tmp->next = NULL;
 216:ServerLLDN.c  **** 		free(tmp);
 217:ServerLLDN.c  **** 	}
 218:ServerLLDN.c  **** 
 219:ServerLLDN.c  **** 
 220:ServerLLDN.c  **** 	static bool appCommandInd(NWK_DataInd_t *ind)
 221:ServerLLDN.c  **** 	{
 222:ServerLLDN.c  **** 		if(ind->data[0] == LL_DISCOVER_RESPONSE)
 223:ServerLLDN.c  **** 		{
 224:ServerLLDN.c  **** 			NWK_DiscoverResponse_t *msg = (NWK_DiscoverResponse_t*)ind->data;
 225:ServerLLDN.c  **** 			addToAckArray(msg->macAddr);	
 226:ServerLLDN.c  **** 					
 227:ServerLLDN.c  **** 			#if PRINT
 228:ServerLLDN.c  **** 			printf("\nDISC %hhx", msg->macAddr);	
 229:ServerLLDN.c  **** 			#endif
 230:ServerLLDN.c  **** 		}
 231:ServerLLDN.c  **** 		else if(ind->data[0] == LL_CONFIGURATION_STATUS)
 232:ServerLLDN.c  **** 		{
 233:ServerLLDN.c  **** 			NWK_ConfigStatus_t *msg = (NWK_ConfigStatus_t*)ind->data;
 234:ServerLLDN.c  **** 			addConfRequestArray(msg);
 235:ServerLLDN.c  **** 			#if PRINT
 236:ServerLLDN.c  **** 			printf("\nCONF %d", msg->macAddr);	
 237:ServerLLDN.c  **** 			#endif
 238:ServerLLDN.c  **** 		}
 239:ServerLLDN.c  **** 		else return false;			
 240:ServerLLDN.c  **** 		return true;
 241:ServerLLDN.c  **** 	}
 242:ServerLLDN.c  **** 	
 243:ServerLLDN.c  **** 	static bool appDataInd(NWK_DataInd_t *ind)
 244:ServerLLDN.c  **** 	{
 245:ServerLLDN.c  **** 		if(!data_received)
 246:ServerLLDN.c  **** 		{
 247:ServerLLDN.c  **** 		int curr_ts = timeslot_counter - 2*MacLLDNMgmtTS;
 248:ServerLLDN.c  **** 		data_received = true;
 249:ServerLLDN.c  **** 		
 250:ServerLLDN.c  **** 		nodes_info_arr[curr_ts].rssi = ind->rssi;
 251:ServerLLDN.c  **** 		nodes_info_arr[curr_ts].average_rssi = (nodes_info_arr[curr_ts].rssi + nodes_info_arr[curr_ts].av
 252:ServerLLDN.c  **** 															/(nodes_info_arr[curr_ts].msg_rec + 1);
 253:ServerLLDN.c  **** 		nodes_info_arr[curr_ts].msg_rec++;
 254:ServerLLDN.c  **** 
 255:ServerLLDN.c  **** 		addToAckArray(curr_ts);
 256:ServerLLDN.c  **** 		
 257:ServerLLDN.c  **** 		printf("\n %d payload: ", curr_ts);
 258:ServerLLDN.c  **** 		
 259:ServerLLDN.c  **** 		msg_info_array[curr_ts].size = ind->size;		
 260:ServerLLDN.c  **** 		for (int i = 0; i < ind->size; i++)
 261:ServerLLDN.c  **** 			{
 262:ServerLLDN.c  **** 			msg_info_array[curr_ts].data_payload[i] = ind->data[i];
 263:ServerLLDN.c  **** 			printf("%hhx", msg_info_array[curr_ts].data_payload[i]);
 264:ServerLLDN.c  **** 			}
 265:ServerLLDN.c  **** 		}
 266:ServerLLDN.c  **** 	}
 267:ServerLLDN.c  **** 	
 268:ServerLLDN.c  **** 	static void appPanPrepareACK(void)
 269:ServerLLDN.c  **** 	{
 270:ServerLLDN.c  **** 		msgReq.dstAddr		= 0;
 271:ServerLLDN.c  **** 		msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
 272:ServerLLDN.c  **** 		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
 273:ServerLLDN.c  **** 		msgReq.options		= NWK_OPT_LLDN_ACK;
 274:ServerLLDN.c  **** 		msgReq.data	= (uint8_t *)&ACKFrame;
 275:ServerLLDN.c  **** 		msgReq.size	= sizeof(uint8_t)*(ACKFrame_size + 1);
 276:ServerLLDN.c  **** 
 277:ServerLLDN.c  **** 	}
 278:ServerLLDN.c  **** 
 279:ServerLLDN.c  **** 	static void appPanReset(void)
 280:ServerLLDN.c  **** 	{
 281:ServerLLDN.c  **** 		// prepare beacon reset message
 282:ServerLLDN.c  **** 		msgReq.dstAddr		= 0;
 283:ServerLLDN.c  **** 		msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
 284:ServerLLDN.c  **** 		msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
 285:ServerLLDN.c  **** 		msgReq.options		= NWK_OPT_LLDN_BEACON | NWK_OPT_RESET_STATE;
 286:ServerLLDN.c  **** 		msgReq.data			= NULL;
 287:ServerLLDN.c  **** 		msgReq.size			= 0;
 288:ServerLLDN.c  **** 
 289:ServerLLDN.c  **** 		for(int i = 0; i < 32; i++)
 290:ServerLLDN.c  **** 			ACKFrame.ackFlags[i] = 0;
 291:ServerLLDN.c  **** 			
 292:ServerLLDN.c  **** 		for (int i = 0; i < 50; i++)
 293:ServerLLDN.c  **** 		{
 294:ServerLLDN.c  **** 			nodes_info_arr[i].mac_addr = 0;
 295:ServerLLDN.c  **** 			nodes_info_arr[i].msg_rec = 0;
 296:ServerLLDN.c  **** 
 297:ServerLLDN.c  **** 			
 298:ServerLLDN.c  **** 			msg_info_array[i].mac_addr = 0;
 299:ServerLLDN.c  **** 			msg_info_array[i].coop_addr = 0;
 300:ServerLLDN.c  **** 			for (int j = 0; j < 50; j++)
 301:ServerLLDN.c  **** 				nodes_info_arr[i].neighbors[j] = 0;
 302:ServerLLDN.c  **** 		}
 303:ServerLLDN.c  **** 		// assTimeSlot = MacLLDNMgmtTS * 2;	
 304:ServerLLDN.c  **** 		ACKFrame_size = 0;
 305:ServerLLDN.c  **** 		counter_associados = 0;
 306:ServerLLDN.c  **** 		macLLDNnumUplinkTS = 0;
 307:ServerLLDN.c  **** 		n = 0;
 308:ServerLLDN.c  **** 	}
 309:ServerLLDN.c  **** 
 310:ServerLLDN.c  **** 	static void appPanDiscInit(void)
 311:ServerLLDN.c  **** 	{	
 312:ServerLLDN.c  **** 		/* clearray of previous discovery state */
 313:ServerLLDN.c  **** 		for(int i = 0; i < 32; i++)
 314:ServerLLDN.c  **** 			ACKFrame.ackFlags[i] = 0;
 315:ServerLLDN.c  **** 		ACKFrame_size = 0;
 316:ServerLLDN.c  **** 		/* Prepare Beacon Message as first beacon in discovery state */		
 317:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 318:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_BEACON_ENDPOINT;
 319:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_BEACON_ENDPOINT;
 320:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_LLDN_BEACON | NWK_OPT_DISCOVERY_STATE;
 321:ServerLLDN.c  **** 		msgReq.data					= NULL;
 322:ServerLLDN.c  **** 		msgReq.size					= 0;
 323:ServerLLDN.c  **** 		
 324:ServerLLDN.c  **** 		
 325:ServerLLDN.c  **** 		/* Only start timers if it is the first association process */
 326:ServerLLDN.c  **** 		if(cycles_counter == 0) 
 327:ServerLLDN.c  **** 		{
 328:ServerLLDN.c  **** 			
 329:ServerLLDN.c  **** 		/* Calculates Beacon Intervals according to 802.15.4e - 2012 p. 70 */
 330:ServerLLDN.c  **** 		n = 127; 
 331:ServerLLDN.c  **** 		tTS =  ((p_var*sp + (m+n)*sm + macMinLIFSPeriod)/v_var);
 332:ServerLLDN.c  **** 		#if (MASTER_MACSC == 1)
 333:ServerLLDN.c  **** 		
 334:ServerLLDN.c  **** 			beaconInterval_association = 2 * numBaseTimeSlotperMgmt_association * (tTS) / (SYMBOL_TIME);
 335:ServerLLDN.c  **** 			/*
 336:ServerLLDN.c  **** 			* Configure interrupts callback functions
 337:ServerLLDN.c  **** 			* overflow interrupt, compare 1,2,3 interrupts
 338:ServerLLDN.c  **** 			*/
 339:ServerLLDN.c  **** 			macsc_set_cmp1_int_cb(lldn_server_beacon);
 340:ServerLLDN.c  **** 			/*
 341:ServerLLDN.c  **** 			* Configure MACSC to generate compare interrupts from channels 1,2,3
 342:ServerLLDN.c  **** 			* Set compare mode to absolute, set compare value.
 343:ServerLLDN.c  **** 			*/
 344:ServerLLDN.c  **** 			macsc_enable_manual_bts();
 345:ServerLLDN.c  **** 			macsc_enable_cmp_int(MACSC_CC1);
 346:ServerLLDN.c  **** 
 347:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval_association , MACSC_CC1);
 348:ServerLLDN.c  **** 			
 349:ServerLLDN.c  **** 			/* Timer used in testing */
 350:ServerLLDN.c  **** 			#if TIMESLOT_TIMER
 351:ServerLLDN.c  **** 			macsc_set_cmp2_int_cb(teste_handler);	
 352:ServerLLDN.c  **** 			macsc_enable_cmp_int(MACSC_CC2);
 353:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, beaconInterval_association / 2, MACSC_CC2);
 354:ServerLLDN.c  **** 			#endif
 355:ServerLLDN.c  **** 			
 356:ServerLLDN.c  **** 		#endif
 357:ServerLLDN.c  **** 		}
 358:ServerLLDN.c  **** 	}
 359:ServerLLDN.c  **** 
 360:ServerLLDN.c  **** 	static void appPanOnlineInit()
 361:ServerLLDN.c  **** 	{
 362:ServerLLDN.c  **** 			timeslot_counter = 0;
 363:ServerLLDN.c  **** 			
 364:ServerLLDN.c  **** 			tTS =  ((p_var*sp + (m+ config_request_frame.conf.tsDuration )*sm + macMinLIFSPeriod)/v_var);
 365:ServerLLDN.c  **** 			
 366:ServerLLDN.c  **** 			n = config_request_frame.conf.tsDuration;
 367:ServerLLDN.c  **** 			
 368:ServerLLDN.c  **** 			msgReq.dstAddr		= 0;
 369:ServerLLDN.c  **** 			msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
 370:ServerLLDN.c  **** 			msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
 371:ServerLLDN.c  **** 			msgReq.options		= NWK_OPT_LLDN_BEACON | NWK_OPT_ONLINE_STATE;
 372:ServerLLDN.c  **** 			
 373:ServerLLDN.c  **** 			if(macLLDNRetransmitTS > 0)
 374:ServerLLDN.c  **** 			{
 375:ServerLLDN.c  **** 				msgReq.data		= &ACKFrame.ackFlags[macLLDNRetransmitTS + 1];
 376:ServerLLDN.c  **** 				msgReq.size		= macLLDNRetransmitTS;
 377:ServerLLDN.c  **** 			}
 378:ServerLLDN.c  **** 			else
 379:ServerLLDN.c  **** 			{
 380:ServerLLDN.c  **** 				msgReq.data					= NULL;
 381:ServerLLDN.c  **** 				msgReq.size					= 0;	
 382:ServerLLDN.c  **** 			}
 383:ServerLLDN.c  **** 			
 384:ServerLLDN.c  **** 			// (number of time slots x mgmt time solts) x base timelosts
 385:ServerLLDN.c  **** 			beaconInterval = (assTimeSlot * 2 + 1 + 2*MacLLDNMgmtTS) * tTS / (SYMBOL_TIME);
 386:ServerLLDN.c  **** 			
 387:ServerLLDN.c  **** 			// Configure Timers
 388:ServerLLDN.c  **** 			macsc_set_cmp1_int_cb(time_slot_handler);
 389:ServerLLDN.c  **** 			
 390:ServerLLDN.c  **** 			macsc_enable_manual_bts();
 391:ServerLLDN.c  **** 			
 392:ServerLLDN.c  **** 			macsc_enable_cmp_int(MACSC_CC1);
 393:ServerLLDN.c  **** 			macsc_use_cmp(MACSC_RELATIVE_CMP, numBaseTimeSlotperMgmt_online * tTS / (SYMBOL_TIME), MACSC_CC1
 394:ServerLLDN.c  **** 			
 395:ServerLLDN.c  **** 			NWK_OpenEndpoint(APP_DATA_ENDPOINT, appDataInd);
 396:ServerLLDN.c  **** 	}
 397:ServerLLDN.c  **** 
 398:ServerLLDN.c  **** #else 
 399:ServerLLDN.c  **** 	uint8_t payloadSize = 22;
 400:ServerLLDN.c  **** 	uint8_t assTimeSlot = 0xFF;
 401:ServerLLDN.c  **** 	uint8_t n = 0;
 402:ServerLLDN.c  **** 	
 403:ServerLLDN.c  **** 	static NwkFrameBeaconHeaderLLDN_t *rec_beacon;
 404:ServerLLDN.c  **** 	static NWK_DiscoverResponse_t msgDiscResponse = { .id = LL_DISCOVER_RESPONSE,
 405:ServerLLDN.c  **** 													 .macAddr = APP_ADDR,
 406:ServerLLDN.c  **** 													 .ts_dir.tsDuration = 22,
 407:ServerLLDN.c  **** 													 .ts_dir.dirIndicator = 0b1 };
 408:ServerLLDN.c  **** 	static NWK_ConfigStatus_t msgConfigStatus = { .id = LL_CONFIGURATION_STATUS,
 409:ServerLLDN.c  **** 												 .macAddr = APP_ADDR,
 410:ServerLLDN.c  **** 												 .s_macAddr = APP_ADDR,
 411:ServerLLDN.c  **** 												 .ts_dir.tsDuration = 22,
 412:ServerLLDN.c  **** 												 .ts_dir.dirIndicator = 1,
 413:ServerLLDN.c  **** 												 .assTimeSlot = 0xff };
 414:ServerLLDN.c  **** 	uint8_t data_payload = APP_ADDR;
 415:ServerLLDN.c  **** 	static bool ack_received;
 416:ServerLLDN.c  **** 	bool MacLLDNMgmtTS = 0; 
 417:ServerLLDN.c  **** 	bool associated = 0;
 418:ServerLLDN.c  **** 	
 419:ServerLLDN.c  **** 	
 420:ServerLLDN.c  **** 	
 421:ServerLLDN.c  **** 	static void send_message_timeHandler(void)
 422:ServerLLDN.c  **** 	{
 635               		.loc 6 422 0
 636               		.cfi_startproc
 637 021e CF93      		push r28
 638               	.LCFI32:
 639               		.cfi_def_cfa_offset 3
 640               		.cfi_offset 28, -2
 641 0220 DF93      		push r29
 642               	.LCFI33:
 643               		.cfi_def_cfa_offset 4
 644               		.cfi_offset 29, -3
 645 0222 CDB7      		in r28,__SP_L__
 646 0224 DEB7      		in r29,__SP_H__
 647               	.LCFI34:
 648               		.cfi_def_cfa_register 28
 649               	/* prologue: function */
 650               	/* frame size = 0 */
 651               	/* stack size = 2 */
 652               	.L__stack_usage = 2
 423:ServerLLDN.c  **** 		printf("\nmsg_hdlr");
 653               		.loc 6 423 0
 654 0226 80E0      		ldi r24,lo8(.LC2)
 655 0228 90E0      		ldi r25,hi8(.LC2)
 656 022a 892F      		mov r24,r25
 657 022c 8F93      		push r24
 658 022e 80E0      		ldi r24,lo8(.LC2)
 659 0230 90E0      		ldi r25,hi8(.LC2)
 660 0232 8F93      		push r24
 661 0234 0E94 0000 		call printf
 662 0238 0F90      		pop __tmp_reg__
 663 023a 0F90      		pop __tmp_reg__
 424:ServerLLDN.c  **** 		appState = APP_STATE_SEND;	
 664               		.loc 6 424 0
 665 023c 82E0      		ldi r24,lo8(2)
 666 023e 8093 0000 		sts appState,r24
 425:ServerLLDN.c  **** 		#if MASTER_MACSC == 0
 426:ServerLLDN.c  **** 			timer_stop();
 427:ServerLLDN.c  **** 		#endif
 428:ServerLLDN.c  **** 	}
 667               		.loc 6 428 0
 668 0242 0000      		nop
 669               	/* epilogue start */
 670 0244 DF91      		pop r29
 671 0246 CF91      		pop r28
 672 0248 0895      		ret
 673               		.cfi_endproc
 674               	.LFE131:
 677               	start_timer:
 678               	.LFB132:
 429:ServerLLDN.c  **** 
 430:ServerLLDN.c  **** 	static void start_timer(int delay)
 431:ServerLLDN.c  **** 	{
 679               		.loc 6 431 0
 680               		.cfi_startproc
 681 024a CF93      		push r28
 682               	.LCFI35:
 683               		.cfi_def_cfa_offset 3
 684               		.cfi_offset 28, -2
 685 024c DF93      		push r29
 686               	.LCFI36:
 687               		.cfi_def_cfa_offset 4
 688               		.cfi_offset 29, -3
 689 024e 00D0      		rcall .
 690               	.LCFI37:
 691               		.cfi_def_cfa_offset 6
 692 0250 CDB7      		in r28,__SP_L__
 693 0252 DEB7      		in r29,__SP_H__
 694               	.LCFI38:
 695               		.cfi_def_cfa_register 28
 696               	/* prologue: function */
 697               	/* frame size = 2 */
 698               	/* stack size = 4 */
 699               	.L__stack_usage = 4
 700 0254 9A83      		std Y+2,r25
 701 0256 8983      		std Y+1,r24
 432:ServerLLDN.c  **** 		#if MASTER_MACSC
 433:ServerLLDN.c  **** 		macsc_enable_manual_bts();
 702               		.loc 6 433 0
 703 0258 0E94 0000 		call macsc_enable_manual_bts
 434:ServerLLDN.c  **** 		macsc_set_cmp1_int_cb(send_message_timeHandler);
 704               		.loc 6 434 0
 705 025c 80E0      		ldi r24,lo8(gs(send_message_timeHandler))
 706 025e 90E0      		ldi r25,hi8(gs(send_message_timeHandler))
 707 0260 0E94 0000 		call macsc_set_cmp1_int_cb
 435:ServerLLDN.c  **** 		macsc_enable_cmp_int(MACSC_CC1);
 708               		.loc 6 435 0
 709 0264 81E0      		ldi r24,lo8(1)
 710 0266 0E94 0000 		call macsc_enable_cmp_int
 436:ServerLLDN.c  **** 		macsc_use_cmp(MACSC_RELATIVE_CMP, delay - 125, MACSC_CC1);
 711               		.loc 6 436 0
 712 026a 8981      		ldd r24,Y+1
 713 026c 9A81      		ldd r25,Y+2
 714 026e 8D57      		subi r24,125
 715 0270 9109      		sbc r25,__zero_reg__
 716 0272 092E      		mov __tmp_reg__,r25
 717 0274 000C      		lsl r0
 718 0276 AA0B      		sbc r26,r26
 719 0278 BB0B      		sbc r27,r27
 720 027a 21E0      		ldi r18,lo8(1)
 721 027c AC01      		movw r20,r24
 722 027e BD01      		movw r22,r26
 723 0280 81E0      		ldi r24,lo8(1)
 724 0282 0E94 0000 		call macsc_use_cmp
 437:ServerLLDN.c  **** 		#else
 438:ServerLLDN.c  **** 		timer_init();
 439:ServerLLDN.c  **** 		timer_delay(delay/2);
 440:ServerLLDN.c  **** 		hw_timer_setup_handler(send_message_timeHandler);
 441:ServerLLDN.c  **** 		timer_start();
 442:ServerLLDN.c  **** 		#endif
 443:ServerLLDN.c  **** 	}
 725               		.loc 6 443 0
 726 0286 0000      		nop
 727               	/* epilogue start */
 728 0288 0F90      		pop __tmp_reg__
 729 028a 0F90      		pop __tmp_reg__
 730 028c DF91      		pop r29
 731 028e CF91      		pop r28
 732 0290 0895      		ret
 733               		.cfi_endproc
 734               	.LFE132:
 736               	.global	__floatsisf
 737               	.global	__addsf3
 738               	.global	__divsf3
 739               	.global	__fixsfsi
 740               		.section	.rodata
 741               	.LC3:
 742 001b 0A20 5265 		.string	"\n Reset beacon"
 742      7365 7420 
 742      6265 6163 
 742      6F6E 00
 743               		.text
 745               	appBeaconInd:
 746               	.LFB133:
 444:ServerLLDN.c  **** 	
 445:ServerLLDN.c  **** 	static bool appBeaconInd(NWK_DataInd_t *ind)
 446:ServerLLDN.c  **** 	{
 747               		.loc 6 446 0
 748               		.cfi_startproc
 749 0292 CF93      		push r28
 750               	.LCFI39:
 751               		.cfi_def_cfa_offset 3
 752               		.cfi_offset 28, -2
 753 0294 DF93      		push r29
 754               	.LCFI40:
 755               		.cfi_def_cfa_offset 4
 756               		.cfi_offset 29, -3
 757 0296 CDB7      		in r28,__SP_L__
 758 0298 DEB7      		in r29,__SP_H__
 759               	.LCFI41:
 760               		.cfi_def_cfa_register 28
 761 029a 2A97      		sbiw r28,10
 762               	.LCFI42:
 763               		.cfi_def_cfa_offset 14
 764 029c 0FB6      		in __tmp_reg__,__SREG__
 765 029e F894      		cli
 766 02a0 DEBF      		out __SP_H__,r29
 767 02a2 0FBE      		out __SREG__,__tmp_reg__
 768 02a4 CDBF      		out __SP_L__,r28
 769               	/* prologue: function */
 770               	/* frame size = 10 */
 771               	/* stack size = 12 */
 772               	.L__stack_usage = 12
 773 02a6 9A87      		std Y+10,r25
 774 02a8 8987      		std Y+9,r24
 447:ServerLLDN.c  **** 		rec_beacon = (NwkFrameBeaconHeaderLLDN_t*)ind->data;
 775               		.loc 6 447 0
 776 02aa 8985      		ldd r24,Y+9
 777 02ac 9A85      		ldd r25,Y+10
 778 02ae FC01      		movw r30,r24
 779 02b0 8085      		ldd r24,Z+8
 780 02b2 9185      		ldd r25,Z+9
 781 02b4 9093 0000 		sts rec_beacon+1,r25
 782 02b8 8093 0000 		sts rec_beacon,r24
 448:ServerLLDN.c  **** 		PanId = rec_beacon->PanId;
 783               		.loc 6 448 0
 784 02bc 8091 0000 		lds r24,rec_beacon
 785 02c0 9091 0000 		lds r25,rec_beacon+1
 786 02c4 FC01      		movw r30,r24
 787 02c6 8481      		ldd r24,Z+4
 788 02c8 8093 0000 		sts PanId,r24
 449:ServerLLDN.c  **** 		//  bom implementar rotinas pra se o nodo estiver associado a um coordeandor e se no estiver
 450:ServerLLDN.c  **** 		if( ((rec_beacon->Flags.txState == DISC_MODE && !ack_received && rec_beacon->confSeqNumber == 0x0
 789               		.loc 6 450 0
 790 02cc 8091 0000 		lds r24,rec_beacon
 791 02d0 9091 0000 		lds r25,rec_beacon+1
 792 02d4 FC01      		movw r30,r24
 793 02d6 8381      		ldd r24,Z+3
 794 02d8 8770      		andi r24,lo8(7)
 795 02da 8430      		cpi r24,lo8(4)
 796 02dc 01F4      		brne .L21
 797               		.loc 6 450 0 is_stmt 0 discriminator 1
 798 02de 9091 0000 		lds r25,ack_received
 799 02e2 81E0      		ldi r24,lo8(1)
 800 02e4 8927      		eor r24,r25
 801 02e6 8823      		tst r24
 802 02e8 01F0      		breq .L21
 803               		.loc 6 450 0 discriminator 3
 804 02ea 8091 0000 		lds r24,rec_beacon
 805 02ee 9091 0000 		lds r25,rec_beacon+1
 806 02f2 FC01      		movw r30,r24
 807 02f4 8581      		ldd r24,Z+5
 808 02f6 8823      		tst r24
 809 02f8 01F0      		breq .L22
 810               	.L21:
 451:ServerLLDN.c  **** 			(rec_beacon->Flags.txState == CONFIG_MODE && ack_received)) && associated == 0)
 811               		.loc 6 451 0 is_stmt 1 discriminator 5
 812 02fa 8091 0000 		lds r24,rec_beacon
 813 02fe 9091 0000 		lds r25,rec_beacon+1
 814 0302 FC01      		movw r30,r24
 815 0304 8381      		ldd r24,Z+3
 816 0306 8770      		andi r24,lo8(7)
 450:ServerLLDN.c  **** 			(rec_beacon->Flags.txState == CONFIG_MODE && ack_received)) && associated == 0)
 817               		.loc 6 450 0 discriminator 5
 818 0308 8630      		cpi r24,lo8(6)
 819 030a 01F0      		breq .+2
 820 030c 00C0      		rjmp .L23
 821               		.loc 6 451 0
 822 030e 8091 0000 		lds r24,ack_received
 823 0312 8823      		tst r24
 824 0314 01F4      		brne .+2
 825 0316 00C0      		rjmp .L23
 826               	.L22:
 827               		.loc 6 451 0 is_stmt 0 discriminator 1
 828 0318 9091 0000 		lds r25,associated
 829 031c 81E0      		ldi r24,lo8(1)
 830 031e 8927      		eor r24,r25
 831 0320 8823      		tst r24
 832 0322 01F4      		brne .+2
 833 0324 00C0      		rjmp .L23
 834               	.LBB2:
 452:ServerLLDN.c  **** 		{
 453:ServerLLDN.c  **** 	
 454:ServerLLDN.c  **** 			int ts_time =  ((p_var*sp + (m+ rec_beacon->TimeSlotSize  )*sm + macMinLIFSPeriod)/v_var)  / (SY
 835               		.loc 6 454 0 is_stmt 1
 836 0326 8091 0000 		lds r24,rec_beacon
 837 032a 9091 0000 		lds r25,rec_beacon+1
 838 032e FC01      		movw r30,r24
 839 0330 8681      		ldd r24,Z+6
 840 0332 882F      		mov r24,r24
 841 0334 90E0      		ldi r25,0
 842 0336 0396      		adiw r24,3
 843 0338 880F      		lsl r24
 844 033a 991F      		rol r25
 845 033c 092E      		mov __tmp_reg__,r25
 846 033e 000C      		lsl r0
 847 0340 AA0B      		sbc r26,r26
 848 0342 BB0B      		sbc r27,r27
 849 0344 BC01      		movw r22,r24
 850 0346 CD01      		movw r24,r26
 851 0348 0E94 0000 		call __floatsisf
 852 034c DC01      		movw r26,r24
 853 034e CB01      		movw r24,r22
 854 0350 20E0      		ldi r18,0
 855 0352 30E0      		ldi r19,0
 856 0354 40E4      		ldi r20,lo8(64)
 857 0356 51E4      		ldi r21,lo8(65)
 858 0358 BC01      		movw r22,r24
 859 035a CD01      		movw r24,r26
 860 035c 0E94 0000 		call __addsf3
 861 0360 DC01      		movw r26,r24
 862 0362 CB01      		movw r24,r22
 863 0364 20E0      		ldi r18,0
 864 0366 30E0      		ldi r19,0
 865 0368 40E2      		ldi r20,lo8(32)
 866 036a 52E4      		ldi r21,lo8(66)
 867 036c BC01      		movw r22,r24
 868 036e CD01      		movw r24,r26
 869 0370 0E94 0000 		call __addsf3
 870 0374 DC01      		movw r26,r24
 871 0376 CB01      		movw r24,r22
 872 0378 20E0      		ldi r18,0
 873 037a 34E2      		ldi r19,lo8(36)
 874 037c 44E7      		ldi r20,lo8(116)
 875 037e 57E4      		ldi r21,lo8(71)
 876 0380 BC01      		movw r22,r24
 877 0382 CD01      		movw r24,r26
 878 0384 0E94 0000 		call __divsf3
 879 0388 DC01      		movw r26,r24
 880 038a CB01      		movw r24,r22
 881 038c 2DEB      		ldi r18,lo8(-67)
 882 038e 37E3      		ldi r19,lo8(55)
 883 0390 46E8      		ldi r20,lo8(-122)
 884 0392 57E3      		ldi r21,lo8(55)
 885 0394 BC01      		movw r22,r24
 886 0396 CD01      		movw r24,r26
 887 0398 0E94 0000 		call __divsf3
 888 039c DC01      		movw r26,r24
 889 039e CB01      		movw r24,r22
 890 03a0 BC01      		movw r22,r24
 891 03a2 CD01      		movw r24,r26
 892 03a4 0E94 0000 		call __fixsfsi
 893 03a8 DC01      		movw r26,r24
 894 03aa CB01      		movw r24,r22
 895 03ac 9A83      		std Y+2,r25
 896 03ae 8983      		std Y+1,r24
 455:ServerLLDN.c  **** 			int msg_wait_time = rec_beacon->Flags.numBaseMgmtTimeslots * rec_beacon->TimeSlotSize * 2; // sy
 897               		.loc 6 455 0
 898 03b0 8091 0000 		lds r24,rec_beacon
 899 03b4 9091 0000 		lds r25,rec_beacon+1
 900 03b8 FC01      		movw r30,r24
 901 03ba 8381      		ldd r24,Z+3
 902 03bc 8295      		swap r24
 903 03be 8695      		lsr r24
 904 03c0 8770      		andi r24,lo8(7)
 905 03c2 482F      		mov r20,r24
 906 03c4 50E0      		ldi r21,0
 907 03c6 8091 0000 		lds r24,rec_beacon
 908 03ca 9091 0000 		lds r25,rec_beacon+1
 909 03ce FC01      		movw r30,r24
 910 03d0 8681      		ldd r24,Z+6
 911 03d2 282F      		mov r18,r24
 912 03d4 30E0      		ldi r19,0
 913 03d6 429F      		mul r20,r18
 914 03d8 C001      		movw r24,r0
 915 03da 439F      		mul r20,r19
 916 03dc 900D      		add r25,r0
 917 03de 529F      		mul r21,r18
 918 03e0 900D      		add r25,r0
 919 03e2 1124      		clr r1
 920 03e4 880F      		lsl r24
 921 03e6 991F      		rol r25
 922 03e8 9C83      		std Y+4,r25
 923 03ea 8B83      		std Y+3,r24
 456:ServerLLDN.c  **** 			
 457:ServerLLDN.c  **** 			start_timer(msg_wait_time);
 924               		.loc 6 457 0
 925 03ec 8B81      		ldd r24,Y+3
 926 03ee 9C81      		ldd r25,Y+4
 927 03f0 0E94 0000 		call start_timer
 458:ServerLLDN.c  **** 			
 459:ServerLLDN.c  **** 			appState = (rec_beacon->Flags.txState == DISC_MODE) ? APP_STATE_PREP_DISC_REPONSE : APP_STATE_PR
 928               		.loc 6 459 0
 929 03f4 8091 0000 		lds r24,rec_beacon
 930 03f8 9091 0000 		lds r25,rec_beacon+1
 931 03fc FC01      		movw r30,r24
 932 03fe 8381      		ldd r24,Z+3
 933 0400 8770      		andi r24,lo8(7)
 934 0402 8430      		cpi r24,lo8(4)
 935 0404 01F4      		brne .L24
 936               		.loc 6 459 0 is_stmt 0 discriminator 1
 937 0406 84E0      		ldi r24,lo8(4)
 938 0408 00C0      		rjmp .L25
 939               	.L24:
 940               		.loc 6 459 0 discriminator 2
 941 040a 85E0      		ldi r24,lo8(5)
 942               	.L25:
 943               		.loc 6 459 0 discriminator 4
 944 040c 8093 0000 		sts appState,r24
 945               	.LBE2:
 452:ServerLLDN.c  **** 	
 946               		.loc 6 452 0 is_stmt 1 discriminator 4
 947 0410 00C0      		rjmp .L26
 948               	.L23:
 460:ServerLLDN.c  **** 		}
 461:ServerLLDN.c  **** 		else if (rec_beacon->Flags.txState == ONLINE_MODE && assTimeSlot != 0xFF && associated == 1)
 949               		.loc 6 461 0
 950 0412 8091 0000 		lds r24,rec_beacon
 951 0416 9091 0000 		lds r25,rec_beacon+1
 952 041a FC01      		movw r30,r24
 953 041c 8381      		ldd r24,Z+3
 954 041e 8770      		andi r24,lo8(7)
 955 0420 8823      		tst r24
 956 0422 01F0      		breq .+2
 957 0424 00C0      		rjmp .L27
 958               		.loc 6 461 0 is_stmt 0 discriminator 1
 959 0426 8091 0000 		lds r24,assTimeSlot
 960 042a 8F3F      		cpi r24,lo8(-1)
 961 042c 01F4      		brne .+2
 962 042e 00C0      		rjmp .L27
 963               		.loc 6 461 0 discriminator 2
 964 0430 8091 0000 		lds r24,associated
 965 0434 8823      		tst r24
 966 0436 01F4      		brne .+2
 967 0438 00C0      		rjmp .L27
 968               	.LBB3:
 462:ServerLLDN.c  **** 		{
 463:ServerLLDN.c  **** 			int ts_time = ((p_var*sp + (m+ n)*sm + macMinLIFSPeriod)/v_var)  / (SYMBOL_TIME);
 969               		.loc 6 463 0 is_stmt 1
 970 043a 8091 0000 		lds r24,n
 971 043e 882F      		mov r24,r24
 972 0440 90E0      		ldi r25,0
 973 0442 0396      		adiw r24,3
 974 0444 880F      		lsl r24
 975 0446 991F      		rol r25
 976 0448 092E      		mov __tmp_reg__,r25
 977 044a 000C      		lsl r0
 978 044c AA0B      		sbc r26,r26
 979 044e BB0B      		sbc r27,r27
 980 0450 BC01      		movw r22,r24
 981 0452 CD01      		movw r24,r26
 982 0454 0E94 0000 		call __floatsisf
 983 0458 DC01      		movw r26,r24
 984 045a CB01      		movw r24,r22
 985 045c 20E0      		ldi r18,0
 986 045e 30E0      		ldi r19,0
 987 0460 40E4      		ldi r20,lo8(64)
 988 0462 51E4      		ldi r21,lo8(65)
 989 0464 BC01      		movw r22,r24
 990 0466 CD01      		movw r24,r26
 991 0468 0E94 0000 		call __addsf3
 992 046c DC01      		movw r26,r24
 993 046e CB01      		movw r24,r22
 994 0470 20E0      		ldi r18,0
 995 0472 30E0      		ldi r19,0
 996 0474 40E2      		ldi r20,lo8(32)
 997 0476 52E4      		ldi r21,lo8(66)
 998 0478 BC01      		movw r22,r24
 999 047a CD01      		movw r24,r26
 1000 047c 0E94 0000 		call __addsf3
 1001 0480 DC01      		movw r26,r24
 1002 0482 CB01      		movw r24,r22
 1003 0484 20E0      		ldi r18,0
 1004 0486 34E2      		ldi r19,lo8(36)
 1005 0488 44E7      		ldi r20,lo8(116)
 1006 048a 57E4      		ldi r21,lo8(71)
 1007 048c BC01      		movw r22,r24
 1008 048e CD01      		movw r24,r26
 1009 0490 0E94 0000 		call __divsf3
 1010 0494 DC01      		movw r26,r24
 1011 0496 CB01      		movw r24,r22
 1012 0498 2DEB      		ldi r18,lo8(-67)
 1013 049a 37E3      		ldi r19,lo8(55)
 1014 049c 46E8      		ldi r20,lo8(-122)
 1015 049e 57E3      		ldi r21,lo8(55)
 1016 04a0 BC01      		movw r22,r24
 1017 04a2 CD01      		movw r24,r26
 1018 04a4 0E94 0000 		call __divsf3
 1019 04a8 DC01      		movw r26,r24
 1020 04aa CB01      		movw r24,r22
 1021 04ac BC01      		movw r22,r24
 1022 04ae CD01      		movw r24,r26
 1023 04b0 0E94 0000 		call __fixsfsi
 1024 04b4 DC01      		movw r26,r24
 1025 04b6 CB01      		movw r24,r22
 1026 04b8 9E83      		std Y+6,r25
 1027 04ba 8D83      		std Y+5,r24
 464:ServerLLDN.c  **** 			int msg_wait_time = (2*rec_beacon->Flags.numBaseMgmtTimeslots + assTimeSlot) * ts_time;
 1028               		.loc 6 464 0
 1029 04bc 8091 0000 		lds r24,rec_beacon
 1030 04c0 9091 0000 		lds r25,rec_beacon+1
 1031 04c4 FC01      		movw r30,r24
 1032 04c6 8381      		ldd r24,Z+3
 1033 04c8 8295      		swap r24
 1034 04ca 8695      		lsr r24
 1035 04cc 8770      		andi r24,lo8(7)
 1036 04ce 882F      		mov r24,r24
 1037 04d0 90E0      		ldi r25,0
 1038 04d2 9C01      		movw r18,r24
 1039 04d4 220F      		lsl r18
 1040 04d6 331F      		rol r19
 1041 04d8 8091 0000 		lds r24,assTimeSlot
 1042 04dc 882F      		mov r24,r24
 1043 04de 90E0      		ldi r25,0
 1044 04e0 A901      		movw r20,r18
 1045 04e2 480F      		add r20,r24
 1046 04e4 591F      		adc r21,r25
 1047 04e6 2D81      		ldd r18,Y+5
 1048 04e8 3E81      		ldd r19,Y+6
 1049 04ea 429F      		mul r20,r18
 1050 04ec C001      		movw r24,r0
 1051 04ee 439F      		mul r20,r19
 1052 04f0 900D      		add r25,r0
 1053 04f2 529F      		mul r21,r18
 1054 04f4 900D      		add r25,r0
 1055 04f6 1124      		clr r1
 1056 04f8 9887      		std Y+8,r25
 1057 04fa 8F83      		std Y+7,r24
 465:ServerLLDN.c  **** 			start_timer(msg_wait_time);
 1058               		.loc 6 465 0
 1059 04fc 8F81      		ldd r24,Y+7
 1060 04fe 9885      		ldd r25,Y+8
 1061 0500 0E94 0000 		call start_timer
 466:ServerLLDN.c  **** 			ack_received = false;
 1062               		.loc 6 466 0
 1063 0504 1092 0000 		sts ack_received,__zero_reg__
 467:ServerLLDN.c  **** 			appState = APP_STATE_PREP_DATA_FRAME;
 1064               		.loc 6 467 0
 1065 0508 86E0      		ldi r24,lo8(6)
 1066 050a 8093 0000 		sts appState,r24
 1067               	.LBE3:
 462:ServerLLDN.c  **** 			int ts_time = ((p_var*sp + (m+ n)*sm + macMinLIFSPeriod)/v_var)  / (SYMBOL_TIME);
 1068               		.loc 6 462 0
 1069 050e 00C0      		rjmp .L26
 1070               	.L27:
 468:ServerLLDN.c  **** 		}
 469:ServerLLDN.c  **** 		else if (rec_beacon->Flags.txState == RESET_MODE)
 1071               		.loc 6 469 0
 1072 0510 8091 0000 		lds r24,rec_beacon
 1073 0514 9091 0000 		lds r25,rec_beacon+1
 1074 0518 FC01      		movw r30,r24
 1075 051a 8381      		ldd r24,Z+3
 1076 051c 8770      		andi r24,lo8(7)
 1077 051e 8730      		cpi r24,lo8(7)
 1078 0520 01F4      		brne .L26
 470:ServerLLDN.c  **** 		{
 471:ServerLLDN.c  **** 			printf("\n Reset beacon");
 1079               		.loc 6 471 0
 1080 0522 80E0      		ldi r24,lo8(.LC3)
 1081 0524 90E0      		ldi r25,hi8(.LC3)
 1082 0526 892F      		mov r24,r25
 1083 0528 8F93      		push r24
 1084 052a 80E0      		ldi r24,lo8(.LC3)
 1085 052c 90E0      		ldi r25,hi8(.LC3)
 1086 052e 8F93      		push r24
 1087 0530 0E94 0000 		call printf
 1088 0534 0F90      		pop __tmp_reg__
 1089 0536 0F90      		pop __tmp_reg__
 472:ServerLLDN.c  **** 			ack_received = 0;
 1090               		.loc 6 472 0
 1091 0538 1092 0000 		sts ack_received,__zero_reg__
 473:ServerLLDN.c  **** 			associated = 0;
 1092               		.loc 6 473 0
 1093 053c 1092 0000 		sts associated,__zero_reg__
 1094               	.L26:
 474:ServerLLDN.c  **** 		}
 475:ServerLLDN.c  **** 		return true;
 1095               		.loc 6 475 0
 1096 0540 81E0      		ldi r24,lo8(1)
 1097               	/* epilogue start */
 476:ServerLLDN.c  **** 	}
 1098               		.loc 6 476 0
 1099 0542 2A96      		adiw r28,10
 1100 0544 0FB6      		in __tmp_reg__,__SREG__
 1101 0546 F894      		cli
 1102 0548 DEBF      		out __SP_H__,r29
 1103 054a 0FBE      		out __SREG__,__tmp_reg__
 1104 054c CDBF      		out __SP_L__,r28
 1105 054e DF91      		pop r29
 1106 0550 CF91      		pop r28
 1107 0552 0895      		ret
 1108               		.cfi_endproc
 1109               	.LFE133:
 1111               		.section	.rodata
 1112               	.LC4:
 1113 002a 0A41 434B 		.string	"\nACK TRUE"
 1113      2054 5255 
 1113      4500 
 1114               		.text
 1116               	appAckInd:
 1117               	.LFB134:
 477:ServerLLDN.c  **** 	
 478:ServerLLDN.c  **** 	static bool appAckInd(NWK_DataInd_t *ind)
 479:ServerLLDN.c  **** 	{
 1118               		.loc 6 479 0
 1119               		.cfi_startproc
 1120 0554 CF93      		push r28
 1121               	.LCFI43:
 1122               		.cfi_def_cfa_offset 3
 1123               		.cfi_offset 28, -2
 1124 0556 DF93      		push r29
 1125               	.LCFI44:
 1126               		.cfi_def_cfa_offset 4
 1127               		.cfi_offset 29, -3
 1128 0558 CDB7      		in r28,__SP_L__
 1129 055a DEB7      		in r29,__SP_H__
 1130               	.LCFI45:
 1131               		.cfi_def_cfa_register 28
 1132 055c 2A97      		sbiw r28,10
 1133               	.LCFI46:
 1134               		.cfi_def_cfa_offset 14
 1135 055e 0FB6      		in __tmp_reg__,__SREG__
 1136 0560 F894      		cli
 1137 0562 DEBF      		out __SP_H__,r29
 1138 0564 0FBE      		out __SREG__,__tmp_reg__
 1139 0566 CDBF      		out __SP_L__,r28
 1140               	/* prologue: function */
 1141               	/* frame size = 10 */
 1142               	/* stack size = 12 */
 1143               	.L__stack_usage = 12
 1144 0568 9A87      		std Y+10,r25
 1145 056a 8987      		std Y+9,r24
 480:ServerLLDN.c  **** 		#if !MASTER_MACSC
 481:ServerLLDN.c  **** 		ind->data = ind->data - (uint8_t) 1;
 482:ServerLLDN.c  **** 		#endif
 483:ServerLLDN.c  **** 		NWK_ACKFormat_t *ackframe = (NWK_ACKFormat_t*)ind->data;
 1146               		.loc 6 483 0
 1147 056c 8985      		ldd r24,Y+9
 1148 056e 9A85      		ldd r25,Y+10
 1149 0570 FC01      		movw r30,r24
 1150 0572 8085      		ldd r24,Z+8
 1151 0574 9185      		ldd r25,Z+9
 1152 0576 9A83      		std Y+2,r25
 1153 0578 8983      		std Y+1,r24
 484:ServerLLDN.c  **** 		if(PanId == ackframe->sourceId)
 1154               		.loc 6 484 0
 1155 057a 8981      		ldd r24,Y+1
 1156 057c 9A81      		ldd r25,Y+2
 1157 057e FC01      		movw r30,r24
 1158 0580 9081      		ld r25,Z
 1159 0582 8091 0000 		lds r24,PanId
 1160 0586 9817      		cp r25,r24
 1161 0588 01F0      		breq .+2
 1162 058a 00C0      		rjmp .L30
 1163               	.LBB4:
 485:ServerLLDN.c  **** 		{
 486:ServerLLDN.c  **** 			int tmp_addr = ((rec_beacon->Flags.txState == ONLINE_MODE) ? assTimeSlot : APP_ADDR);
 1164               		.loc 6 486 0
 1165 058c 8091 0000 		lds r24,rec_beacon
 1166 0590 9091 0000 		lds r25,rec_beacon+1
 1167 0594 FC01      		movw r30,r24
 1168 0596 8381      		ldd r24,Z+3
 1169 0598 8770      		andi r24,lo8(7)
 1170 059a 8823      		tst r24
 1171 059c 01F4      		brne .L31
 1172               		.loc 6 486 0 is_stmt 0 discriminator 1
 1173 059e 8091 0000 		lds r24,assTimeSlot
 1174 05a2 882F      		mov r24,r24
 1175 05a4 90E0      		ldi r25,0
 1176 05a6 00C0      		rjmp .L32
 1177               	.L31:
 1178               		.loc 6 486 0 discriminator 2
 1179 05a8 81E0      		ldi r24,lo8(1)
 1180 05aa 90E0      		ldi r25,0
 1181               	.L32:
 1182               		.loc 6 486 0 discriminator 4
 1183 05ac 9C83      		std Y+4,r25
 1184 05ae 8B83      		std Y+3,r24
 487:ServerLLDN.c  **** 			int pos = (int) tmp_addr / 8;
 1185               		.loc 6 487 0 is_stmt 1 discriminator 4
 1186 05b0 8B81      		ldd r24,Y+3
 1187 05b2 9C81      		ldd r25,Y+4
 1188 05b4 9923      		tst r25
 1189 05b6 04F4      		brge .L33
 1190 05b8 0796      		adiw r24,7
 1191               	.L33:
 1192 05ba 9595      		asr r25
 1193 05bc 8795      		ror r24
 1194 05be 9595      		asr r25
 1195 05c0 8795      		ror r24
 1196 05c2 9595      		asr r25
 1197 05c4 8795      		ror r24
 1198 05c6 9E83      		std Y+6,r25
 1199 05c8 8D83      		std Y+5,r24
 488:ServerLLDN.c  **** 			int bit_shift = 8 - tmp_addr % 8;
 1200               		.loc 6 488 0 discriminator 4
 1201 05ca 8B81      		ldd r24,Y+3
 1202 05cc 9C81      		ldd r25,Y+4
 1203 05ce 8770      		andi r24,7
 1204 05d0 9078      		andi r25,128
 1205 05d2 9923      		tst r25
 1206 05d4 04F4      		brge .L34
 1207 05d6 0197      		sbiw r24,1
 1208 05d8 886F      		ori r24,248
 1209 05da 9F6F      		ori r25,255
 1210 05dc 0196      		adiw r24,1
 1211               	.L34:
 1212 05de 9C01      		movw r18,r24
 1213 05e0 88E0      		ldi r24,lo8(8)
 1214 05e2 90E0      		ldi r25,0
 1215 05e4 821B      		sub r24,r18
 1216 05e6 930B      		sbc r25,r19
 1217 05e8 9887      		std Y+8,r25
 1218 05ea 8F83      		std Y+7,r24
 489:ServerLLDN.c  **** 			if( ackframe->ackFlags[pos] & 1 << bit_shift)	
 1219               		.loc 6 489 0 discriminator 4
 1220 05ec 2981      		ldd r18,Y+1
 1221 05ee 3A81      		ldd r19,Y+2
 1222 05f0 8D81      		ldd r24,Y+5
 1223 05f2 9E81      		ldd r25,Y+6
 1224 05f4 820F      		add r24,r18
 1225 05f6 931F      		adc r25,r19
 1226 05f8 0196      		adiw r24,1
 1227 05fa FC01      		movw r30,r24
 1228 05fc 8081      		ld r24,Z
 1229 05fe 882F      		mov r24,r24
 1230 0600 90E0      		ldi r25,0
 1231 0602 0F80      		ldd r0,Y+7
 1232 0604 00C0      		rjmp 2f
 1233               		1:
 1234 0606 9595      		asr r25
 1235 0608 8795      		ror r24
 1236               		2:
 1237 060a 0A94      		dec r0
 1238 060c 02F4      		brpl 1b
 1239 060e 8170      		andi r24,1
 1240 0610 9927      		clr r25
 1241 0612 892B      		or r24,r25
 1242 0614 01F0      		breq .L30
 490:ServerLLDN.c  **** 			{
 491:ServerLLDN.c  **** 				printf("\nACK TRUE");
 1243               		.loc 6 491 0
 1244 0616 80E0      		ldi r24,lo8(.LC4)
 1245 0618 90E0      		ldi r25,hi8(.LC4)
 1246 061a 892F      		mov r24,r25
 1247 061c 8F93      		push r24
 1248 061e 80E0      		ldi r24,lo8(.LC4)
 1249 0620 90E0      		ldi r25,hi8(.LC4)
 1250 0622 8F93      		push r24
 1251 0624 0E94 0000 		call printf
 1252 0628 0F90      		pop __tmp_reg__
 1253 062a 0F90      		pop __tmp_reg__
 492:ServerLLDN.c  **** 				ack_received = true;
 1254               		.loc 6 492 0
 1255 062c 81E0      		ldi r24,lo8(1)
 1256 062e 8093 0000 		sts ack_received,r24
 1257               	.L30:
 1258               	.LBE4:
 493:ServerLLDN.c  **** 			}
 494:ServerLLDN.c  **** 		}
 495:ServerLLDN.c  **** 		return true;
 1259               		.loc 6 495 0
 1260 0632 81E0      		ldi r24,lo8(1)
 1261               	/* epilogue start */
 496:ServerLLDN.c  **** 	}
 1262               		.loc 6 496 0
 1263 0634 2A96      		adiw r28,10
 1264 0636 0FB6      		in __tmp_reg__,__SREG__
 1265 0638 F894      		cli
 1266 063a DEBF      		out __SP_H__,r29
 1267 063c 0FBE      		out __SREG__,__tmp_reg__
 1268 063e CDBF      		out __SP_L__,r28
 1269 0640 DF91      		pop r29
 1270 0642 CF91      		pop r28
 1271 0644 0895      		ret
 1272               		.cfi_endproc
 1273               	.LFE134:
 1275               		.section	.rodata
 1276               	.LC5:
 1277 0034 0A41 7373 		.string	"\nAssociado!"
 1277      6F63 6961 
 1277      646F 2100 
 1278               		.text
 1280               	appCommandInd:
 1281               	.LFB135:
 497:ServerLLDN.c  **** 	
 498:ServerLLDN.c  **** 	static bool appCommandInd(NWK_DataInd_t *ind)
 499:ServerLLDN.c  **** 	{
 1282               		.loc 6 499 0
 1283               		.cfi_startproc
 1284 0646 CF93      		push r28
 1285               	.LCFI47:
 1286               		.cfi_def_cfa_offset 3
 1287               		.cfi_offset 28, -2
 1288 0648 DF93      		push r29
 1289               	.LCFI48:
 1290               		.cfi_def_cfa_offset 4
 1291               		.cfi_offset 29, -3
 1292 064a 00D0      		rcall .
 1293 064c 00D0      		rcall .
 1294               	.LCFI49:
 1295               		.cfi_def_cfa_offset 8
 1296 064e CDB7      		in r28,__SP_L__
 1297 0650 DEB7      		in r29,__SP_H__
 1298               	.LCFI50:
 1299               		.cfi_def_cfa_register 28
 1300               	/* prologue: function */
 1301               	/* frame size = 4 */
 1302               	/* stack size = 6 */
 1303               	.L__stack_usage = 6
 1304 0652 9C83      		std Y+4,r25
 1305 0654 8B83      		std Y+3,r24
 500:ServerLLDN.c  **** 		#if !MASTER_MACSC
 501:ServerLLDN.c  **** 		ind->data = ind->data - (uint8_t) 1;
 502:ServerLLDN.c  **** 		#endif
 503:ServerLLDN.c  **** 		
 504:ServerLLDN.c  **** 		if(ind->data[0] == LL_CONFIGURATION_REQUEST)
 1306               		.loc 6 504 0
 1307 0656 8B81      		ldd r24,Y+3
 1308 0658 9C81      		ldd r25,Y+4
 1309 065a FC01      		movw r30,r24
 1310 065c 8085      		ldd r24,Z+8
 1311 065e 9185      		ldd r25,Z+9
 1312 0660 FC01      		movw r30,r24
 1313 0662 8081      		ld r24,Z
 1314 0664 8F30      		cpi r24,lo8(15)
 1315 0666 01F4      		brne .L37
 1316               	.LBB5:
 505:ServerLLDN.c  **** 		{
 506:ServerLLDN.c  **** 			NWK_ConfigRequest_t *msg = (NWK_ConfigRequest_t*)ind->data;
 1317               		.loc 6 506 0
 1318 0668 8B81      		ldd r24,Y+3
 1319 066a 9C81      		ldd r25,Y+4
 1320 066c FC01      		movw r30,r24
 1321 066e 8085      		ldd r24,Z+8
 1322 0670 9185      		ldd r25,Z+9
 1323 0672 9A83      		std Y+2,r25
 1324 0674 8983      		std Y+1,r24
 507:ServerLLDN.c  **** 			if(msg->macAddr == APP_ADDR)
 1325               		.loc 6 507 0
 1326 0676 8981      		ldd r24,Y+1
 1327 0678 9A81      		ldd r25,Y+2
 1328 067a FC01      		movw r30,r24
 1329 067c 8481      		ldd r24,Z+4
 1330 067e 8130      		cpi r24,lo8(1)
 1331 0680 01F4      		brne .L37
 508:ServerLLDN.c  **** 			{
 509:ServerLLDN.c  **** 				PHY_SetChannel(msg->tx_channel);
 1332               		.loc 6 509 0
 1333 0682 8981      		ldd r24,Y+1
 1334 0684 9A81      		ldd r25,Y+2
 1335 0686 FC01      		movw r30,r24
 1336 0688 8281      		ldd r24,Z+2
 1337 068a 0E94 0000 		call PHY_SetChannel
 510:ServerLLDN.c  **** 				NWK_SetPanId(msg->s_macAddr);
 1338               		.loc 6 510 0
 1339 068e 8981      		ldd r24,Y+1
 1340 0690 9A81      		ldd r25,Y+2
 1341 0692 FC01      		movw r30,r24
 1342 0694 8181      		ldd r24,Z+1
 1343 0696 882F      		mov r24,r24
 1344 0698 90E0      		ldi r25,0
 1345 069a 0E94 0000 		call NWK_SetPanId
 511:ServerLLDN.c  **** 				PanId = msg->s_macAddr;
 1346               		.loc 6 511 0
 1347 069e 8981      		ldd r24,Y+1
 1348 06a0 9A81      		ldd r25,Y+2
 1349 06a2 FC01      		movw r30,r24
 1350 06a4 8181      		ldd r24,Z+1
 1351 06a6 8093 0000 		sts PanId,r24
 512:ServerLLDN.c  **** 				assTimeSlot = msg->assTimeSlot;
 1352               		.loc 6 512 0
 1353 06aa 8981      		ldd r24,Y+1
 1354 06ac 9A81      		ldd r25,Y+2
 1355 06ae FC01      		movw r30,r24
 1356 06b0 8381      		ldd r24,Z+3
 1357 06b2 8093 0000 		sts assTimeSlot,r24
 513:ServerLLDN.c  **** 				n = msg->conf.tsDuration;
 1358               		.loc 6 513 0
 1359 06b6 8981      		ldd r24,Y+1
 1360 06b8 9A81      		ldd r25,Y+2
 1361 06ba FC01      		movw r30,r24
 1362 06bc 8581      		ldd r24,Z+5
 1363 06be 8F77      		andi r24,lo8(127)
 1364 06c0 8093 0000 		sts n,r24
 514:ServerLLDN.c  **** 				associated = 1;
 1365               		.loc 6 514 0
 1366 06c4 81E0      		ldi r24,lo8(1)
 1367 06c6 8093 0000 		sts associated,r24
 515:ServerLLDN.c  **** 				printf("\nAssociado!");
 1368               		.loc 6 515 0
 1369 06ca 80E0      		ldi r24,lo8(.LC5)
 1370 06cc 90E0      		ldi r25,hi8(.LC5)
 1371 06ce 892F      		mov r24,r25
 1372 06d0 8F93      		push r24
 1373 06d2 80E0      		ldi r24,lo8(.LC5)
 1374 06d4 90E0      		ldi r25,hi8(.LC5)
 1375 06d6 8F93      		push r24
 1376 06d8 0E94 0000 		call printf
 1377 06dc 0F90      		pop __tmp_reg__
 1378 06de 0F90      		pop __tmp_reg__
 1379               	.L37:
 1380               	.LBE5:
 516:ServerLLDN.c  **** 			}
 517:ServerLLDN.c  **** 		}
 518:ServerLLDN.c  **** 		return true;
 1381               		.loc 6 518 0
 1382 06e0 81E0      		ldi r24,lo8(1)
 1383               	/* epilogue start */
 519:ServerLLDN.c  **** 	}
 1384               		.loc 6 519 0
 1385 06e2 0F90      		pop __tmp_reg__
 1386 06e4 0F90      		pop __tmp_reg__
 1387 06e6 0F90      		pop __tmp_reg__
 1388 06e8 0F90      		pop __tmp_reg__
 1389 06ea DF91      		pop r29
 1390 06ec CF91      		pop r28
 1391 06ee 0895      		ret
 1392               		.cfi_endproc
 1393               	.LFE135:
 1395               	.global	appPrepareDiscoverResponse
 1397               	appPrepareDiscoverResponse:
 1398               	.LFB136:
 520:ServerLLDN.c  **** 
 521:ServerLLDN.c  **** 	void appPrepareDiscoverResponse()
 522:ServerLLDN.c  **** 	{
 1399               		.loc 6 522 0
 1400               		.cfi_startproc
 1401 06f0 CF93      		push r28
 1402               	.LCFI51:
 1403               		.cfi_def_cfa_offset 3
 1404               		.cfi_offset 28, -2
 1405 06f2 DF93      		push r29
 1406               	.LCFI52:
 1407               		.cfi_def_cfa_offset 4
 1408               		.cfi_offset 29, -3
 1409 06f4 CDB7      		in r28,__SP_L__
 1410 06f6 DEB7      		in r29,__SP_H__
 1411               	.LCFI53:
 1412               		.cfi_def_cfa_register 28
 1413               	/* prologue: function */
 1414               	/* frame size = 0 */
 1415               	/* stack size = 2 */
 1416               	.L__stack_usage = 2
 523:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 1417               		.loc 6 523 0
 1418 06f8 1092 0000 		sts msgReq+5+1,__zero_reg__
 1419 06fc 1092 0000 		sts msgReq+5,__zero_reg__
 524:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
 1420               		.loc 6 524 0
 1421 0700 83E0      		ldi r24,lo8(3)
 1422 0702 8093 0000 		sts msgReq+7,r24
 525:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
 1423               		.loc 6 525 0
 1424 0706 83E0      		ldi r24,lo8(3)
 1425 0708 8093 0000 		sts msgReq+8,r24
 526:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_MAC_COMMAND;
 1426               		.loc 6 526 0
 1427 070c 80E0      		ldi r24,0
 1428 070e 90E8      		ldi r25,lo8(-128)
 1429 0710 9093 0000 		sts msgReq+9+1,r25
 1430 0714 8093 0000 		sts msgReq+9,r24
 527:ServerLLDN.c  **** 		msgReq.data					= (uint8_t*)&msgDiscResponse;
 1431               		.loc 6 527 0
 1432 0718 80E0      		ldi r24,lo8(msgDiscResponse)
 1433 071a 90E0      		ldi r25,hi8(msgDiscResponse)
 1434 071c 9093 0000 		sts msgReq+13+1,r25
 1435 0720 8093 0000 		sts msgReq+13,r24
 528:ServerLLDN.c  **** 		msgReq.size					= sizeof(msgDiscResponse);
 1436               		.loc 6 528 0
 1437 0724 83E0      		ldi r24,lo8(3)
 1438 0726 8093 0000 		sts msgReq+15,r24
 529:ServerLLDN.c  **** 	}
 1439               		.loc 6 529 0
 1440 072a 0000      		nop
 1441               	/* epilogue start */
 1442 072c DF91      		pop r29
 1443 072e CF91      		pop r28
 1444 0730 0895      		ret
 1445               		.cfi_endproc
 1446               	.LFE136:
 1448               	.global	appPrepareConfigurationStatus
 1450               	appPrepareConfigurationStatus:
 1451               	.LFB137:
 530:ServerLLDN.c  **** 	
 531:ServerLLDN.c  **** 	void appPrepareConfigurationStatus()
 532:ServerLLDN.c  **** 	{		
 1452               		.loc 6 532 0
 1453               		.cfi_startproc
 1454 0732 CF93      		push r28
 1455               	.LCFI54:
 1456               		.cfi_def_cfa_offset 3
 1457               		.cfi_offset 28, -2
 1458 0734 DF93      		push r29
 1459               	.LCFI55:
 1460               		.cfi_def_cfa_offset 4
 1461               		.cfi_offset 29, -3
 1462 0736 CDB7      		in r28,__SP_L__
 1463 0738 DEB7      		in r29,__SP_H__
 1464               	.LCFI56:
 1465               		.cfi_def_cfa_register 28
 1466               	/* prologue: function */
 1467               	/* frame size = 0 */
 1468               	/* stack size = 2 */
 1469               	.L__stack_usage = 2
 533:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 1470               		.loc 6 533 0
 1471 073a 1092 0000 		sts msgReq+5+1,__zero_reg__
 1472 073e 1092 0000 		sts msgReq+5,__zero_reg__
 534:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
 1473               		.loc 6 534 0
 1474 0742 83E0      		ldi r24,lo8(3)
 1475 0744 8093 0000 		sts msgReq+7,r24
 535:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
 1476               		.loc 6 535 0
 1477 0748 83E0      		ldi r24,lo8(3)
 1478 074a 8093 0000 		sts msgReq+8,r24
 536:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_MAC_COMMAND;
 1479               		.loc 6 536 0
 1480 074e 80E0      		ldi r24,0
 1481 0750 90E8      		ldi r25,lo8(-128)
 1482 0752 9093 0000 		sts msgReq+9+1,r25
 1483 0756 8093 0000 		sts msgReq+9,r24
 537:ServerLLDN.c  **** 		msgReq.data					= (uint8_t*)&msgConfigStatus;
 1484               		.loc 6 537 0
 1485 075a 80E0      		ldi r24,lo8(msgConfigStatus)
 1486 075c 90E0      		ldi r25,hi8(msgConfigStatus)
 1487 075e 9093 0000 		sts msgReq+13+1,r25
 1488 0762 8093 0000 		sts msgReq+13,r24
 538:ServerLLDN.c  **** 		msgReq.size					= sizeof(msgConfigStatus);
 1489               		.loc 6 538 0
 1490 0766 85E0      		ldi r24,lo8(5)
 1491 0768 8093 0000 		sts msgReq+15,r24
 539:ServerLLDN.c  **** 	}
 1492               		.loc 6 539 0
 1493 076c 0000      		nop
 1494               	/* epilogue start */
 1495 076e DF91      		pop r29
 1496 0770 CF91      		pop r28
 1497 0772 0895      		ret
 1498               		.cfi_endproc
 1499               	.LFE137:
 1501               	.global	appPrepareDataFrame
 1503               	appPrepareDataFrame:
 1504               	.LFB138:
 540:ServerLLDN.c  **** 	
 541:ServerLLDN.c  **** 	void appPrepareDataFrame(void)
 542:ServerLLDN.c  **** 	{
 1505               		.loc 6 542 0
 1506               		.cfi_startproc
 1507 0774 CF93      		push r28
 1508               	.LCFI57:
 1509               		.cfi_def_cfa_offset 3
 1510               		.cfi_offset 28, -2
 1511 0776 DF93      		push r29
 1512               	.LCFI58:
 1513               		.cfi_def_cfa_offset 4
 1514               		.cfi_offset 29, -3
 1515 0778 CDB7      		in r28,__SP_L__
 1516 077a DEB7      		in r29,__SP_H__
 1517               	.LCFI59:
 1518               		.cfi_def_cfa_register 28
 1519               	/* prologue: function */
 1520               	/* frame size = 0 */
 1521               	/* stack size = 2 */
 1522               	.L__stack_usage = 2
 543:ServerLLDN.c  **** 		
 544:ServerLLDN.c  **** 		PHY_SetTdmaMode(false);
 1523               		.loc 6 544 0
 1524 077c 80E0      		ldi r24,0
 1525 077e 0E94 0000 		call PHY_SetTdmaMode
 545:ServerLLDN.c  **** 
 546:ServerLLDN.c  **** 	
 547:ServerLLDN.c  **** 		msgReq.dstAddr				= 0;
 1526               		.loc 6 547 0
 1527 0782 1092 0000 		sts msgReq+5+1,__zero_reg__
 1528 0786 1092 0000 		sts msgReq+5,__zero_reg__
 548:ServerLLDN.c  **** 		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
 1529               		.loc 6 548 0
 1530 078a 83E0      		ldi r24,lo8(3)
 1531 078c 8093 0000 		sts msgReq+7,r24
 549:ServerLLDN.c  **** 		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
 1532               		.loc 6 549 0
 1533 0790 83E0      		ldi r24,lo8(3)
 1534 0792 8093 0000 		sts msgReq+8,r24
 550:ServerLLDN.c  **** 		msgReq.options				= NWK_OPT_LLDN_DATA;
 1535               		.loc 6 550 0
 1536 0796 80E0      		ldi r24,0
 1537 0798 90E2      		ldi r25,lo8(32)
 1538 079a 9093 0000 		sts msgReq+9+1,r25
 1539 079e 8093 0000 		sts msgReq+9,r24
 551:ServerLLDN.c  **** 		msgReq.data					= (uint8_t *)&data_payload;
 1540               		.loc 6 551 0
 1541 07a2 80E0      		ldi r24,lo8(data_payload)
 1542 07a4 90E0      		ldi r25,hi8(data_payload)
 1543 07a6 9093 0000 		sts msgReq+13+1,r25
 1544 07aa 8093 0000 		sts msgReq+13,r24
 552:ServerLLDN.c  **** 		msgReq.size					= sizeof(data_payload);
 1545               		.loc 6 552 0
 1546 07ae 81E0      		ldi r24,lo8(1)
 1547 07b0 8093 0000 		sts msgReq+15,r24
 553:ServerLLDN.c  **** 	}
 1548               		.loc 6 553 0
 1549 07b4 0000      		nop
 1550               	/* epilogue start */
 1551 07b6 DF91      		pop r29
 1552 07b8 CF91      		pop r28
 1553 07ba 0895      		ret
 1554               		.cfi_endproc
 1555               	.LFE138:
 1558               	appInit:
 1559               	.LFB139:
 554:ServerLLDN.c  **** 	
 555:ServerLLDN.c  **** 	
 556:ServerLLDN.c  **** #endif // APP_COORDINATOR
 557:ServerLLDN.c  **** 
 558:ServerLLDN.c  **** static void appInit(void)
 559:ServerLLDN.c  **** {
 1560               		.loc 6 559 0
 1561               		.cfi_startproc
 1562 07bc CF93      		push r28
 1563               	.LCFI60:
 1564               		.cfi_def_cfa_offset 3
 1565               		.cfi_offset 28, -2
 1566 07be DF93      		push r29
 1567               	.LCFI61:
 1568               		.cfi_def_cfa_offset 4
 1569               		.cfi_offset 29, -3
 1570 07c0 CDB7      		in r28,__SP_L__
 1571 07c2 DEB7      		in r29,__SP_H__
 1572               	.LCFI62:
 1573               		.cfi_def_cfa_register 28
 1574               	/* prologue: function */
 1575               	/* frame size = 0 */
 1576               	/* stack size = 2 */
 1577               	.L__stack_usage = 2
 560:ServerLLDN.c  **** 	NWK_SetAddr(APP_ADDR);
 1578               		.loc 6 560 0
 1579 07c4 81E0      		ldi r24,lo8(1)
 1580 07c6 90E0      		ldi r25,0
 1581 07c8 0E94 0000 		call NWK_SetAddr
 561:ServerLLDN.c  **** 	PHY_SetChannel(APP_CHANNEL);
 1582               		.loc 6 561 0
 1583 07cc 8FE0      		ldi r24,lo8(15)
 1584 07ce 0E94 0000 		call PHY_SetChannel
 562:ServerLLDN.c  **** 	PHY_SetRxState(true);
 1585               		.loc 6 562 0
 1586 07d2 81E0      		ldi r24,lo8(1)
 1587 07d4 0E94 0000 		call PHY_SetRxState
 563:ServerLLDN.c  **** 		
 564:ServerLLDN.c  **** 	#if APP_COORDINATOR	 
 565:ServerLLDN.c  **** 		/* Timer used for delay between messages */
 566:ServerLLDN.c  **** 		tmrDelay.interval = 2;
 567:ServerLLDN.c  **** 		tmrDelay.mode = SYS_TIMER_INTERVAL_MODE;
 568:ServerLLDN.c  **** 		tmrDelay.handler = tmrDelayHandler;
 569:ServerLLDN.c  **** 	  
 570:ServerLLDN.c  **** 		/* 
 571:ServerLLDN.c  **** 		* Disable CSMA/CA
 572:ServerLLDN.c  **** 		* Disable auto ACK
 573:ServerLLDN.c  **** 		*/
 574:ServerLLDN.c  **** 		NWK_SetPanId(APP_PANID);
 575:ServerLLDN.c  **** 		PanId = APP_PANID;
 576:ServerLLDN.c  **** 		ACKFrame.sourceId = APP_PANID;
 577:ServerLLDN.c  **** 		PHY_SetTdmaMode(true);
 578:ServerLLDN.c  **** 	NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
 579:ServerLLDN.c  **** 	#else
 580:ServerLLDN.c  **** 		/*
 581:ServerLLDN.c  **** 		 * Enable CSMA/CA
 582:ServerLLDN.c  **** 		 * Enable Random CSMA seed generator
 583:ServerLLDN.c  **** 		 */
 584:ServerLLDN.c  **** 		PHY_SetTdmaMode(false);
 1588               		.loc 6 584 0
 1589 07d8 80E0      		ldi r24,0
 1590 07da 0E94 0000 		call PHY_SetTdmaMode
 585:ServerLLDN.c  **** 		// PHY_SetOptimizedCSMAValues();
 586:ServerLLDN.c  **** 		
 587:ServerLLDN.c  **** 		payloadSize = 127;
 1591               		.loc 6 587 0
 1592 07de 8FE7      		ldi r24,lo8(127)
 1593 07e0 8093 0000 		sts payloadSize,r24
 588:ServerLLDN.c  **** 		NWK_OpenEndpoint(APP_BEACON_ENDPOINT, appBeaconInd);
 1594               		.loc 6 588 0
 1595 07e4 60E0      		ldi r22,lo8(gs(appBeaconInd))
 1596 07e6 70E0      		ldi r23,hi8(gs(appBeaconInd))
 1597 07e8 80E0      		ldi r24,0
 1598 07ea 0E94 0000 		call NWK_OpenEndpoint
 589:ServerLLDN.c  **** 		NWK_OpenEndpoint(APP_ACK_ENDPOINT, appAckInd);
 1599               		.loc 6 589 0
 1600 07ee 60E0      		ldi r22,lo8(gs(appAckInd))
 1601 07f0 70E0      		ldi r23,hi8(gs(appAckInd))
 1602 07f2 84E0      		ldi r24,lo8(4)
 1603 07f4 0E94 0000 		call NWK_OpenEndpoint
 590:ServerLLDN.c  **** 		NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
 1604               		.loc 6 590 0
 1605 07f8 60E0      		ldi r22,lo8(gs(appCommandInd))
 1606 07fa 70E0      		ldi r23,hi8(gs(appCommandInd))
 1607 07fc 83E0      		ldi r24,lo8(3)
 1608 07fe 0E94 0000 		call NWK_OpenEndpoint
 591:ServerLLDN.c  **** 		/*
 592:ServerLLDN.c  **** 		* Configure interrupts callback functions
 593:ServerLLDN.c  **** 		*/
 594:ServerLLDN.c  **** 		
 595:ServerLLDN.c  **** 	#endif // APP_COORDENATOR
 596:ServerLLDN.c  **** 	PHY_SetPromiscuousMode(true);
 1609               		.loc 6 596 0
 1610 0802 81E0      		ldi r24,lo8(1)
 1611 0804 0E94 0000 		call PHY_SetPromiscuousMode
 597:ServerLLDN.c  **** 
 598:ServerLLDN.c  **** }
 1612               		.loc 6 598 0
 1613 0808 0000      		nop
 1614               	/* epilogue start */
 1615 080a DF91      		pop r29
 1616 080c CF91      		pop r28
 1617 080e 0895      		ret
 1618               		.cfi_endproc
 1619               	.LFE139:
 1622               	APP_TaskHandler:
 1623               	.LFB140:
 599:ServerLLDN.c  **** 
 600:ServerLLDN.c  **** static void APP_TaskHandler(void)
 601:ServerLLDN.c  **** {
 1624               		.loc 6 601 0
 1625               		.cfi_startproc
 1626 0810 CF93      		push r28
 1627               	.LCFI63:
 1628               		.cfi_def_cfa_offset 3
 1629               		.cfi_offset 28, -2
 1630 0812 DF93      		push r29
 1631               	.LCFI64:
 1632               		.cfi_def_cfa_offset 4
 1633               		.cfi_offset 29, -3
 1634 0814 CDB7      		in r28,__SP_L__
 1635 0816 DEB7      		in r29,__SP_H__
 1636               	.LCFI65:
 1637               		.cfi_def_cfa_register 28
 1638               	/* prologue: function */
 1639               	/* frame size = 0 */
 1640               	/* stack size = 2 */
 1641               	.L__stack_usage = 2
 602:ServerLLDN.c  **** 	switch (appState){
 1642               		.loc 6 602 0
 1643 0818 8091 0000 		lds r24,appState
 1644 081c 882F      		mov r24,r24
 1645 081e 90E0      		ldi r25,0
 1646 0820 8430      		cpi r24,4
 1647 0822 9105      		cpc r25,__zero_reg__
 1648 0824 01F0      		breq .L45
 1649 0826 8530      		cpi r24,5
 1650 0828 9105      		cpc r25,__zero_reg__
 1651 082a 04F4      		brge .L46
 1652 082c 0097      		sbiw r24,0
 1653 082e 01F0      		breq .L47
 1654 0830 0297      		sbiw r24,2
 1655 0832 01F0      		breq .L48
 603:ServerLLDN.c  **** 		case APP_STATE_INITIAL:
 604:ServerLLDN.c  **** 		{
 605:ServerLLDN.c  **** 			appInit();
 606:ServerLLDN.c  **** 			#if APP_COORDINATOR
 607:ServerLLDN.c  **** 				appState = APP_STATE_ATT_PAN_STATE;
 608:ServerLLDN.c  **** 			#else
 609:ServerLLDN.c  **** 				appState = APP_STATE_IDLE;
 610:ServerLLDN.c  **** 			#endif
 611:ServerLLDN.c  **** 			break;
 612:ServerLLDN.c  **** 		}
 613:ServerLLDN.c  **** 		case APP_STATE_SEND:
 614:ServerLLDN.c  **** 		{
 615:ServerLLDN.c  **** 			appSendData();
 616:ServerLLDN.c  **** 			#if APP_COORDINATOR
 617:ServerLLDN.c  **** 				/* Every time a message is send updates coordinator to prepare next message */
 618:ServerLLDN.c  **** 				appState = APP_STATE_ATT_PAN_STATE;
 619:ServerLLDN.c  **** 			#else
 620:ServerLLDN.c  **** 				appState = APP_STATE_IDLE;
 621:ServerLLDN.c  **** 			#endif
 622:ServerLLDN.c  **** 			break;
 623:ServerLLDN.c  **** 		}
 624:ServerLLDN.c  **** 		#if APP_COORDINATOR // COORDINATOR SPECIFIC STATE MACHINE
 625:ServerLLDN.c  **** 		case APP_STATE_ATT_PAN_STATE:
 626:ServerLLDN.c  **** 		{
 627:ServerLLDN.c  **** 			switch(appPanState)
 628:ServerLLDN.c  **** 			{
 629:ServerLLDN.c  **** 				/* Prepare beacon to desassociate all nodes */
 630:ServerLLDN.c  **** 				case APP_PAN_STATE_RESET:
 631:ServerLLDN.c  **** 				{
 632:ServerLLDN.c  **** 					appPanReset();
 633:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_DISC_INITIAL;
 634:ServerLLDN.c  **** 					appState	= APP_STATE_SEND;
 635:ServerLLDN.c  **** 					cycles_counter = 0;
 636:ServerLLDN.c  **** 					break;
 637:ServerLLDN.c  **** 				}
 638:ServerLLDN.c  **** 				/* Prepare first Beacon of Discovery */
 639:ServerLLDN.c  **** 				case APP_PAN_STATE_DISC_INITIAL:
 640:ServerLLDN.c  **** 				{
 641:ServerLLDN.c  **** 					/* if nodes associated is equal to expected number of associated nodes stop association proces
 642:ServerLLDN.c  **** 					 * this implementation was done as is to be used in tests, for real network functionality 
 643:ServerLLDN.c  **** 					 * the number of max association processes must be done through macLLDNdiscoveryModeTimeout
 644:ServerLLDN.c  **** 					 */
 645:ServerLLDN.c  **** 					if(counter_associados == NODOS_ASSOCIADOS_ESPERADOS || cycles_counter >= 2)
 646:ServerLLDN.c  **** 					{	
 647:ServerLLDN.c  **** 						printf("\n%d, %d", cycles_counter, counter_associados);
 648:ServerLLDN.c  **** 						counter_associados = 0;
 649:ServerLLDN.c  **** 						/* if all nodes expected where associated stop beacon generation interruptions */
 650:ServerLLDN.c  **** 						// macsc_disable_cmp_int(MACSC_CC1);
 651:ServerLLDN.c  **** 						macsc_disable_cmp_int(MACSC_CC2);
 652:ServerLLDN.c  **** 						msgReq.options = 0;
 653:ServerLLDN.c  **** 						macLLDNnumUplinkTS = (assTimeSlot) * 2 + 1;
 654:ServerLLDN.c  **** 						macLLDNRetransmitTS = assTimeSlot;
 655:ServerLLDN.c  **** 						
 656:ServerLLDN.c  **** 						for(int i = 0; i < 32; i++)
 657:ServerLLDN.c  **** 						ACKFrame.ackFlags[i] = 0;
 658:ServerLLDN.c  **** 						ACKFrame_size = 0;
 659:ServerLLDN.c  **** 						
 660:ServerLLDN.c  **** 						appState = APP_STATE_IDLE;
 661:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_ONLINE_INITIAL; // APP_PAN_STATE_ONLINE_INIT
 662:ServerLLDN.c  **** 						cycles_counter = NUMERO_CICLOS_ONLINE;
 663:ServerLLDN.c  **** 					}
 664:ServerLLDN.c  **** 					/* if not all nodes expected where associated run through association process again */
 665:ServerLLDN.c  **** 					else 
 666:ServerLLDN.c  **** 					{
 667:ServerLLDN.c  **** 						/* prepare beacon message and start timers for beacon */
 668:ServerLLDN.c  **** 						appPanDiscInit();
 669:ServerLLDN.c  **** 						appState	= APP_STATE_IDLE;
 670:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_DISC_SECOND_BE;
 671:ServerLLDN.c  **** 					}
 672:ServerLLDN.c  **** 					break;
 673:ServerLLDN.c  **** 				}
 674:ServerLLDN.c  **** 				case APP_PAN_STATE_DISC_SECOND_BE:
 675:ServerLLDN.c  **** 				{
 676:ServerLLDN.c  **** 					/* Prepares message as: Discovery Beacon and Second Beacon */
 677:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_DISCOVERY_STATE | NWK_OPT_SECOND_BEACON ;
 678:ServerLLDN.c  **** 					msgReq.data = NULL;
 679:ServerLLDN.c  **** 					msgReq.size = 0;
 680:ServerLLDN.c  **** 					
 681:ServerLLDN.c  **** 					appState	= APP_PAN_STATE_DISC_PREPARE_ACK;
 682:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_DISC_PREPARE_ACK;
 683:ServerLLDN.c  **** 					break;
 684:ServerLLDN.c  **** 				}
 685:ServerLLDN.c  **** 				case APP_PAN_STATE_DISC_PREPARE_ACK:
 686:ServerLLDN.c  **** 				{
 687:ServerLLDN.c  **** 					/* This timer implements a delay between messages, 
 688:ServerLLDN.c  **** 					 * if not used the nodes are not able to receive the message
 689:ServerLLDN.c  **** 					 */
 690:ServerLLDN.c  **** 					appPanPrepareACK();
 691:ServerLLDN.c  **** 					SYS_TimerStart(&tmrDelay);
 692:ServerLLDN.c  **** 					
 693:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_CONFIG_INITIAL;
 694:ServerLLDN.c  **** 					appState = APP_STATE_IDLE;
 695:ServerLLDN.c  **** 					break;
 696:ServerLLDN.c  **** 				}
 697:ServerLLDN.c  **** 				case APP_PAN_STATE_CONFIG_INITIAL:
 698:ServerLLDN.c  **** 				{
 699:ServerLLDN.c  **** 					/* Prepares the message as: Configuration Beacon and First State Beacon */
 700:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE;
 701:ServerLLDN.c  **** 					msgReq.data = NULL;
 702:ServerLLDN.c  **** 					msgReq.size = 0;
 703:ServerLLDN.c  **** 					
 704:ServerLLDN.c  **** 					appState	= APP_STATE_IDLE;
 705:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_CONFIG_SECOND_BEACON;
 706:ServerLLDN.c  **** 					break;
 707:ServerLLDN.c  **** 
 708:ServerLLDN.c  **** 				}
 709:ServerLLDN.c  **** 				case APP_PAN_STATE_CONFIG_SECOND_BEACON:
 710:ServerLLDN.c  **** 				{
 711:ServerLLDN.c  **** 					/* Prepares the message as: Configuration Beacon and Second State Beacon */
 712:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE | NWK_OPT_SECOND_BEACON;
 713:ServerLLDN.c  **** 					msgReq.data = NULL;
 714:ServerLLDN.c  **** 					msgReq.size = 0;
 715:ServerLLDN.c  **** 					
 716:ServerLLDN.c  **** 					appState	= APP_STATE_IDLE;
 717:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_SEND_CONF_REQUEST;
 718:ServerLLDN.c  **** 					break;
 719:ServerLLDN.c  **** 				}
 720:ServerLLDN.c  **** 				case APP_PAN_STATE_SEND_CONF_REQUEST:
 721:ServerLLDN.c  **** 				{
 722:ServerLLDN.c  **** 
 723:ServerLLDN.c  **** 					if(conf_req_list != NULL)
 724:ServerLLDN.c  **** 					{
 725:ServerLLDN.c  **** 						CopyToConfigRequest();
 726:ServerLLDN.c  **** 						msgReq.options		= NWK_OPT_MAC_COMMAND;
 727:ServerLLDN.c  **** 						msgReq.data			= (uint8_t*)&config_request_frame;
 728:ServerLLDN.c  **** 						msgReq.size			= sizeof(NWK_ConfigRequest_t);
 729:ServerLLDN.c  **** 						appState	= APP_STATE_IDLE;
 730:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_SEND_CONF_REQUEST;
 731:ServerLLDN.c  **** 						
 732:ServerLLDN.c  **** 						counter_associados++;
 733:ServerLLDN.c  **** 						SYS_TimerStart(&tmrDelay);
 734:ServerLLDN.c  **** 					}
 735:ServerLLDN.c  **** 					else
 736:ServerLLDN.c  **** 					{
 737:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_CONFIG_THIRD_BEACON;
 738:ServerLLDN.c  **** 					}
 739:ServerLLDN.c  **** 					break;
 740:ServerLLDN.c  **** 				}
 741:ServerLLDN.c  **** 				case APP_PAN_STATE_CONFIG_THIRD_BEACON:
 742:ServerLLDN.c  **** 				{
 743:ServerLLDN.c  **** 					msgReq.options = NWK_OPT_LLDN_BEACON | NWK_OPT_CONFIG_STATE | NWK_OPT_THIRD_BEACON;
 744:ServerLLDN.c  **** 					msgReq.data = NULL;
 745:ServerLLDN.c  **** 					msgReq.size = 0;
 746:ServerLLDN.c  **** 					
 747:ServerLLDN.c  **** 					appState	= APP_STATE_IDLE;
 748:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_DISC_INITIAL;
 749:ServerLLDN.c  **** 					cycles_counter++;	
 750:ServerLLDN.c  **** 					
 751:ServerLLDN.c  **** 					break;
 752:ServerLLDN.c  **** 				}
 753:ServerLLDN.c  **** 				case APP_PAN_STATE_ONLINE_INITIAL:
 754:ServerLLDN.c  **** 				{
 755:ServerLLDN.c  **** 					if(cycles_counter != 0)
 756:ServerLLDN.c  **** 					{
 757:ServerLLDN.c  **** 					appPanOnlineInit();
 758:ServerLLDN.c  **** 					appState = APP_STATE_SEND;
 759:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_ONLINE_PREPARE_ACK_GROUP;
 760:ServerLLDN.c  **** 	
 761:ServerLLDN.c  **** 					cycles_counter--;
 762:ServerLLDN.c  **** 					}
 763:ServerLLDN.c  **** 					break;
 764:ServerLLDN.c  **** 				}
 765:ServerLLDN.c  **** 				case APP_PAN_STATE_ONLINE_PREPARE_ACK_GROUP:
 766:ServerLLDN.c  **** 				{
 767:ServerLLDN.c  **** 					for(int i = 0; i < 32; i++)
 768:ServerLLDN.c  **** 						ACKFrame.ackFlags[i] = 0;
 769:ServerLLDN.c  **** 					ACKFrame_size = 0;
 770:ServerLLDN.c  **** 					
 771:ServerLLDN.c  **** 					msgReq.dstAddr		= 0;
 772:ServerLLDN.c  **** 					msgReq.dstEndpoint	= APP_BEACON_ENDPOINT;
 773:ServerLLDN.c  **** 					msgReq.srcEndpoint	= APP_BEACON_ENDPOINT;
 774:ServerLLDN.c  **** 					msgReq.options		= NWK_OPT_LLDN_ACK;
 775:ServerLLDN.c  **** 					msgReq.data	= (uint8_t *)&ACKFrame;
 776:ServerLLDN.c  **** 					msgReq.size	= sizeof(uint8_t)*(macLLDNRetransmitTS + 1);
 777:ServerLLDN.c  **** 					
 778:ServerLLDN.c  **** 					appState = APP_STATE_IDLE;
 779:ServerLLDN.c  **** 					appPanState = APP_PAN_STATE_CHECK_TS;
 780:ServerLLDN.c  **** 					break;
 781:ServerLLDN.c  **** 				}				
 782:ServerLLDN.c  **** 				case APP_PAN_STATE_CHECK_TS:
 783:ServerLLDN.c  **** 				{
 784:ServerLLDN.c  **** 					if(timeslot_counter >= (macLLDNnumUplinkTS + 2*MacLLDNMgmtTS))
 785:ServerLLDN.c  **** 					{
 786:ServerLLDN.c  **** 						if(!association_request)
 787:ServerLLDN.c  **** 						{
 788:ServerLLDN.c  **** 							macsc_set_cmp1_int_cb(end_of_association_delay_handler);
 789:ServerLLDN.c  **** 							macsc_disable_cmp_int(MACSC_CC1);
 790:ServerLLDN.c  **** 							macsc_enable_manual_bts();
 791:ServerLLDN.c  **** 							macsc_enable_cmp_int(MACSC_CC1);
 792:ServerLLDN.c  **** 							macsc_use_cmp(MACSC_RELATIVE_CMP, 5 * beaconInterval_association, MACSC_CC1);
 793:ServerLLDN.c  **** 						}
 794:ServerLLDN.c  **** 						else
 795:ServerLLDN.c  **** 						{
 796:ServerLLDN.c  **** 							printf("\nFim de um Perodo");
 797:ServerLLDN.c  **** 							macsc_disable_cmp_int(MACSC_CC1);
 798:ServerLLDN.c  **** 							macsc_disable_cmp_int(MACSC_CC2);
 799:ServerLLDN.c  **** 							
 800:ServerLLDN.c  **** 						}
 801:ServerLLDN.c  **** 						appState = APP_STATE_IDLE;
 802:ServerLLDN.c  **** 						appPanState = APP_PAN_STATE_IDLE;
 803:ServerLLDN.c  **** 					}
 804:ServerLLDN.c  **** 					else
 805:ServerLLDN.c  **** 					{
 806:ServerLLDN.c  **** 
 807:ServerLLDN.c  **** 						/* check if coordinator received any message in last time slot, used to calculate success rat
 808:ServerLLDN.c  **** 						if(timeslot_counter >= 2*MacLLDNMgmtTS && !data_received)
 809:ServerLLDN.c  **** 							nodes_info_arr[timeslot_counter - 2*MacLLDNMgmtTS].msg_not_rec++;
 810:ServerLLDN.c  **** 						data_received = false;
 811:ServerLLDN.c  **** 						
 812:ServerLLDN.c  **** 						printf("\n------- slot %d --------", timeslot_counter);
 813:ServerLLDN.c  **** 						
 814:ServerLLDN.c  **** 						if(timeslot_counter == 2*MacLLDNMgmtTS + macLLDNRetransmitTS)
 815:ServerLLDN.c  **** 						{
 816:ServerLLDN.c  **** 							appState = APP_STATE_SEND;
 817:ServerLLDN.c  **** 							appPanState = APP_PAN_STATE_IDLE;
 818:ServerLLDN.c  **** 						}
 819:ServerLLDN.c  **** 						else
 820:ServerLLDN.c  **** 							appState = APP_STATE_IDLE;
 821:ServerLLDN.c  **** 						timeslot_counter++;
 822:ServerLLDN.c  **** 					}
 823:ServerLLDN.c  **** 					break;
 824:ServerLLDN.c  **** 				}
 825:ServerLLDN.c  **** 				case APP_PAN_STATE_ONLINE_END_BE:
 826:ServerLLDN.c  **** 				{
 827:ServerLLDN.c  **** 					if(0)
 828:ServerLLDN.c  **** 					{
 829:ServerLLDN.c  **** 						// implementar as condies para entrar no processo de associao
 830:ServerLLDN.c  **** 					}
 831:ServerLLDN.c  **** 					else
 832:ServerLLDN.c  **** 					{
 833:ServerLLDN.c  **** 						// posso calcular esse valor no onlineinit, o tTS precisa ser recalculado, o seu valor muda n
 834:ServerLLDN.c  **** 						// pode voltar pro state_online_initial porque precisa reconfigurar os timers
 835:ServerLLDN.c  **** 						// precisa revisar o macsc_enable_manual_bts()
 836:ServerLLDN.c  **** 						/*
 837:ServerLLDN.c  **** 						int idle_time =  2 * numBaseTimeSlotperMgmt * (tTS) * 5 / (SYMBOL_TIME); // 5 is the total of
 838:ServerLLDN.c  **** 						macsc_set_cmp1_int_cb(lldn_server_beacon); // esta funo pode s mandar o beacon do online, 
 839:ServerLLDN.c  **** 						macsc_enable_manual_bts();
 840:ServerLLDN.c  **** 						macsc_enable_cmp_int(MACSC_CC1);
 841:ServerLLDN.c  **** 						macsc_use_cmp(MACSC_RELATIVE_CMP, idle_time, MACSC_CC1);
 842:ServerLLDN.c  **** 						*/
 843:ServerLLDN.c  **** 					}
 844:ServerLLDN.c  **** 					break;
 845:ServerLLDN.c  **** 				}
 846:ServerLLDN.c  **** 				case APP_PAN_STATE_IDLE:
 847:ServerLLDN.c  **** 				{
 848:ServerLLDN.c  **** 					msgReq.options = 0;
 849:ServerLLDN.c  **** 					appState = APP_STATE_IDLE;
 850:ServerLLDN.c  **** 					break;
 851:ServerLLDN.c  **** 				}
 852:ServerLLDN.c  **** 			}
 853:ServerLLDN.c  **** 			break;	
 854:ServerLLDN.c  **** 		}
 855:ServerLLDN.c  **** 		#else // NODES SPECIFIC STATE MACHINE
 856:ServerLLDN.c  **** 		case APP_STATE_PREP_DISC_REPONSE:
 857:ServerLLDN.c  **** 		{
 858:ServerLLDN.c  **** 			appPrepareDiscoverResponse();
 859:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;	
 860:ServerLLDN.c  **** 			break;
 861:ServerLLDN.c  **** 		}
 862:ServerLLDN.c  **** 		
 863:ServerLLDN.c  **** 		case APP_STATE_PREP_CONFIG_STATUS:
 864:ServerLLDN.c  **** 		{
 865:ServerLLDN.c  **** 			// se o nodo recebeu ack na fase do discovery prepara a mensagem de configuration status
 866:ServerLLDN.c  **** 			if(ack_received && rec_beacon->confSeqNumber == 0 && associated == 0) {
 867:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 868:ServerLLDN.c  **** 			}
 869:ServerLLDN.c  **** 			// se o nodo no recebeu desativa o timer e fica em idle
 870:ServerLLDN.c  **** 			else {
 871:ServerLLDN.c  **** 				#if MASTER_MACSC
 872:ServerLLDN.c  **** 				macsc_disable_cmp_int(MACSC_CC1);
 873:ServerLLDN.c  **** 				#else
 874:ServerLLDN.c  **** 				timer_stop();
 875:ServerLLDN.c  **** 				#endif
 876:ServerLLDN.c  **** 			}
 877:ServerLLDN.c  **** 			ack_received = 0;
 878:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;
 879:ServerLLDN.c  **** 			break;
 880:ServerLLDN.c  **** 		}
 881:ServerLLDN.c  **** 		case APP_STATE_PREP_DATA_FRAME:
 882:ServerLLDN.c  **** 		{
 883:ServerLLDN.c  **** 			appPrepareDataFrame();
 884:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;
 885:ServerLLDN.c  **** 		}
 886:ServerLLDN.c  **** 		#endif
 887:ServerLLDN.c  **** 		default:
 888:ServerLLDN.c  **** 		{
 889:ServerLLDN.c  **** 			break;
 1656               		.loc 6 889 0
 1657 0834 00C0      		rjmp .L54
 1658               	.L46:
 602:ServerLLDN.c  **** 	switch (appState){
 1659               		.loc 6 602 0
 1660 0836 8530      		cpi r24,5
 1661 0838 9105      		cpc r25,__zero_reg__
 1662 083a 01F0      		breq .L49
 1663 083c 0697      		sbiw r24,6
 1664 083e 01F0      		breq .L50
 1665               		.loc 6 889 0
 1666 0840 00C0      		rjmp .L54
 1667               	.L47:
 605:ServerLLDN.c  **** 			#if APP_COORDINATOR
 1668               		.loc 6 605 0
 1669 0842 0E94 0000 		call appInit
 609:ServerLLDN.c  **** 			#endif
 1670               		.loc 6 609 0
 1671 0846 81E0      		ldi r24,lo8(1)
 1672 0848 8093 0000 		sts appState,r24
 611:ServerLLDN.c  **** 		}
 1673               		.loc 6 611 0
 1674 084c 00C0      		rjmp .L51
 1675               	.L48:
 615:ServerLLDN.c  **** 			#if APP_COORDINATOR
 1676               		.loc 6 615 0
 1677 084e 0E94 0000 		call appSendData
 620:ServerLLDN.c  **** 			#endif
 1678               		.loc 6 620 0
 1679 0852 81E0      		ldi r24,lo8(1)
 1680 0854 8093 0000 		sts appState,r24
 622:ServerLLDN.c  **** 		}
 1681               		.loc 6 622 0
 1682 0858 00C0      		rjmp .L51
 1683               	.L45:
 858:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;	
 1684               		.loc 6 858 0
 1685 085a 0E94 0000 		call appPrepareDiscoverResponse
 859:ServerLLDN.c  **** 			break;
 1686               		.loc 6 859 0
 1687 085e 81E0      		ldi r24,lo8(1)
 1688 0860 8093 0000 		sts appState,r24
 860:ServerLLDN.c  **** 		}
 1689               		.loc 6 860 0
 1690 0864 00C0      		rjmp .L51
 1691               	.L49:
 866:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 1692               		.loc 6 866 0
 1693 0866 8091 0000 		lds r24,ack_received
 1694 086a 8823      		tst r24
 1695 086c 01F0      		breq .L52
 866:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 1696               		.loc 6 866 0 is_stmt 0 discriminator 1
 1697 086e 8091 0000 		lds r24,rec_beacon
 1698 0872 9091 0000 		lds r25,rec_beacon+1
 1699 0876 FC01      		movw r30,r24
 1700 0878 8581      		ldd r24,Z+5
 1701 087a 8823      		tst r24
 1702 087c 01F4      		brne .L52
 866:ServerLLDN.c  **** 				appPrepareConfigurationStatus();
 1703               		.loc 6 866 0 discriminator 2
 1704 087e 9091 0000 		lds r25,associated
 1705 0882 81E0      		ldi r24,lo8(1)
 1706 0884 8927      		eor r24,r25
 1707 0886 8823      		tst r24
 1708 0888 01F0      		breq .L52
 867:ServerLLDN.c  **** 			}
 1709               		.loc 6 867 0 is_stmt 1
 1710 088a 0E94 0000 		call appPrepareConfigurationStatus
 1711 088e 00C0      		rjmp .L53
 1712               	.L52:
 872:ServerLLDN.c  **** 				#else
 1713               		.loc 6 872 0
 1714 0890 81E0      		ldi r24,lo8(1)
 1715 0892 0E94 0000 		call macsc_disable_cmp_int
 1716               	.L53:
 877:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;
 1717               		.loc 6 877 0
 1718 0896 1092 0000 		sts ack_received,__zero_reg__
 878:ServerLLDN.c  **** 			break;
 1719               		.loc 6 878 0
 1720 089a 81E0      		ldi r24,lo8(1)
 1721 089c 8093 0000 		sts appState,r24
 879:ServerLLDN.c  **** 		}
 1722               		.loc 6 879 0
 1723 08a0 00C0      		rjmp .L51
 1724               	.L50:
 883:ServerLLDN.c  **** 			appState = APP_STATE_IDLE;
 1725               		.loc 6 883 0
 1726 08a2 0E94 0000 		call appPrepareDataFrame
 884:ServerLLDN.c  **** 		}
 1727               		.loc 6 884 0
 1728 08a6 81E0      		ldi r24,lo8(1)
 1729 08a8 8093 0000 		sts appState,r24
 1730               	.L54:
 1731               		.loc 6 889 0
 1732 08ac 0000      		nop
 1733               	.L51:
 890:ServerLLDN.c  **** 		}
 891:ServerLLDN.c  **** 	}
 892:ServerLLDN.c  **** }
 1734               		.loc 6 892 0
 1735 08ae 0000      		nop
 1736               	/* epilogue start */
 1737 08b0 DF91      		pop r29
 1738 08b2 CF91      		pop r28
 1739 08b4 0895      		ret
 1740               		.cfi_endproc
 1741               	.LFE140:
 1743               		.section	.rodata
 1744               	.LC0:
 1745 0040 00        		.byte	0
 1746 0041 C2        		.byte	-62
 1747 0042 01        		.byte	1
 1748 0043 00        		.byte	0
 1749 0044 03        		.byte	3
 1750 0045 00        		.byte	0
 1751 0046 00        		.byte	0
 1752               		.text
 1753               	.global	main
 1755               	main:
 1756               	.LFB141:
 893:ServerLLDN.c  **** 
 894:ServerLLDN.c  **** 	/*****************************************************************************
 895:ServerLLDN.c  **** 	*****************************************************************************/
 896:ServerLLDN.c  **** 	int main(void)
 897:ServerLLDN.c  **** 	{
 1757               		.loc 6 897 0
 1758               		.cfi_startproc
 1759 08b6 0F93      		push r16
 1760               	.LCFI66:
 1761               		.cfi_def_cfa_offset 3
 1762               		.cfi_offset 16, -2
 1763 08b8 1F93      		push r17
 1764               	.LCFI67:
 1765               		.cfi_def_cfa_offset 4
 1766               		.cfi_offset 17, -3
 1767 08ba CF93      		push r28
 1768               	.LCFI68:
 1769               		.cfi_def_cfa_offset 5
 1770               		.cfi_offset 28, -4
 1771 08bc DF93      		push r29
 1772               	.LCFI69:
 1773               		.cfi_def_cfa_offset 6
 1774               		.cfi_offset 29, -5
 1775 08be CDB7      		in r28,__SP_L__
 1776 08c0 DEB7      		in r29,__SP_H__
 1777               	.LCFI70:
 1778               		.cfi_def_cfa_register 28
 1779 08c2 2797      		sbiw r28,7
 1780               	.LCFI71:
 1781               		.cfi_def_cfa_offset 13
 1782 08c4 0FB6      		in __tmp_reg__,__SREG__
 1783 08c6 F894      		cli
 1784 08c8 DEBF      		out __SP_H__,r29
 1785 08ca 0FBE      		out __SREG__,__tmp_reg__
 1786 08cc CDBF      		out __SP_L__,r28
 1787               	/* prologue: function */
 1788               	/* frame size = 7 */
 1789               	/* stack size = 11 */
 1790               	.L__stack_usage = 11
 898:ServerLLDN.c  **** 		sysclk_init();
 1791               		.loc 6 898 0
 1792 08ce 0E94 0000 		call sysclk_init
 899:ServerLLDN.c  **** 		board_init();
 1793               		.loc 6 899 0
 1794 08d2 0E94 0000 		call board_init
 900:ServerLLDN.c  **** 
 901:ServerLLDN.c  **** 		SYS_Init();
 1795               		.loc 6 901 0
 1796 08d6 0E94 0000 		call SYS_Init
 902:ServerLLDN.c  **** 		/* Disable CSMA/CA
 903:ServerLLDN.c  **** 		 * Disable auto ACK
 904:ServerLLDN.c  **** 		 * Enable Rx of LLDN Frame Type as described in 802.15.4e - 2012 
 905:ServerLLDN.c  **** 		 */
 906:ServerLLDN.c  **** 
 907:ServerLLDN.c  **** 		sm_init();
 1797               		.loc 6 907 0
 1798 08da 0E94 0000 		call sm_init
 908:ServerLLDN.c  **** 
 909:ServerLLDN.c  **** 		// Initialize interrupt vector table support.
 910:ServerLLDN.c  **** 	#if (SIO2HOST_CHANNEL == SIO_USB)
 911:ServerLLDN.c  **** 		irq_initialize_vectors();
 912:ServerLLDN.c  **** 	#endif
 913:ServerLLDN.c  **** 		cpu_irq_enable();
 1799               		.loc 6 913 0
 1800               	/* #APP */
 1801               	 ;  913 "ServerLLDN.c" 1
 1802 08de 7894      		sei
 1803               	 ;  0 "" 2
 914:ServerLLDN.c  **** 
 915:ServerLLDN.c  **** 	#if 1
 916:ServerLLDN.c  **** 	#if (SIO2HOST_CHANNEL == SIO_USB)
 917:ServerLLDN.c  **** 		stdio_usb_init();
 918:ServerLLDN.c  **** 	#else
 919:ServerLLDN.c  **** 		const usart_serial_options_t usart_serial_options =
 1804               		.loc 6 919 0
 1805               	/* #NOAPP */
 1806 08e0 27E0      		ldi r18,lo8(7)
 1807 08e2 E0E0      		ldi r30,lo8(.LC0)
 1808 08e4 F0E0      		ldi r31,hi8(.LC0)
 1809 08e6 CE01      		movw r24,r28
 1810 08e8 0196      		adiw r24,1
 1811 08ea DC01      		movw r26,r24
 1812               		0:
 1813 08ec 0190      		ld r0,Z+
 1814 08ee 0D92      		st X+,r0
 1815 08f0 2A95      		dec r18
 1816 08f2 01F4      		brne 0b
 920:ServerLLDN.c  **** 		{
 921:ServerLLDN.c  **** 			.baudrate     = USART_HOST_BAUDRATE,
 922:ServerLLDN.c  **** 			.charlength   = USART_HOST_CHAR_LENGTH,
 923:ServerLLDN.c  **** 			.paritytype   = USART_HOST_PARITY,
 924:ServerLLDN.c  **** 			.stopbits     = USART_HOST_STOP_BITS
 925:ServerLLDN.c  **** 		};
 926:ServerLLDN.c  **** 
 927:ServerLLDN.c  **** 		stdio_serial_init(USART_HOST, &usart_serial_options);
 1817               		.loc 6 927 0
 1818 08f4 CE01      		movw r24,r28
 1819 08f6 0196      		adiw r24,1
 1820 08f8 BC01      		movw r22,r24
 1821 08fa 80EC      		ldi r24,lo8(-64)
 1822 08fc 90E0      		ldi r25,0
 1823 08fe 0E94 0000 		call stdio_serial_init
 928:ServerLLDN.c  **** 		usart_double_baud_enable(USART_HOST);
 1824               		.loc 6 928 0
 1825 0902 80EC      		ldi r24,lo8(-64)
 1826 0904 90E0      		ldi r25,0
 1827 0906 0E94 0000 		call usart_double_baud_enable
 929:ServerLLDN.c  **** 		usart_set_baudrate_precalculated(USART_HOST, USART_HOST_BAUDRATE, sysclk_get_source_clock_hz());
 1828               		.loc 6 929 0
 1829 090a 0E94 0000 		call sysclk_get_source_clock_hz
 1830 090e DC01      		movw r26,r24
 1831 0910 CB01      		movw r24,r22
 1832 0912 8C01      		movw r16,r24
 1833 0914 9D01      		movw r18,r26
 1834 0916 40E0      		ldi r20,0
 1835 0918 52EC      		ldi r21,lo8(-62)
 1836 091a 61E0      		ldi r22,lo8(1)
 1837 091c 70E0      		ldi r23,0
 1838 091e 80EC      		ldi r24,lo8(-64)
 1839 0920 90E0      		ldi r25,0
 1840 0922 0E94 0000 		call usart_set_baudrate_precalculated
 1841               	.L56:
 930:ServerLLDN.c  **** 
 931:ServerLLDN.c  **** 	#endif
 932:ServerLLDN.c  **** 	#endif
 933:ServerLLDN.c  **** 		for(;;)
 934:ServerLLDN.c  **** 		{
 935:ServerLLDN.c  **** 			SYS_TaskHandler();
 1842               		.loc 6 935 0 discriminator 1
 1843 0926 0E94 0000 		call SYS_TaskHandler
 936:ServerLLDN.c  **** 			APP_TaskHandler();
 1844               		.loc 6 936 0 discriminator 1
 1845 092a 0E94 0000 		call APP_TaskHandler
 937:ServerLLDN.c  **** 		}
 1846               		.loc 6 937 0 discriminator 1
 1847 092e 00C0      		rjmp .L56
 1848               		.cfi_endproc
 1849               	.LFE141:
 1851               	.Letext0:
 1852               		.file 7 "c:\\program files (x86)\\atmel\\studio\\7.0\\toolchain\\avr8\\avr8-gnu-toolchain\\avr\\in
 1853               		.file 8 "../../../stack/LwMesh/TDMA/nwk/inc/nwkFrame.h"
 1854               		.file 9 "../../../stack/LwMesh/TDMA/nwk/inc/nwkRx.h"
 1855               		.file 10 "../../../stack/LwMesh/TDMA/nwk/inc/nwkDataReq.h"
 1856               		.file 11 "lldn.h"
 1857               		.file 12 "../../../platform/mega_rf/drivers/sleep/sleep.h"
 1858               		.file 13 "../../../platform/mega_rf/utils/status_codes.h"
 1859               		.file 14 "config/config.h"
 1860               		.file 15 "../../../platform/common/services/sleepmgr/mega_rf/sleepmgr.h"
DEFINED SYMBOLS
                            *ABS*:00000000 ServerLLDN.c
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:2      *ABS*:0000003e __SP_H__
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:3      *ABS*:0000003d __SP_L__
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:4      *ABS*:0000003f __SREG__
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:5      *ABS*:0000003b __RAMPZ__
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:6      *ABS*:00000000 __tmp_reg__
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:7      *ABS*:00000001 __zero_reg__
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:15     .bss.n:00000000 n
                            *COM*:00000004 tTS
                            *COM*:00000002 macLLDNnumTimeSlots
                            *COM*:00000002 macLLDNnumUplinkTS
                            *COM*:00000002 macLLDNRetransmitTS
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:23     .text:00000000 sysclk_get_main_hz
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:60     .text:0000001a sysclk_get_source_clock_hz
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:97     .progmem.data.baudctrl_1mhz:00000000 baudctrl_1mhz
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:109    .progmem.data.baudctrl_8mhz:00000000 baudctrl_8mhz
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:121    .progmem.data.baudctrl_16mhz:00000000 baudctrl_16mhz
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:132    .text:00000034 usart_double_baud_enable
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:181    .text:00000062 usart_serial_init
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:276    .text:000000de usart_serial_putchar
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:320    .text:00000106 usart_serial_getchar
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:371    .text:0000013c stdio_serial_init
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:442    .text:0000019e macsc_enable_manual_bts
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:496    .bss.appState:00000000 appState
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:501    .bss.msgReq:00000000 msgReq
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:506    .bss.PanId:00000000 PanId
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:514    .text:000001d2 appSendData
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:576    .data.payloadSize:00000000 payloadSize
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:582    .data.assTimeSlot:00000000 assTimeSlot
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:587    .bss.rec_beacon:00000000 rec_beacon
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:592    .data.msgDiscResponse:00000000 msgDiscResponse
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:599    .data.msgConfigStatus:00000000 msgConfigStatus
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:609    .data.data_payload:00000000 data_payload
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:614    .bss.ack_received:00000000 ack_received
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:620    .bss.MacLLDNMgmtTS:00000000 MacLLDNMgmtTS
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:626    .bss.associated:00000000 associated
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:633    .text:0000021e send_message_timeHandler
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:677    .text:0000024a start_timer
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:745    .text:00000292 appBeaconInd
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:1116   .text:00000554 appAckInd
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:1280   .text:00000646 appCommandInd
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:1397   .text:000006f0 appPrepareDiscoverResponse
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:1450   .text:00000732 appPrepareConfigurationStatus
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:1503   .text:00000774 appPrepareDataFrame
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:1558   .text:000007bc appInit
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:1622   .text:00000810 APP_TaskHandler
C:\Users\GUILHE~1\AppData\Local\Temp\ccNpLWMy.s:1755   .text:000008b6 main

UNDEFINED SYMBOLS
usart_init_rs232
usart_putchar
usart_getchar
stdio_base
ptr_put
ptr_get
_read
_write
fdevopen
printf
NWK_DataReq
macsc_set_cmp1_int_cb
macsc_enable_cmp_int
macsc_use_cmp
__floatsisf
__addsf3
__divsf3
__fixsfsi
PHY_SetChannel
NWK_SetPanId
PHY_SetTdmaMode
NWK_SetAddr
PHY_SetRxState
NWK_OpenEndpoint
PHY_SetPromiscuousMode
macsc_disable_cmp_int
sysclk_init
board_init
SYS_Init
sm_init
usart_set_baudrate_precalculated
SYS_TaskHandler
__do_copy_data
__do_clear_bss
