mem_init(pri_mem, 0x80000100, 0xf00, ALL_ZERO);
mem_load(pri_mem, 0x80000100, "sdp_3x3x33_bn_int8_reg_2.dat");
mem_init(pri_mem, 0x900001c0, 0xf00, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.S_LUT_LE_START_0, 0x9fdfedbd);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x20);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x300);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x1);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x57);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x100);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0x70ff);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x19);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.S_LUT_LE_END_0, 0xa7dfedbd);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x2);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x8);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x3500);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x900001c0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1801);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x100);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x1a);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0x3);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x3);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x1);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0xee0fe1cf);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0xed97);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0xb3754447);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x3d5);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0x53b1);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x24);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x2);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x100);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0x8b0f5904);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0xce5d);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x73);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x81df8fd3);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x2);
reg_write(NVDLA_SDP.S_LUT_CFG_0, 0x21);
reg_write(NVDLA_SDP.S_LUT_INFO_0, 0x171508);
reg_write(NVDLA_SDP.S_LUT_LO_START_0, 0x8cd7e128);
reg_write(NVDLA_SDP.S_LUT_LO_END_0, 0xcd7e128);
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SCALE_0, 0x3975e189);
reg_write(NVDLA_SDP.S_LUT_LE_SLOPE_SHIFT_0, 0xc1);
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SCALE_0, 0xe40e1680);
reg_write(NVDLA_SDP.S_LUT_LO_SLOPE_SHIFT_0, 0xad);
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x28500);
reg_write(NVDLA_SDP_RDMA.D_EW_SURFACE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x2);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x1e897aa0);
reg_write(NVDLA_SDP_RDMA.D_BN_BATCH_STRIDE_0, 0x643e1720);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80000100);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_LOW_0, 0x29eb8c0);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_HIGH_0, 0x54);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0x5);
reg_write(NVDLA_SDP_RDMA.D_SRC_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x2040);
reg_write(NVDLA_SDP_RDMA.D_BN_SURFACE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_ENABLE_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x200);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x2);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_LOW_0, 0x1b440320);
reg_write(NVDLA_SDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_HIGH_0, 0xce);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x19);
reg_write(NVDLA_SDP_RDMA.D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0x2b);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x3);
reg_write(NVDLA_SDP_RDMA.D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_BATCH_STRIDE_0, 0x1cc41020);
reg_write(NVDLA_SDP_RDMA.D_EW_LINE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_BS_BATCH_STRIDE_0, 0x355eb1e0);
reg_write(NVDLA_SDP_RDMA.D_BN_LINE_STRIDE_0, 0x40);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(SDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x900001c0, 0xf00, 0xf4c36239);
