@book{koubaa2023,
	Author = {Anis Koubaa},
	Title = {Robot Operating System (ROS) The Complete Reference},
	Publisher = {Springer Verlag},
	Year = {2023},
	isbn = {978-3-031-09061-5},
	Edition = {Volume 7},
}

@online{ARM_KA001499,
  author = {{ARM Limited}},
  title = {{Summary: How many instructions have been executed on a Cortex-M processor?}},
  url = {https://developer.arm.com/documentation/ka001499/latest/},
  note = {Zugriff: 14. März 2025}
}

@manual{ARMv7_ref_man_dwt_about,
  author = {{ARM Limited}},
  title  = {Data Watchpoint and Trace Unit (DWT)},
  url    = {https://developer.arm.com/documentation/ddi0439/b/Data-Watchpoint-and-Trace-Unit/About-the-DWT},
  note = {Zugriff: 14. März 2025}
}

@online{ARMv7_ref_man_dwt,
  author = {{ARM Limited}},
  title = {{ARMv7-M Architecture Reference Manual}},
  url = {https://developer.arm.com/documentation/ddi0403/d/Debug-Architecture/ARMv7-M-Debug/The-Data-Watchpoint-and-Trace-unit?lang=en},
  note = {Zugriff: 14. März 2025}
}

@online{ARMv7_ref_man_dwt_cycle,
  author = {{ARM Limited}},
  title = {{ARMv7-M Architecture Reference Manual}},
  url = {https://developer.arm.com/documentation/ddi0403/d/Debug-Architecture/ARMv7-M-Debug/The-Data-Watchpoint-and-Trace-unit/CYCCNT-cycle-counter-and-related-timers?lang=en},
  note = {Zugriff: 14. März 2025}
}

@online{ARMv7_ref_man_dwt_profiling,
  author = {{ARM Limited}},
  title = {{ARMv7-M Architecture Reference Manual}},
  url = {https://developer.arm.com/documentation/ddi0403/d/Debug-Architecture/ARMv7-M-Debug/The-Data-Watchpoint-and-Trace-unit/Profiling-counter-support?lang=en},
  note = {Zugriff: 14. März 2025}
}

@online{Arm_DWT_Programmers_Model,
  author = {{Arm Limited}},
  title = {{Data Watchpoint and Trace Unit (DWT) Programmer's Model}},
  url = {https://developer.arm.com/documentation/ddi0439/b/Data-Watchpoint-and-Trace-Unit/DWT-Programmers-Model},
  note = {Zugriff: 14. März 2025},
}

@online{SEGGER_SystemView,
  author = {{SEGGER Microcontroller}},
  title = {{What is SystemView?}},
  url = {https://www.segger.com/products/development-tools/systemview/technology/what-is-systemview#how-does-it-work},
  note = {Zugriff: 14. März 2025},
}

@manual{Segger_SystemView_manual,
  author = {SEGGER},
  title = {SEGGER SystemView User Manual},
  url = {https://www.segger.com/downloads/jlink/UM08027_SystemView.pdf},
  note = {Zugriff: 14. März 2025},
}

@online{freertos_rtos_tick,
  author = {{FreeRTOS}},
  title = {The RTOS Tick},
  url = {https://www.freertos.org/Documentation/02-Kernel/05-RTOS-implementation-tutorial/02-Building-blocks/03-The-RTOS-tick},
  note = {Zugriff: 15. März 2025},
}

@online{freertos_queues,
  author = {{FreeRTOS}},
  title = {Queues},
  url = {https://www.freertos.org/Documentation/02-Kernel/02-Kernel-features/02-Queues-mutexes-and-semaphores/01-Queues},
  note = {Zugriff: 15. März 2025},
}

@online{freertos_tick_resolution,
  author = {{FreeRTOS}},
  title = {Tick Resolution},
  url = {https://mobile.freertos.org/Documentation/02-Kernel/05-RTOS-implementation-tutorial/02-Building-blocks/11-Tick-Resolution},
  note = {Zugriff: 15. März 2025},
}

@online{freertos_semphr_incl,
  author = {{FreeRTOS}},
  title = {semphr.h},
  url = {https://github.com/kylemanna/freertos/blob/125e48f028767ed04a7b27f8ceeec3210a7f1c98/FreeRTOS/Source/include/semphr.h#L138},
  note = {Zugriff: 15. März 2025},
}

@online{freertos_mutexes,
  author = {{FreeRTOS}},
  title = {Mutexes},
  url = {https://www.freertos.org/Documentation/02-Kernel/02-Kernel-features/02-Queues-mutexes-and-semaphores/04-Mutexes},
  note = {Zugriff: 15. März 2025},
}

@online{wikipedia_priority_inheritance,
  author = {Wikipedia},
  title = {Priority Inheritance},
  url = {https://en.wikipedia.org/wiki/Priority_inheritance},
  note = {Zugriff: 15. März 2025}
}

@online{wikipedia_priority_inversion,
  author = {{Wikipedia}},
  title = {Priority Inversion},
  url = {https://en.wikipedia.org/wiki/Priority_inversion},
  note = {Zugriff: 15. März 2025},
}

@online{FreertosForumSemphMtx,
  author = {FreeRTOS},
  title = {Mutex or Semaphore},
  url = {https://forums.freertos.org/t/mutex-or-semaphore/14644/3},
  note = {Zugriff: 15. März 2025}
}

@online{freertos_task_notifications_desc,
  author = {{FreeRTOS}},
  title = {Task Notifications},
  url = {https://www.freertos.org/Documentation/02-Kernel/02-Kernel-features/03-Direct-to-task-notifications/01-Task-notifications#description},
  note = {Zugriff: 15. März 2025},
}

@online{freertos_task_notifications_usage,
  author = {{FreeRTOS}},
  title = {Task Notifications - Performance Benefits and Usage Restrictions},
  url = {https://www.freertos.org/Documentation/02-Kernel/02-Kernel-features/03-Direct-to-task-notifications/01-Task-notifications#performance-benefits-and-usage-restrictions},
  note = {Zugriff: 15. März 2025},
}

@online{freertos_tasks_c_213,
  author = {{FreeRTOS}},
  title = {tasks.c},
  url = {https://github.com/jameswalmsley/FreeRTOS/blob/a7152a969b2b49fce50d759b3972f17bf3b18ed7/FreeRTOS/Source/tasks.c#L213},
  note = {Zugriff: 15. März 2025},
}

@online{freertos_tasks_c_4296,
  author = {{FreeRTOS}},
  title = {tasks.c},
  url = {https://github.com/jameswalmsley/FreeRTOS/blob/a7152a969b2b49fce50d759b3972f17bf3b18ed7/FreeRTOS/Source/tasks.c#L4296},
  note = {Zugriff: 15. März 2025},
}

@online{freertos_tasks_c_3926,
  author = {{FreeRTOS}},
  title = {tasks.c},
  url = {https://github.com/jameswalmsley/FreeRTOS/blob/a7152a969b2b49fce50d759b3972f17bf3b18ed7/FreeRTOS/Source/tasks.c#L3926},
  note = {Zugriff: 15. März 2025},
}

@online{freertos_rtos_trace_hooks,
  author = {{FreeRTOS}},
  title = {RTOS Trace Feature},
  url = {https://freertos.org/Documentation/02-Kernel/02-Kernel-features/09-RTOS-trace-feature#defining},
  note = {Zugriff: 15. März 2025},
}

@online{HAL_UARTEx_ReceiveToIdle_IT,
  author = {STMicroelectronics},
  title = {HAL\_UARTEx\_ReceiveToIdle\_IT},
  url = {https://sourcevu.sysprogs.com/stm32/HAL/symbols/HAL_UARTEx_ReceiveToIdle_IT},
  note = {Zugriff: 16. März 2025},
}

@online{HAL_UARTEx_RxEventCallback,
  author = {STMicroelectronics},
  title = {HAL\_UARTEx\_RxEventCallback Documentation},
  url = {https://sourcevu.sysprogs.com/stm32/HAL/symbols/HAL_UARTEx_RxEventCallback},
  note = {Zugriff: 16. März 2025},
}

@manual{AN4187,
  author = {STMicroelectronics},
  title = {Using the CRC Peripheral on STM32 Microcontrollers},
  url = {https://www.st.com/resource/en/application_note/an4187-using-the-crc-peripheral-on-stm32-microcontrollers-stmicroelectronics.pdf},
  note = {Zugriff: 16. März 2025},
}

@online{CRCpp,
  author = {D. Bähr},
  title = {CRCpp},
  year = {2022},
  url = {https://github.com/d-bahr/CRCpp},
  note = {Zugriff: 16. März 2025},
}

@misc{freertos_memory_management,
  author = {{FreeRTOS}},
  title = {Static vs Dynamic Memory Allocation},
  url = {https://www.freertos.org/Documentation/02-Kernel/02-Kernel-features/09-Memory-management/03-Static-vs-Dynamic-memory-allocation},
  note = {Zugriff: 19. März 2025},
}

@online{mecarover_freertos_profiling,
  author = {Zijian Xu},
  title = {Mecarover - FreeRTOS Profiling Branch},
  year = {2025},
  url = {https://github.com/zijian-x/mecarover/tree/freertos-profiling},
  note = {Zugriff: 19. März 2025},
}

@misc{ka001150,
  author       = {ARM Limited},
  title        = {Cortex-M7 Documentation – Arm Developer},
  version      = {1.0},
  url          = {https://developer.arm.com/documentation/ka001150/latest/},
  note = {Zugriff: 19. März 2025},
}

@misc{an4667,
  author       = {STMicroelectronics},
  title        = {STM32F7 Series System Architecture and Performance},
  url          = {https://www.st.com/resource/en/application_note/an4667-stm32f7-series-system-architecture-and-performance-stmicroelectronics.pdf},
  note = {Zugriff: 19. März 2025},
  howpublished = {Application Note}
}

@misc{an4839,
  author       = {STMicroelectronics},
  title        = {Level 1 Cache on STM32F7 Series and STM32H7 Series},
  url          = {https://www.st.com/resource/en/application_note/an4839-level-1-cache-on-stm32f7-series-and-stm32h7-series-stmicroelectronics.pdf},
  note = {Zugriff: 19. März 2025},
  howpublished = {Application Note}
}

@misc{stm32_memory_sections,
  author       = {Rhye},
  title        = {Memories and Latency},
  year         = {2019},
  url          = {https://rhye.org/post/stm32-with-opencm3-4-memory-sections/},
  note = {Zugriff: 19. März 2025},
  howpublished = {Blog post}
}

@misc{embeddedexpert_cache,
  author       = {EmbeddedExpert.io},
  title        = {Understanding Cache Memory in Embedded Systems},
  url          = {https://blog.embeddedexpert.io/?p=2707},
  note = {Zugriff: 19. März 2025},
  howpublished = {Blog post}
}

@manual{arm_den0042,
  title        = {Tightly Coupled Memory},
  author       = {{Arm Limited}},
  year         = {Accessed 2023},
  url          = {https://developer.arm.com/documentation/den0042/a/Tightly-Coupled-Memory},
  note         = {Document ID: DEN0042A},
  organization = {Arm},
  version      = {A}
}

@incollection{MARTIN2023203,
title = {Chapter 6 - Cortex-M7 Processor},
editor = {Trevor Martin},
booktitle = {The Designer's Guide to the Cortex-M Processor Family (Third Edition)},
publisher = {Newnes},
edition = {Third Edition},
pages = {203-230},
year = {2023},
isbn = {978-0-323-85494-8},
doi = {https://doi.org/10.1016/B978-0-323-85494-8.00007-3},
url = {https://www.sciencedirect.com/science/article/pii/B9780323854948000073},
author = {Trevor Martin},
keywords = {Cortex-M7, Superscalar, TCM, Tightly Coupled Memory, Data Cache, Instruction cache, AXI Bus, BTAC, Branch Target Address Cache},
abstract = {This chapter will examine the Cortex-M7 processor. This processor is currently the highest performing Cortex-M7 processor. This is mainly down to architectural improvements which operate “Under the hood.” However, the Cortex-M7 also introduces new memory units including Tightly Coupled Memory along with instruction and data caches. Correct use of these new memory regions is essential to getting the best performance from the Cortex-M7.}
}
