#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560a86d6e330 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x560a86d98cf0_0 .var/s "C_tb", 63 0;
v0x560a86d98dd0_0 .net "IR_tb", 63 0, v0x560a86d95940_0;  1 drivers
v0x560a86d98ec0_0 .net "PC_tb", 63 0, v0x560a86d95210_0;  1 drivers
v0x560a86d98fb0_0 .var "Ra_tb", 63 0;
v0x560a86d99070_0 .var "Rb_tb", 63 0;
v0x560a86d99160_0 .var "Rw_tb", 63 0;
v0x560a86d99200_0 .net/s "S1_tb", 63 0, L_0x560a86daa760;  1 drivers
v0x560a86d992f0_0 .net/s "S2_tb", 63 0, L_0x560a86daa9f0;  1 drivers
v0x560a86d99400_0 .var "clock_tb", 0 0;
v0x560a86d99530_0 .var "dinMemIns_tb", 63 0;
v0x560a86d995f0_0 .net/s "doutA_tb", 63 0, v0x560a86d963e0_0;  1 drivers
v0x560a86d99690_0 .net/s "doutB_tb", 63 0, v0x560a86d964c0_0;  1 drivers
v0x560a86d99750_0 .net "doutIR_tb", 31 0, v0x560a86d71780_0;  1 drivers
v0x560a86d99860_0 .net "doutMem_tb", 63 0, v0x560a86d96d00_0;  1 drivers
v0x560a86d99970_0 .net/s "res_tb", 63 0, L_0x560a86d9a3a0;  1 drivers
v0x560a86d99a30_0 .var "sinalMux1_tb", 0 0;
v0x560a86d99ad0_0 .var "sinalMux2_tb", 0 0;
v0x560a86d99b70_0 .var "sinal_tb", 0 0;
v0x560a86d99c10_0 .var "weIR_tb", 0 0;
v0x560a86d99cb0_0 .var "weMemIns_tb", 0 0;
v0x560a86d99d80_0 .var "weMem_tb", 0 0;
v0x560a86d99e50_0 .var "wePC_tb", 0 0;
v0x560a86d99f20_0 .var "weReg_tb", 0 0;
S_0x560a86d6e4b0 .scope module, "huu" "IR" 2 84, 3 103 0, S_0x560a86d6e330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "r_enable"
    .port_info 2 /INPUT 64 "data_in"
    .port_info 3 /OUTPUT 32 "data_out"
v0x560a86d4aa60_0 .net "clock", 0 0, v0x560a86d99400_0;  1 drivers
v0x560a86d71180_0 .net "data_in", 63 0, v0x560a86d95940_0;  alias, 1 drivers
v0x560a86d71780_0 .var "data_out", 31 0;
v0x560a86d94d10_0 .net "r_enable", 0 0, v0x560a86d99c10_0;  1 drivers
E_0x560a86d68160 .event posedge, v0x560a86d4aa60_0;
S_0x560a86d94e50 .scope module, "uhh" "PC" 2 77, 3 83 0, S_0x560a86d6e330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "r_enable"
    .port_info 2 /INPUT 64 "data_in"
    .port_info 3 /OUTPUT 64 "data_out"
v0x560a86d950b0_0 .net "clock", 0 0, v0x560a86d99400_0;  alias, 1 drivers
v0x560a86d95150_0 .net "data_in", 63 0, v0x560a86d98cf0_0;  1 drivers
v0x560a86d95210_0 .var "data_out", 63 0;
v0x560a86d952d0_0 .net "r_enable", 0 0, v0x560a86d99e50_0;  1 drivers
S_0x560a86d95440 .scope module, "utH" "memoriaIns" 2 68, 3 45 0, S_0x560a86d6e330;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "ads"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 64 "din"
    .port_info 4 /OUTPUT 64 "dout"
v0x560a86d956c0_0 .net "ads", 63 0, v0x560a86d95210_0;  alias, 1 drivers
v0x560a86d957b0_0 .net "clk", 0 0, v0x560a86d99400_0;  alias, 1 drivers
v0x560a86d958a0_0 .net/s "din", 63 0, v0x560a86d99530_0;  1 drivers
v0x560a86d95940_0 .var/s "dout", 63 0;
v0x560a86d95a30 .array/s "registradores", 0 31, 63 0;
v0x560a86d95b20_0 .net "we", 0 0, v0x560a86d99cb0_0;  1 drivers
S_0x560a86d95c80 .scope module, "utt" "registrador" 2 33, 3 118 0, S_0x560a86d6e330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 64 "din"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 64 "Rw"
    .port_info 4 /INPUT 64 "Ra"
    .port_info 5 /INPUT 64 "Rb"
    .port_info 6 /OUTPUT 64 "doutA"
    .port_info 7 /OUTPUT 64 "doutB"
v0x560a86d95f70_0 .net "Ra", 63 0, v0x560a86d98fb0_0;  1 drivers
v0x560a86d96070_0 .net "Rb", 63 0, v0x560a86d99070_0;  1 drivers
v0x560a86d96150_0 .net "Rw", 63 0, v0x560a86d99160_0;  1 drivers
v0x560a86d96210_0 .net "clk", 0 0, v0x560a86d99400_0;  alias, 1 drivers
v0x560a86d962b0_0 .net/s "din", 63 0, L_0x560a86daa9f0;  alias, 1 drivers
v0x560a86d963e0_0 .var/s "doutA", 63 0;
v0x560a86d964c0_0 .var/s "doutB", 63 0;
v0x560a86d965a0 .array/s "registradores", 0 31, 63 0;
v0x560a86d96660_0 .net "we", 0 0, v0x560a86d99f20_0;  1 drivers
S_0x560a86d96820 .scope module, "utu" "memoria" 2 45, 3 12 0, S_0x560a86d6e330;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "ads"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 64 "din"
    .port_info 4 /OUTPUT 64 "dout"
v0x560a86d96a70_0 .net "ads", 63 0, L_0x560a86d9a3a0;  alias, 1 drivers
v0x560a86d96b70_0 .net "clk", 0 0, v0x560a86d99400_0;  alias, 1 drivers
v0x560a86d96c30_0 .net/s "din", 63 0, v0x560a86d964c0_0;  alias, 1 drivers
v0x560a86d96d00_0 .var/s "dout", 63 0;
v0x560a86d96da0 .array/s "registradores", 0 31, 63 0;
v0x560a86d96e60_0 .net "we", 0 0, v0x560a86d99d80_0;  1 drivers
S_0x560a86d96fc0 .scope module, "utv" "Mux1" 2 54, 3 168 0, S_0x560a86d6e330;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "C"
    .port_info 1 /INPUT 64 "Rb"
    .port_info 2 /INPUT 1 "sinalMux"
    .port_info 3 /OUTPUT 64 "S1"
L_0x7f9b85e1b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560a86d9a200 .functor XNOR 1, v0x560a86d99a30_0, L_0x7f9b85e1b060, C4<0>, C4<0>;
v0x560a86d97200_0 .net/s "C", 31 0, v0x560a86d71780_0;  alias, 1 drivers
v0x560a86d97310_0 .net/s "Rb", 63 0, v0x560a86d964c0_0;  alias, 1 drivers
v0x560a86d97400_0 .net/s "S1", 63 0, L_0x560a86daa760;  alias, 1 drivers
v0x560a86d974c0_0 .net/2u *"_s0", 0 0, L_0x7f9b85e1b060;  1 drivers
v0x560a86d975a0_0 .net *"_s2", 0 0, L_0x560a86d9a200;  1 drivers
v0x560a86d976b0_0 .net *"_s5", 11 0, L_0x560a86d9a570;  1 drivers
v0x560a86d97790_0 .net *"_s6", 63 0, L_0x560a86d9a610;  1 drivers
L_0x7f9b85e1b0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560a86d97870_0 .net *"_s9", 51 0, L_0x7f9b85e1b0a8;  1 drivers
v0x560a86d97950_0 .net "sinalMux", 0 0, v0x560a86d99a30_0;  1 drivers
L_0x560a86d9a570 .part v0x560a86d71780_0, 20, 12;
L_0x560a86d9a610 .concat [ 12 52 0 0], L_0x560a86d9a570, L_0x7f9b85e1b0a8;
L_0x560a86daa760 .functor MUXZ 64, v0x560a86d964c0_0, L_0x560a86d9a610, L_0x560a86d9a200, C4<>;
S_0x560a86d97b20 .scope module, "uut" "adder" 2 26, 3 1 0, S_0x560a86d6e330;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "a"
    .port_info 1 /INPUT 64 "b"
    .port_info 2 /INPUT 1 "sinal"
    .port_info 3 /OUTPUT 64 "soma"
L_0x7f9b85e1b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560a86d9a020 .functor XNOR 1, v0x560a86d99b70_0, L_0x7f9b85e1b018, C4<0>, C4<0>;
v0x560a86d97d10_0 .net/2u *"_s0", 0 0, L_0x7f9b85e1b018;  1 drivers
v0x560a86d97e10_0 .net *"_s2", 0 0, L_0x560a86d9a020;  1 drivers
v0x560a86d97ed0_0 .net/s *"_s4", 63 0, L_0x560a86d9a160;  1 drivers
v0x560a86d97fc0_0 .net/s *"_s6", 63 0, L_0x560a86d9a270;  1 drivers
v0x560a86d980a0_0 .net/s "a", 63 0, v0x560a86d963e0_0;  alias, 1 drivers
v0x560a86d981b0_0 .net/s "b", 63 0, L_0x560a86daa760;  alias, 1 drivers
v0x560a86d98280_0 .net "sinal", 0 0, v0x560a86d99b70_0;  1 drivers
v0x560a86d98320_0 .net/s "soma", 63 0, L_0x560a86d9a3a0;  alias, 1 drivers
L_0x560a86d9a160 .arith/sum 64, v0x560a86d963e0_0, L_0x560a86daa760;
L_0x560a86d9a270 .arith/sub 64, v0x560a86d963e0_0, L_0x560a86daa760;
L_0x560a86d9a3a0 .functor MUXZ 64, L_0x560a86d9a270, L_0x560a86d9a160, L_0x560a86d9a020, C4<>;
S_0x560a86d984a0 .scope module, "uvv" "Mux2" 2 61, 3 181 0, S_0x560a86d6e330;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "dout"
    .port_info 1 /INPUT 64 "soma"
    .port_info 2 /INPUT 1 "sinalMux"
    .port_info 3 /OUTPUT 64 "S2"
L_0x7f9b85e1b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x560a86daa8e0 .functor XNOR 1, v0x560a86d99ad0_0, L_0x7f9b85e1b0f0, C4<0>, C4<0>;
v0x560a86d986e0_0 .net/s "S2", 63 0, L_0x560a86daa9f0;  alias, 1 drivers
v0x560a86d987f0_0 .net/2u *"_s0", 0 0, L_0x7f9b85e1b0f0;  1 drivers
v0x560a86d988b0_0 .net *"_s2", 0 0, L_0x560a86daa8e0;  1 drivers
v0x560a86d98980_0 .net/s "dout", 63 0, v0x560a86d96d00_0;  alias, 1 drivers
v0x560a86d98a70_0 .net "sinalMux", 0 0, v0x560a86d99ad0_0;  1 drivers
v0x560a86d98b60_0 .net/s "soma", 63 0, L_0x560a86d9a3a0;  alias, 1 drivers
L_0x560a86daa9f0 .functor MUXZ 64, L_0x560a86d9a3a0, v0x560a86d96d00_0, L_0x560a86daa8e0, C4<>;
    .scope S_0x560a86d95c80;
T_0 ;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d965a0, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d965a0, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d965a0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d965a0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d965a0, 4, 0;
    %pushi/vec4 36, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d965a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x560a86d95c80;
T_1 ;
    %wait E_0x560a86d68160;
    %vpi_call 3 143 "$display", "Registrador do banco onde ocorre o primeiro LOAD:", &A<v0x560a86d965a0, 1> {0 0 0};
    %vpi_call 3 145 "$display", "Registrador do banco onde ocorre o primeiro ADD :", &A<v0x560a86d965a0, 3> {0 0 0};
    %vpi_call 3 146 "$display", "Registrador do banco onde ocorre o primeiro SUB :", &A<v0x560a86d965a0, 4> {0 0 0};
    %vpi_call 3 147 "$display", "Registrador do banco onde ocorre o ADDI :", &A<v0x560a86d965a0, 2> {0 0 0};
    %vpi_call 3 148 "$display", "Registrador do banco onde ocorre o SUBI :", &A<v0x560a86d965a0, 7> {0 0 0};
    %load/vec4 v0x560a86d96660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x560a86d962b0_0;
    %ix/getv 3, v0x560a86d96150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a86d965a0, 0, 4;
T_1.0 ;
    %ix/getv 4, v0x560a86d95f70_0;
    %load/vec4a v0x560a86d965a0, 4;
    %assign/vec4 v0x560a86d963e0_0, 0;
    %ix/getv 4, v0x560a86d96070_0;
    %load/vec4a v0x560a86d965a0, 4;
    %assign/vec4 v0x560a86d964c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560a86d96820;
T_2 ;
    %pushi/vec4 45, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d96da0, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d96da0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x560a86d96820;
T_3 ;
    %wait E_0x560a86d68160;
    %vpi_call 3 30 "$display", "Registrador da memoria que recebe STORE         :", &A<v0x560a86d96da0, 3> {0 0 0};
    %load/vec4 v0x560a86d96e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x560a86d96c30_0;
    %ix/getv 3, v0x560a86d96a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a86d96da0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %ix/getv 4, v0x560a86d96a70_0;
    %load/vec4a v0x560a86d96da0, 4;
    %assign/vec4 v0x560a86d96d00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560a86d95440;
T_4 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d95a30, 4, 0;
    %pushi/vec4 1048609, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d95a30, 4, 0;
    %pushi/vec4 33, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d95a30, 4, 0;
    %pushi/vec4 33, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d95a30, 4, 0;
    %pushi/vec4 1048609, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d95a30, 4, 0;
    %pushi/vec4 2097185, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560a86d95a30, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x560a86d95440;
T_5 ;
    %wait E_0x560a86d68160;
    %load/vec4 v0x560a86d95b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x560a86d958a0_0;
    %ix/getv 3, v0x560a86d956c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560a86d95a30, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %ix/getv 4, v0x560a86d956c0_0;
    %load/vec4a v0x560a86d95a30, 4;
    %assign/vec4 v0x560a86d95940_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560a86d94e50;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x560a86d94e50;
T_7 ;
    %wait E_0x560a86d68160;
    %load/vec4 v0x560a86d952d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560a86d95150_0;
    %assign/vec4 v0x560a86d95210_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x560a86d6e4b0;
T_8 ;
    %wait E_0x560a86d68160;
    %load/vec4 v0x560a86d94d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x560a86d71180_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x560a86d71780_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560a86d6e330;
T_9 ;
    %vpi_call 2 93 "$dumpfile", "testbench.vcd" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x560a86d6e330;
T_10 ;
    %vpi_call 2 94 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560a86d6e330 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x560a86d6e330;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99c10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99b70_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x560a86d99160_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560a86d98fb0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x560a86d98cf0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99ad0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99f20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x560a86d98fb0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x560a86d99070_0, 0, 64;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x560a86d99160_0, 0, 64;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x560a86d98cf0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99ad0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99f20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99f20_0, 0, 1;
    %pushi/vec4 4, 0, 64;
    %store/vec4 v0x560a86d98cf0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x560a86d98fb0_0, 0, 64;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x560a86d99070_0, 0, 64;
    %pushi/vec4 4, 0, 64;
    %store/vec4 v0x560a86d99160_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99b70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99f20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x560a86d98fb0_0, 0, 64;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x560a86d99070_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99ad0_0, 0, 1;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x560a86d98cf0_0, 0, 64;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99d80_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99d80_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99b70_0, 0, 1;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x560a86d99160_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560a86d98fb0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x560a86d98cf0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99ad0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99f20_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99b70_0, 0, 1;
    %pushi/vec4 7, 0, 64;
    %store/vec4 v0x560a86d99160_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560a86d98fb0_0, 0, 64;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x560a86d98cf0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a86d99a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99b70_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560a86d99f20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 209 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x560a86d6e330;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0x560a86d99400_0;
    %inv;
    %store/vec4 v0x560a86d99400_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Dataflow.v";
