

================================================================
== Vitis HLS Report for 'FC_CIF_0_2_Pipeline_L2_L3'
================================================================
* Date:           Mon Oct 28 10:35:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FC_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.780 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3   |        ?|        ?|         9|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|    642|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|    368|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|    1082|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    1082|   1210|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_32_1_1_U83  |mul_16s_16s_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U84  |mul_16s_16s_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U85  |mul_16s_16s_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U86  |mul_16s_16s_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U87  |mul_16s_16s_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U88  |mul_16s_16s_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U89  |mul_16s_16s_32_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_32_1_1_U90  |mul_16s_16s_32_1_1  |        0|   1|  0|   6|    0|
    |mux_4_2_16_1_1_U67      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U68      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U69      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U70      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U71      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U72      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U73      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U74      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U75      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U76      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U77      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U78      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U79      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U80      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U81      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    |mux_4_2_16_1_1_U82      |mux_4_2_16_1_1      |        0|   0|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   8|  0| 368|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_16s_32s_32_4_1_U91  |mac_muladd_16s_16s_32s_32_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_1_U92  |mac_muladd_16s_16s_32s_32_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_1_U93  |mac_muladd_16s_16s_32s_32_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_1_U94  |mac_muladd_16s_16s_32s_32_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_1_U95  |mac_muladd_16s_16s_32s_32_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_1_U96  |mac_muladd_16s_16s_32s_32_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_1_U97  |mac_muladd_16s_16s_32s_32_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_32_4_1_U98  |mac_muladd_16s_16s_32s_32_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln156_1_fu_505_p2      |         +|   0|  0|  41|          34|           1|
    |add_ln156_fu_517_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln160_fu_571_p2        |         +|   0|  0|  11|           3|           1|
    |add_ln163_12_fu_1253_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln163_13_fu_1270_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln163_14_fu_1285_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln163_15_fu_561_p2     |         +|   0|  0|  14|           6|           6|
    |add_ln163_2_fu_1257_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln163_5_fu_1249_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln163_6_fu_1261_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln163_9_fu_1266_p2     |         +|   0|  0|  32|          32|          32|
    |sum_1_fu_1289_p2           |         +|   0|  0|  32|          32|          32|
    |sub_ln166_1_fu_1337_p2     |         -|   0|  0|  25|           1|          18|
    |sub_ln166_fu_1318_p2       |         -|   0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io        |       and|   0|  0|   2|           1|           1|
    |icmp_ln156_fu_500_p2       |      icmp|   0|  0|  41|          34|          34|
    |icmp_ln160_1_fu_577_p2     |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln160_fu_523_p2       |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln168_fu_583_p2       |      icmp|   0|  0|  39|          32|          32|
    |or_ln168_1_fu_588_p2       |        or|   0|  0|   2|           1|           1|
    |output_data_fu_1346_p3     |    select|   0|  0|  18|           1|          18|
    |select_ln156_1_fu_1278_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln156_2_fu_537_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln156_fu_529_p3     |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |valOut_last_fu_593_p2      |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 642|         415|         449|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ib_fu_236                |   9|          2|   32|         64|
    |ic_fu_232                |   9|          2|    3|          6|
    |indvar_flatten6_fu_240   |   9|          2|   34|         68|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    |sum_fu_228               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  105|        210|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_1656   |  16|   0|   16|          0|
    |FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52_reg_1676   |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load_reg_1716      |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_1616      |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load_reg_1636      |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load_reg_1736      |  16|   0|   16|          0|
    |FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load_reg_1696         |  16|   0|   16|          0|
    |add_ln163_12_reg_1816                                                |  32|   0|   32|          0|
    |add_ln163_13_reg_1826                                                |  32|   0|   32|          0|
    |add_ln163_15_reg_1485                                                |   6|   0|    6|          0|
    |add_ln163_5_reg_1811                                                 |  32|   0|   32|          0|
    |add_ln163_6_reg_1821                                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                                            |   1|   0|    1|          0|
    |ap_done_reg                                                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                                              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                                     |   1|   0|    1|          0|
    |ib_fu_236                                                            |  32|   0|   32|          0|
    |ic_fu_232                                                            |   3|   0|    3|          0|
    |icmp_ln160_1_reg_1510                                                |   1|   0|    1|          0|
    |icmp_ln160_reg_1480                                                  |   1|   0|    1|          0|
    |indvar_flatten6_fu_240                                               |  34|   0|   34|          0|
    |mul_ln163_15_reg_1806                                                |  32|   0|   32|          0|
    |mul_ln163_1_reg_1771                                                 |  32|   0|   32|          0|
    |mul_ln163_2_reg_1776                                                 |  32|   0|   32|          0|
    |mul_ln163_3_reg_1791                                                 |  32|   0|   32|          0|
    |mul_ln163_6_reg_1796                                                 |  32|   0|   32|          0|
    |mul_ln163_7_reg_1781                                                 |  32|   0|   32|          0|
    |mul_ln163_8_reg_1786                                                 |  32|   0|   32|          0|
    |mul_ln163_9_reg_1801                                                 |  32|   0|   32|          0|
    |p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_1756  |  16|   0|   16|          0|
    |sum_1_reg_1831                                                       |  32|   0|   32|          0|
    |sum_fu_228                                                           |  32|   0|   32|          0|
    |tmp_11_reg_1751                                                      |  16|   0|   16|          0|
    |tmp_13_reg_1651                                                      |  16|   0|   16|          0|
    |tmp_15_reg_1671                                                      |  16|   0|   16|          0|
    |tmp_19_reg_1841                                                      |  17|   0|   17|          0|
    |tmp_2_reg_1691                                                       |  16|   0|   16|          0|
    |tmp_4_reg_1711                                                       |  16|   0|   16|          0|
    |tmp_6_reg_1611                                                       |  16|   0|   16|          0|
    |tmp_8_reg_1631                                                       |  16|   0|   16|          0|
    |tmp_reg_1836                                                         |   1|   0|    1|          0|
    |tmp_s_reg_1731                                                       |  16|   0|   16|          0|
    |trunc_ln163_1_reg_1490                                               |   2|   0|    2|          0|
    |valOut_last_reg_1514                                                 |   1|   0|    1|          0|
    |zext_ln163_1_reg_1519                                                |   6|   0|   64|         58|
    |icmp_ln160_1_reg_1510                                                |  64|  32|    1|          0|
    |icmp_ln160_reg_1480                                                  |  64|  32|    1|          0|
    |trunc_ln163_1_reg_1490                                               |  64|  32|    2|          0|
    |valOut_last_reg_1514                                                 |  64|  32|    1|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |1082| 128|  889|         58|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|                            RTL Ports                           | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                                                          |   in|    1|  ap_ctrl_hs|                                     FC_CIF_0_2_Pipeline_L2_L3|  return value|
|ap_rst                                                          |   in|    1|  ap_ctrl_hs|                                     FC_CIF_0_2_Pipeline_L2_L3|  return value|
|ap_start                                                        |   in|    1|  ap_ctrl_hs|                                     FC_CIF_0_2_Pipeline_L2_L3|  return value|
|ap_done                                                         |  out|    1|  ap_ctrl_hs|                                     FC_CIF_0_2_Pipeline_L2_L3|  return value|
|ap_idle                                                         |  out|    1|  ap_ctrl_hs|                                     FC_CIF_0_2_Pipeline_L2_L3|  return value|
|ap_ready                                                        |  out|    1|  ap_ctrl_hs|                                     FC_CIF_0_2_Pipeline_L2_L3|  return value|
|out_stream_TREADY                                               |   in|    1|        axis|                                                    out_stream|       pointer|
|out_stream_TDATA                                                |  out|   64|        axis|                                                    out_stream|       pointer|
|out_stream_TVALID                                               |  out|    1|        axis|                                                    out_stream|       pointer|
|bound4                                                          |   in|   34|     ap_none|                                                        bound4|        scalar|
|sub151                                                          |   in|   32|     ap_none|                                                        sub151|        scalar|
|or_ln168                                                        |   in|    1|     ap_none|                                                      or_ln168|        scalar|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0              |   in|   16|     ap_none|            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1              |   in|   16|     ap_none|            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2              |   in|   16|     ap_none|            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3              |   in|   16|     ap_none|            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3            |   in|   16|     ap_none|          FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3|       pointer|
|FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s    |   in|   16|     ap_none|  FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s|       pointer|
|FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s    |   in|   16|     ap_none|  FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s|       pointer|
|FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s    |   in|   16|     ap_none|  FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s|       pointer|
|FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s    |   in|   16|     ap_none|  FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3|       pointer|
|FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2        |   in|   16|     ap_none|      FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2|       pointer|
|FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1        |   in|   16|     ap_none|      FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1|       pointer|
|FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0        |   in|   16|     ap_none|      FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0|       pointer|
|FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A          |   in|   16|     ap_none|        FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2|       pointer|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3       |   in|   16|     ap_none|     p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3|       pointer|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0         |  out|    6|   ap_memory|                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0              |  out|    1|   ap_memory|                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0               |   in|   16|   ap_memory|                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0      |  out|    6|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0           |  out|    1|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0            |   in|   16|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0      |  out|    6|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0           |  out|    1|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0            |   in|   16|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0      |  out|    6|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0           |  out|    1|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0            |   in|   16|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0      |  out|    6|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0           |  out|    1|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0            |   in|   16|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0      |  out|    6|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0           |  out|    1|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0            |   in|   16|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0      |  out|    6|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0           |  out|    1|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0            |   in|   16|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0      |  out|    6|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0           |  out|    1|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0            |   in|   16|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0      |  out|    6|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0           |  out|    1|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0            |   in|   16|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0      |  out|    6|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0           |  out|    1|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18|         array|
|FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0            |   in|   16|   ap_memory|             FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0  |  out|    6|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0       |  out|    1|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0        |   in|   16|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0  |  out|    6|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0       |  out|    1|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0        |   in|   16|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0  |  out|    6|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0       |  out|    1|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0        |   in|   16|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0  |  out|    6|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0       |  out|    1|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0        |   in|   16|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0  |  out|    6|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0       |  out|    1|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0        |   in|   16|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0  |  out|    6|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0       |  out|    1|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15|         array|
|p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0        |   in|   16|   ap_memory|         p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15|         array|
+----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

