============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Timmy
   Run Date =   Sat Jul 27 16:35:13 2024

   Run on =     DESKTOP-A28VB3Q
============================================================
RUN-1002 : start command "open_project responder.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../responder.v
HDL-1007 : analyze verilog file ../../Sel_module.v
HDL-1007 : analyze verilog file ../../Timer_module.v
HDL-1007 : analyze verilog file ../../Buzzer_module.v
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../key_filter.v
HDL-1007 : analyze verilog file ../../../../1 run_led/run_led/led8_module.v
HDL-1007 : analyze verilog file ../../countdown_module.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/responder_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
SYN-5055 WARNING: The kept net U5/cnt[19] will be merged to another kept net U5/cnt_b[19]
SYN-5055 WARNING: The kept net U5/cnt[18] will be merged to another kept net U5/cnt_b[18]
SYN-5055 WARNING: The kept net U5/cnt[17] will be merged to another kept net U5/cnt_b[17]
SYN-5055 WARNING: The kept net U5/cnt[16] will be merged to another kept net U5/cnt_b[16]
SYN-5055 WARNING: The kept net U5/cnt[15] will be merged to another kept net U5/cnt_b1[15]
SYN-5055 WARNING: The kept net U5/cnt[14] will be merged to another kept net U5/cnt_b[14]
SYN-5055 WARNING: The kept net U5/cnt[13] will be merged to another kept net U5/cnt_b1[13]
SYN-5055 WARNING: The kept net U5/cnt[12] will be merged to another kept net U5/cnt_b1[12]
SYN-5055 WARNING: The kept net U5/cnt[11] will be merged to another kept net U5/cnt_b1[11]
SYN-5055 WARNING: The kept net U5/cnt[10] will be merged to another kept net U5/cnt_b1[10]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "Set_Time_dup_1" drives clk pins.
SYN-4024 : Net "U2/CLK1" drives clk pins.
SYN-4024 : Net "U4/W_DigitronCS_Out_n" drives clk pins.
SYN-4024 : Net "U5/cnt_b_n" drives clk pins.
SYN-4024 : Net "U7/temp_time_n" drives clk pins.
SYN-4024 : Net "U4/SingleNum_b_n4" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net Set_Time_dup_1 as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/SingleNum_b_n4 as clock net
SYN-4025 : Tag rtl::Net U4/W_DigitronCS_Out_n as clock net
SYN-4025 : Tag rtl::Net U5/cnt_b_n as clock net
SYN-4025 : Tag rtl::Net U7/temp_time_n as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 11 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/W_DigitronCS_Out_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/cnt_b_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U7/temp_time_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/SingleNum_b_n4 to drive 4 clock pins.
PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 466 instances
RUN-0007 : 198 luts, 171 seqs, 30 mslices, 26 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 612 nets
RUN-1001 : 374 nets have 2 pins
RUN-1001 : 184 nets have [3 - 5] pins
RUN-1001 : 42 nets have [6 - 10] pins
RUN-1001 : 5 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     42      
RUN-1001 :   No   |  No   |  Yes  |     73      
RUN-1001 :   No   |  Yes  |  No   |     23      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     33      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |   3   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 12
PHY-3001 : Initial placement ...
PHY-3001 : design contains 464 instances, 198 luts, 171 seqs, 56 slices, 8 macros(56 instances: 30 mslices 26 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 154618
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 464.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 94434.6, overlap = 0
PHY-3002 : Step(2): len = 60880, overlap = 0
PHY-3002 : Step(3): len = 45156.8, overlap = 0
PHY-3002 : Step(4): len = 32245.8, overlap = 0
PHY-3002 : Step(5): len = 26367.4, overlap = 0
PHY-3002 : Step(6): len = 24367.6, overlap = 0
PHY-3002 : Step(7): len = 23405.8, overlap = 0
PHY-3002 : Step(8): len = 20869, overlap = 0
PHY-3002 : Step(9): len = 19044.8, overlap = 0
PHY-3002 : Step(10): len = 19174.6, overlap = 0
PHY-3002 : Step(11): len = 17324, overlap = 0
PHY-3002 : Step(12): len = 16346.7, overlap = 0
PHY-3002 : Step(13): len = 16436.5, overlap = 0
PHY-3002 : Step(14): len = 15812, overlap = 0
PHY-3002 : Step(15): len = 15957.6, overlap = 0
PHY-3002 : Step(16): len = 15346.8, overlap = 0
PHY-3002 : Step(17): len = 15855.3, overlap = 0
PHY-3002 : Step(18): len = 15469.7, overlap = 0
PHY-3002 : Step(19): len = 14636.6, overlap = 0
PHY-3002 : Step(20): len = 14739.1, overlap = 0
PHY-3002 : Step(21): len = 13562.4, overlap = 0
PHY-3002 : Step(22): len = 13870.8, overlap = 0
PHY-3002 : Step(23): len = 13971.1, overlap = 0
PHY-3002 : Step(24): len = 12998.6, overlap = 0
PHY-3002 : Step(25): len = 11951.7, overlap = 0
PHY-3002 : Step(26): len = 12320.2, overlap = 0
PHY-3002 : Step(27): len = 11898.2, overlap = 0
PHY-3002 : Step(28): len = 11944.8, overlap = 0
PHY-3002 : Step(29): len = 11658.7, overlap = 0
PHY-3002 : Step(30): len = 11570.1, overlap = 0
PHY-3002 : Step(31): len = 11619.3, overlap = 0
PHY-3002 : Step(32): len = 10894.2, overlap = 0
PHY-3002 : Step(33): len = 11344.4, overlap = 0
PHY-3002 : Step(34): len = 11264.8, overlap = 0
PHY-3002 : Step(35): len = 10294.1, overlap = 0
PHY-3002 : Step(36): len = 9563.7, overlap = 0
PHY-3002 : Step(37): len = 9802.1, overlap = 0
PHY-3002 : Step(38): len = 9845.3, overlap = 0
PHY-3002 : Step(39): len = 9468.1, overlap = 0
PHY-3002 : Step(40): len = 9596.2, overlap = 0
PHY-3002 : Step(41): len = 9315.8, overlap = 0
PHY-3002 : Step(42): len = 9408.6, overlap = 0
PHY-3002 : Step(43): len = 8699.6, overlap = 0
PHY-3002 : Step(44): len = 8831.7, overlap = 0
PHY-3002 : Step(45): len = 8786.4, overlap = 0
PHY-3002 : Step(46): len = 9099, overlap = 0
PHY-3002 : Step(47): len = 9077.4, overlap = 0
PHY-3002 : Step(48): len = 9052.8, overlap = 0
PHY-3002 : Step(49): len = 8872.6, overlap = 0
PHY-3002 : Step(50): len = 8959.2, overlap = 0
PHY-3002 : Step(51): len = 8279.6, overlap = 0
PHY-3002 : Step(52): len = 8279.6, overlap = 0
PHY-3002 : Step(53): len = 7727.3, overlap = 0
PHY-3002 : Step(54): len = 7875, overlap = 0
PHY-3002 : Step(55): len = 7875, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003683s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(56): len = 7596.3, overlap = 0
PHY-3002 : Step(57): len = 7702.2, overlap = 0
PHY-3002 : Step(58): len = 7851.7, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00103566
PHY-3002 : Step(59): len = 7505, overlap = 9.40625
PHY-3002 : Step(60): len = 7505, overlap = 9.40625
PHY-3002 : Step(61): len = 7486.5, overlap = 8.90625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00207131
PHY-3002 : Step(62): len = 7456.2, overlap = 8.28125
PHY-3002 : Step(63): len = 7456.2, overlap = 8.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00414262
PHY-3002 : Step(64): len = 7725.2, overlap = 8.15625
PHY-3002 : Step(65): len = 7777.7, overlap = 8.34375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 25.78 peak overflow 2.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/612.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8928, over cnt = 32(0%), over = 117, worst = 8
PHY-1001 : End global iterations;  0.026428s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 15.26, top5 = 5.72, top10 = 3.14, top15 = 2.10.
PHY-1001 : End incremental global routing;  0.083509s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2063, tnet num: 610, tinst num: 464, tnode num: 2622, tedge num: 3321.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_12.b to U5/cnt_b[18]_syn_12.o.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_12.a to U5/cnt_b[18]_syn_12.o.
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.f[1].
TMR-2509 : Cut connection from U5/add0_syn_193.a[0] to U5/add0_syn_193.f[1].
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.fco.
TMR-2509 : Cut connection from U5/add0_syn_193.a[0] to U5/add0_syn_193.fco.
TMR-2509 : Cut connection from U5/add0_syn_195.a[0] to U5/add0_syn_195.f[0].
TMR-2509 : Cut connection from U5/cnt_b[19]_syn_1.a to U5/cnt_b[19]_syn_1.o.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_1.c to U5/cnt_b[18]_syn_1.o.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_1.d to U5/cnt_b[18]_syn_1.o.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_3.c to U5/cnt_b[18]_syn_3.o.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_3.b to U5/cnt_b[18]_syn_3.o.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_3.d to U5/cnt_b[18]_syn_3.o.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_3.e to U5/cnt_b[18]_syn_3.o.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_11.b to U5/cnt_b[18]_syn_11.o.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_11.c to U5/cnt_b[18]_syn_11.o.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_11.d to U5/cnt_b[18]_syn_11.o.
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_1.b to U5/cnt_b[17]_syn_1.o.
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.f[0].
TMR-2509 : Cut connection from U5/cnt_b[9]_syn_1.b to U5/cnt_b[9]_syn_1.o.
TMR-2509 : Cut connection from U5/add0_syn_181.fci to U5/add0_syn_181.f[0].
TMR-2509 : Cut connection from U5/add0_syn_181.fci to U5/add0_syn_181.f[1].
TMR-2509 : Cut connection from U5/add0_syn_181.a[1] to U5/add0_syn_181.f[1].
TMR-2509 : Cut connection from U5/add0_syn_181.fci to U5/add0_syn_181.fco.
TMR-2509 : Cut connection from U5/add0_syn_184.a[0] to U5/add0_syn_184.f[0].
TMR-2509 : Cut connection from U5/add0_syn_184.a[1] to U5/add0_syn_184.f[1].
TMR-2509 : Cut connection from U5/add0_syn_187.a[0] to U5/add0_syn_187.f[0].
TMR-2509 : Cut connection from U5/add0_syn_187.a[1] to U5/add0_syn_187.f[1].
TMR-2509 : Cut connection from U5/add0_syn_190.a[0] to U5/add0_syn_190.f[0].
TMR-2509 : Cut connection from U5/add0_syn_190.a[1] to U5/add0_syn_190.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_9.d to U5/cnt_b[18]_syn_9.o.
TMR-2509 : Cut connection from U5/cnt_b[0]_syn_1.b to U5/cnt_b[0]_syn_1.o.
TMR-2509 : Cut connection from U5/add0_syn_169.a[0] to U5/add0_syn_169.f[0].
TMR-2509 : Cut connection from U5/add0_syn_169.a[1] to U5/add0_syn_169.f[1].
TMR-2509 : Cut connection from U5/add0_syn_172.a[0] to U5/add0_syn_172.f[0].
TMR-2509 : Cut connection from U5/add0_syn_172.a[1] to U5/add0_syn_172.f[1].
TMR-2509 : Cut connection from U5/add0_syn_175.a[0] to U5/add0_syn_175.f[0].
TMR-2509 : Cut connection from U5/add0_syn_175.a[1] to U5/add0_syn_175.f[1].
TMR-2509 : Cut connection from U5/add0_syn_178.a[0] to U5/add0_syn_178.f[0].
TMR-2509 : Cut connection from U5/add0_syn_178.a[1] to U5/add0_syn_178.f[1].
TMR-2507 : Eliminate loop in the timing graph, delete 40 tedges.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.248094s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (81.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.338313s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (64.7%)

OPT-1001 : Current memory(MB): used = 139, reserve = 109, peak = 139.
OPT-1001 : End physical optimization;  0.346915s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (67.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 198 LUT to BLE ...
SYN-4008 : Packed 198 LUT and 90 SEQ to BLE.
SYN-4003 : Packing 81 remaining SEQ's ...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 57 single LUT's are left
SYN-4006 : 22 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 220/357 primitive instances ...
PHY-3001 : End packing;  0.016938s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model responder.
RUN-1001 : There are total 226 instances
RUN-1001 : 92 mslices, 93 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 298 nets have 2 pins
RUN-1001 : 181 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 224 instances, 185 slices, 8 macros(56 instances: 30 mslices 26 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 8211.6, Over = 13.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000110358
PHY-3002 : Step(66): len = 7901.1, overlap = 13.25
PHY-3002 : Step(67): len = 7929.9, overlap = 13.5
PHY-3002 : Step(68): len = 7913.4, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000220717
PHY-3002 : Step(69): len = 7766.5, overlap = 13.5
PHY-3002 : Step(70): len = 7825.9, overlap = 13.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000441433
PHY-3002 : Step(71): len = 7826.7, overlap = 13
PHY-3002 : Step(72): len = 7825.8, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051004s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (30.6%)

PHY-3001 : Trial Legalized: Len = 13426.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(73): len = 10369.8, overlap = 3.25
PHY-3002 : Step(74): len = 8843.3, overlap = 5.75
PHY-3002 : Step(75): len = 8285.4, overlap = 6.75
PHY-3002 : Step(76): len = 8219.2, overlap = 7.75
PHY-3002 : Step(77): len = 8249.4, overlap = 7
PHY-3002 : Step(78): len = 7931.2, overlap = 7.25
PHY-3002 : Step(79): len = 7936.9, overlap = 7.75
PHY-3002 : Step(80): len = 7921.4, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011094
PHY-3002 : Step(81): len = 7781.3, overlap = 6.75
PHY-3002 : Step(82): len = 7781.3, overlap = 7.25
PHY-3002 : Step(83): len = 7781.3, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000221881
PHY-3002 : Step(84): len = 7712.7, overlap = 7.25
PHY-3002 : Step(85): len = 7712.7, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10484.6, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.003649s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 10502.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 23/533.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11600, over cnt = 34(0%), over = 52, worst = 3
PHY-1002 : len = 11896, over cnt = 20(0%), over = 23, worst = 3
PHY-1002 : len = 12096, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 12192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055463s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.2%)

PHY-1001 : Congestion index: top1 = 17.41, top5 = 7.85, top10 = 4.33, top15 = 2.89.
PHY-1001 : End incremental global routing;  0.106701s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (43.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1814, tnet num: 531, tinst num: 224, tnode num: 2245, tedge num: 3091.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_36.c[1] to U5/cnt_b[18]_syn_36.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_36.d[1] to U5/cnt_b[18]_syn_36.f[1].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.a[0] to U5/cnt_b[17]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.c[0] to U5/cnt_b[17]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.d[0] to U5/cnt_b[17]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.c[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.b[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.d[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.e[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.b[0] to U5/cnt_b[18]_syn_34.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.c[0] to U5/cnt_b[18]_syn_34.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.d[0] to U5/cnt_b[18]_syn_34.f[0].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.c[1] to U5/cnt_b[17]_syn_9.f[1].
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.f[0].
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.f[1].
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.fco.
TMR-2509 : Cut connection from U5/add0_syn_195.a[0] to U5/add0_syn_195.f[0].
TMR-2509 : Cut connection from U5/cnt_b[6]_syn_9.c[1] to U5/cnt_b[6]_syn_9.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.a[0] to U5/cnt_b[18]_syn_39.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.c[0] to U5/cnt_b[18]_syn_39.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.d[0] to U5/cnt_b[18]_syn_39.f[0].
TMR-2509 : Cut connection from U5/add0_syn_175.fci to U5/add0_syn_175.f[1].
TMR-2509 : Cut connection from U5/add0_syn_175.a[0] to U5/add0_syn_175.f[1].
TMR-2509 : Cut connection from U5/add0_syn_175.fci to U5/add0_syn_175.fco.
TMR-2509 : Cut connection from U5/add0_syn_175.a[0] to U5/add0_syn_175.fco.
TMR-2509 : Cut connection from U5/add0_syn_178.a[0] to U5/add0_syn_178.f[0].
TMR-2509 : Cut connection from U5/add0_syn_178.a[1] to U5/add0_syn_178.f[1].
TMR-2509 : Cut connection from U5/add0_syn_181.a[0] to U5/add0_syn_181.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.a[1] to U5/cnt_b[18]_syn_34.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.b[1] to U5/cnt_b[18]_syn_34.f[1].
TMR-2509 : Cut connection from U5/add0_syn_181.a[1] to U5/add0_syn_181.f[1].
TMR-2509 : Cut connection from U5/add0_syn_184.a[0] to U5/add0_syn_184.f[0].
TMR-2509 : Cut connection from U5/add0_syn_184.a[1] to U5/add0_syn_184.f[1].
TMR-2509 : Cut connection from U5/add0_syn_187.a[0] to U5/add0_syn_187.f[0].
TMR-2509 : Cut connection from U5/add0_syn_187.a[1] to U5/add0_syn_187.f[1].
TMR-2509 : Cut connection from U5/add0_syn_190.a[0] to U5/add0_syn_190.f[0].
TMR-2509 : Cut connection from U5/add0_syn_190.a[1] to U5/add0_syn_190.f[1].
TMR-2509 : Cut connection from U5/cnt_b[0]_syn_9.c[0] to U5/cnt_b[0]_syn_9.f[0].
TMR-2509 : Cut connection from U5/add0_syn_169.a[0] to U5/add0_syn_169.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.a[1] to U5/cnt_b[18]_syn_39.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.b[1] to U5/cnt_b[18]_syn_39.f[1].
TMR-2509 : Cut connection from U5/add0_syn_169.a[1] to U5/add0_syn_169.f[1].
TMR-2509 : Cut connection from U5/add0_syn_172.a[0] to U5/add0_syn_172.f[0].
TMR-2509 : Cut connection from U5/add0_syn_172.a[1] to U5/add0_syn_172.f[1].
TMR-2509 : Cut connection from U5/add0_syn_175.a[0] to U5/add0_syn_175.f[0].
TMR-2507 : Eliminate loop in the timing graph, delete 45 tedges.
TMR-2508 : Levelizing timing graph completed, there are 47 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.247513s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (63.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.360880s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (60.6%)

OPT-1001 : Current memory(MB): used = 140, reserve = 110, peak = 140.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000445s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 400/533.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.41, top5 = 7.85, top10 = 4.33, top15 = 2.89.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000636s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 16.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.416810s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (60.0%)

RUN-1003 : finish command "place" in  2.290605s wall, 1.250000s user + 0.468750s system = 1.718750s CPU (75.0%)

RUN-1004 : used memory is 136 MB, reserved memory is 107 MB, peak memory is 141 MB
RUN-1002 : start command "export_db responder_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route phy_sim_model on"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |     on     |       off        |   *    
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 226 instances
RUN-1001 : 92 mslices, 93 lslices, 33 pads, 0 brams, 0 dsps
RUN-1001 : There are total 533 nets
RUN-1001 : 298 nets have 2 pins
RUN-1001 : 181 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1814, tnet num: 531, tinst num: 224, tnode num: 2245, tedge num: 3091.
TMR-2509 : Cut connection from U5/add0_syn_169.fci to U5/add0_syn_169.f[1].
TMR-2509 : Cut connection from U5/add0_syn_169.a[1] to U5/add0_syn_169.f[1].
TMR-2509 : Cut connection from U5/add0_syn_169.a[0] to U5/add0_syn_169.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.d[1] to U5/cnt_b[18]_syn_39.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.a[1] to U5/cnt_b[18]_syn_39.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.c[1] to U5/cnt_b[18]_syn_39.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.a[0] to U5/cnt_b[18]_syn_34.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.c[0] to U5/cnt_b[18]_syn_34.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.d[0] to U5/cnt_b[18]_syn_34.f[0].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.c[1] to U5/cnt_b[17]_syn_9.f[1].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.a[0] to U5/cnt_b[17]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.b[0] to U5/cnt_b[17]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.d[0] to U5/cnt_b[17]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.c[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.b[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.d[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.e[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.f[0].
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.f[1].
TMR-2509 : Cut connection from U5/add0_syn_193.a[1] to U5/add0_syn_193.f[1].
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.fco.
TMR-2509 : Cut connection from U5/add0_syn_195.a[0] to U5/add0_syn_195.f[0].
TMR-2509 : Cut connection from U5/cnt_b[6]_syn_9.c[1] to U5/cnt_b[6]_syn_9.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.a[0] to U5/cnt_b[18]_syn_39.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.c[0] to U5/cnt_b[18]_syn_39.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.d[0] to U5/cnt_b[18]_syn_39.f[0].
TMR-2509 : Cut connection from U5/add0_syn_175.fci to U5/add0_syn_175.f[1].
TMR-2509 : Cut connection from U5/add0_syn_175.a[0] to U5/add0_syn_175.f[1].
TMR-2509 : Cut connection from U5/add0_syn_175.fci to U5/add0_syn_175.fco.
TMR-2509 : Cut connection from U5/add0_syn_175.a[0] to U5/add0_syn_175.fco.
TMR-2509 : Cut connection from U5/add0_syn_178.a[0] to U5/add0_syn_178.f[0].
TMR-2509 : Cut connection from U5/add0_syn_178.a[1] to U5/add0_syn_178.f[1].
TMR-2509 : Cut connection from U5/add0_syn_181.a[0] to U5/add0_syn_181.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.a[1] to U5/cnt_b[18]_syn_34.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.b[1] to U5/cnt_b[18]_syn_34.f[1].
TMR-2509 : Cut connection from U5/add0_syn_181.a[1] to U5/add0_syn_181.f[1].
TMR-2509 : Cut connection from U5/add0_syn_184.a[0] to U5/add0_syn_184.f[0].
TMR-2509 : Cut connection from U5/add0_syn_184.a[1] to U5/add0_syn_184.f[1].
TMR-2509 : Cut connection from U5/add0_syn_187.a[0] to U5/add0_syn_187.f[0].
TMR-2509 : Cut connection from U5/add0_syn_187.a[1] to U5/add0_syn_187.f[1].
TMR-2509 : Cut connection from U5/add0_syn_190.a[0] to U5/add0_syn_190.f[0].
TMR-2509 : Cut connection from U5/add0_syn_190.a[1] to U5/add0_syn_190.f[1].
TMR-2509 : Cut connection from U5/cnt_b[0]_syn_9.c[0] to U5/cnt_b[0]_syn_9.f[0].
TMR-2509 : Cut connection from U5/add0_syn_169.a[0] to U5/add0_syn_169.f[0].
TMR-2509 : Cut connection from U5/add0_syn_172.a[0] to U5/add0_syn_172.f[0].
TMR-2509 : Cut connection from U5/add0_syn_172.a[1] to U5/add0_syn_172.f[1].
TMR-2509 : Cut connection from U5/add0_syn_175.a[0] to U5/add0_syn_175.f[0].
TMR-2507 : Eliminate loop in the timing graph, delete 47 tedges.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 92 mslices, 93 lslices, 33 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 252 clock pins, and constraint 431 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 11528, over cnt = 37(0%), over = 54, worst = 3
PHY-1002 : len = 11808, over cnt = 21(0%), over = 25, worst = 3
PHY-1002 : len = 12048, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 12144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061476s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (25.4%)

PHY-1001 : Congestion index: top1 = 17.41, top5 = 7.84, top10 = 4.29, top15 = 2.86.
PHY-1001 : End global routing;  0.111878s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (41.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 159, reserve = 130, peak = 162.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance Key_In[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : net Set_Time_dup_1 will be routed on clock mesh
PHY-1001 : clock net U7/temp_time_n_syn_3 will be merged with clock U7/temp_time_n
PHY-1001 : clock net U2/CLK1_syn_4 will be merged with clock U2/CLK1
PHY-1001 : clock net U4/SingleNum_b_n4_syn_10 will be merged with clock U4/SingleNum_b_n4
PHY-1001 : clock net U4/W_DigitronCS_Out_n_syn_4 will be merged with clock U4/W_DigitronCS_Out_n
PHY-1001 : clock net U5/cnt_b_n_syn_2 will be merged with clock U5/cnt_b_n
PHY-1001 : Current memory(MB): used = 422, reserve = 396, peak = 422.
PHY-1001 : End build detailed router design. 3.874261s wall, 2.781250s user + 0.062500s system = 2.843750s CPU (73.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 14976, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 2.664523s wall, 2.109375s user + 0.015625s system = 2.125000s CPU (79.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 15040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.355831s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (79.0%)

PHY-1001 : Current memory(MB): used = 454, reserve = 429, peak = 454.
PHY-1001 : End phase 1; 3.031363s wall, 2.406250s user + 0.031250s system = 2.437500s CPU (80.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 83% nets.
PHY-1022 : len = 43272, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 454, reserve = 429, peak = 454.
PHY-1001 : End initial routed; 0.393951s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (83.3%)

PHY-1001 : Current memory(MB): used = 454, reserve = 429, peak = 454.
PHY-1001 : End phase 2; 0.394008s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (83.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 43288, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.015372s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 43352, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.016592s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.070243s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.0%)

PHY-1001 : Current memory(MB): used = 464, reserve = 439, peak = 464.
PHY-1001 : End phase 3; 0.233280s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (80.4%)

PHY-1003 : Routed, final wirelength = 43352
PHY-1001 : Current memory(MB): used = 464, reserve = 439, peak = 464.
PHY-1001 : End export database. 0.005430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.757611s wall, 5.828125s user + 0.109375s system = 5.937500s CPU (76.5%)

RUN-1003 : finish command "route" in  8.198591s wall, 5.984375s user + 0.125000s system = 6.109375s CPU (74.5%)

RUN-1004 : used memory is 425 MB, reserved memory is 400 MB, peak memory is 464 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder Device: EG4S20BG256***

IO Statistics
#IO                        33
  #input                    7
  #output                  26
  #inout                    0

Utilization Statistics
#lut                      322   out of  19600    1.64%
#reg                      180   out of  19600    0.92%
#le                       344
  #lut only               164   out of    344   47.67%
  #reg only                22   out of    344    6.40%
  #lut&reg                158   out of    344   45.93%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     4
  #oreg                    14
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       5   out of     16   31.25%

Clock Resource Statistics
Index     ClockNet                 Type               DriverType         Driver                    Fanout
#1        CLK_dup_1                GCLK               io                 CLK_syn_2.di              90
#2        Set_Time_dup_1           GCLK               io                 Set_Time_syn_2.di         12
#3        U2/CLK1                  GCLK               mslice             U2/CLK1_reg_syn_37.q0     9
#4        U4/W_DigitronCS_Out_n    GCLK               lslice             U4/reg2_syn_30.f0         8
#5        U5/cnt_b_n               GCLK               lslice             U5/cnt_b[18]_syn_34.f0    7
#6        U7/temp_time_n           GCLK               lslice             U5/reg1_syn_23.f1         5
#7        U4/SingleNum_b_n4        GCLK               mslice             U4/reg1_syn_60.f1         3


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      Key_In[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      IREG    
      Key_In[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      Set_Time           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
     Buzzer_Out         OUTPUT        H11        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     Key_Row[3]         OUTPUT        E10        LVCMOS33           8            NONE       NONE    
     Key_Row[2]         OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     Key_Row[1]         OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     Key_Row[0]         OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     LED_Out[3]         OUTPUT         C2        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT         C1        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT         E4        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT         D3        LVCMOS33           8            NONE       OREG    
  LED_OverTime_Out      OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Run[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Run[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Run[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Run[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------+
|Instance |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------+
|top      |responder           |344    |266     |56      |198     |0       |0       |
|  U1     |Sel_module          |55     |41      |7       |33      |0       |0       |
|  U2     |Timer_module        |63     |54      |7       |43      |0       |0       |
|  U3     |Buzzer_module       |41     |24      |6       |27      |0       |0       |
|  U4     |Digitron_NumDisplay |62     |53      |9       |29      |0       |0       |
|  U5     |key_filter          |41     |30      |11      |4       |0       |0       |
|  U6     |led8_module         |38     |30      |6       |27      |0       |0       |
|  U7     |countdown_module    |34     |29      |5       |17      |0       |0       |
+-----------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       265   
    #2         2       160   
    #3         3        7    
    #4         4        13   
    #5        5-10      37   
    #6       11-50      8    
    #7       51-100     1    
  Average     2.25           

RUN-1002 : start command "write_verilog simulation/responder_phy_sim.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim.v
RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 1814, tnet num: 531, tinst num: 224, tnode num: 2245, tedge num: 3091.
TMR-2509 : Cut connection from U5/cnt_b_n_syn_1.clki to U5/cnt_b_n_syn_1.clko.
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.a[0] to U5/cnt_b[18]_syn_34.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.b[0] to U5/cnt_b[18]_syn_34.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.c[0] to U5/cnt_b[18]_syn_34.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.d[0] to U5/cnt_b[18]_syn_34.f[0].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.c[1] to U5/cnt_b[17]_syn_9.f[1].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.a[0] to U5/cnt_b[17]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.b[0] to U5/cnt_b[17]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[17]_syn_9.d[0] to U5/cnt_b[17]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.c[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.b[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.d[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/cnt_b[14]_syn_9.e[0] to U5/cnt_b[14]_syn_9.f[0].
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.f[0].
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.f[1].
TMR-2509 : Cut connection from U5/add0_syn_193.a[1] to U5/add0_syn_193.f[1].
TMR-2509 : Cut connection from U5/add0_syn_193.fci to U5/add0_syn_193.fco.
TMR-2509 : Cut connection from U5/add0_syn_195.a[0] to U5/add0_syn_195.f[0].
TMR-2509 : Cut connection from U5/cnt_b[6]_syn_9.c[1] to U5/cnt_b[6]_syn_9.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.a[0] to U5/cnt_b[18]_syn_39.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.c[0] to U5/cnt_b[18]_syn_39.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.d[0] to U5/cnt_b[18]_syn_39.f[0].
TMR-2509 : Cut connection from U5/add0_syn_175.fci to U5/add0_syn_175.f[1].
TMR-2509 : Cut connection from U5/add0_syn_175.a[0] to U5/add0_syn_175.f[1].
TMR-2509 : Cut connection from U5/add0_syn_175.fci to U5/add0_syn_175.fco.
TMR-2509 : Cut connection from U5/add0_syn_175.a[0] to U5/add0_syn_175.fco.
TMR-2509 : Cut connection from U5/add0_syn_178.a[0] to U5/add0_syn_178.f[0].
TMR-2509 : Cut connection from U5/add0_syn_178.a[1] to U5/add0_syn_178.f[1].
TMR-2509 : Cut connection from U5/add0_syn_181.a[0] to U5/add0_syn_181.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.a[1] to U5/cnt_b[18]_syn_34.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_34.b[1] to U5/cnt_b[18]_syn_34.f[1].
TMR-2509 : Cut connection from U5/add0_syn_181.a[1] to U5/add0_syn_181.f[1].
TMR-2509 : Cut connection from U5/add0_syn_184.a[0] to U5/add0_syn_184.f[0].
TMR-2509 : Cut connection from U5/add0_syn_184.a[1] to U5/add0_syn_184.f[1].
TMR-2509 : Cut connection from U5/add0_syn_187.a[0] to U5/add0_syn_187.f[0].
TMR-2509 : Cut connection from U5/add0_syn_187.a[1] to U5/add0_syn_187.f[1].
TMR-2509 : Cut connection from U5/add0_syn_190.a[0] to U5/add0_syn_190.f[0].
TMR-2509 : Cut connection from U5/add0_syn_190.a[1] to U5/add0_syn_190.f[1].
TMR-2509 : Cut connection from U5/cnt_b[0]_syn_9.c[0] to U5/cnt_b[0]_syn_9.f[0].
TMR-2509 : Cut connection from U5/add0_syn_169.a[0] to U5/add0_syn_169.f[0].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.a[1] to U5/cnt_b[18]_syn_39.f[1].
TMR-2509 : Cut connection from U5/cnt_b[18]_syn_39.b[1] to U5/cnt_b[18]_syn_39.f[1].
TMR-2509 : Cut connection from U5/add0_syn_169.a[1] to U5/add0_syn_169.f[1].
TMR-2509 : Cut connection from U5/add0_syn_172.a[0] to U5/add0_syn_172.f[0].
TMR-2509 : Cut connection from U5/add0_syn_172.a[1] to U5/add0_syn_172.f[1].
TMR-2509 : Cut connection from U5/add0_syn_175.a[0] to U5/add0_syn_175.f[0].
TMR-2507 : Eliminate loop in the timing graph, delete 46 tedges.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file responder_phy.timing -sdf simulation/responder.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 531 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 252 clock pins, and constraint 431 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		CLK_dup_1
		Set_Time_dup_1
		U2/CLK1_syn_4
		U4/SingleNum_b_n4_syn_10
		U4/W_DigitronCS_Out_n_syn_4
		U5/cnt_b_n_syn_2
		U7/temp_time_n_syn_3
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in responder_phy.timing, timing summary in responder_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf responder.sdf simulation/responder_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/responder_phy_sim_sta.v
RUN-1002 : start command "export_bid responder_inst.bid"
RUN-1002 : start command "bitgen -bit responder.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 155 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 379
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 533, pip num: 3738
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 681 valid insts, and 11487 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -unused_io_status pulldown" in  1.911599s wall, 4.156250s user + 0.046875s system = 4.203125s CPU (219.9%)

RUN-1004 : used memory is 436 MB, reserved memory is 412 MB, peak memory is 583 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240727_163513.log"
