Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Nov 29 11:41:24 2022
| Host         : DESKTOP-0L13E69 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SDC_CLL_wrapper_control_sets_placed.rpt
| Design       : SDC_CLL_wrapper
| Device       : xc7a35ti
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   244 |
| Unused register locations in slices containing registers |   961 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             546 |          223 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             918 |          336 |
| Yes          | No                    | No                     |            2272 |          876 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1991 |          593 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                    Enable Signal                                    |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|                                    |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/suma1/res_reg[27]_i_2__2_n_0              |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/suma1/u1_reg[3]_3                         |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/suma2/res_reg[27]_i_2__3_n_0              |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/suma2/yT_filt_reg[0]_0                    |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/sumb0/res_reg[27]_i_2_n_0                 |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/sumb0/u1_reg[3]_3                         |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/sumb1/res_reg[27]_i_2__0_n_0              |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/sumb1/u1_reg[27]_rep_0                    |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/sumb2/res_reg[27]_i_2__1_n_0              |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/filt1_1/sumb2/yT_filt_reg[0]_0                    |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/pre_process_0/inst/mean1/sum0/_inferred__1_n_0                            |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/pre_process_0/inst/mean1/sum0/quotient_reg[27]_0                          |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div0/uk_reg[20]                                     |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/lineal_1/sum1/DC_out_reg[23]_4                           |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/lineal_1/sum2/DC_out_reg[27]                             |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/div0/DC_out_reg[0]_57                                    |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/div0/DC_out_reg[3]_71                                    |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div0/a0_7                                           |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div1/a0_18                                          |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div1/a0_20                                          |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div1/a0__1_49                                       |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div1/uk_reg[0]                                      |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div1/uk_reg[0]_1                                    |                1 |              1 |
|                                    |                                                                                     | SDC_CLL_i/process_v_0/inst/sum0/_inferred__0_n_0                                    |                1 |              1 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/out_15_reg[0][0]                         |                                                                                     |                1 |              1 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/out_16_reg[0][0]                         |                                                                                     |                1 |              1 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/out_14_reg[0][0]                         |                                                                                     |                1 |              2 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/out_13_reg[0][0]                         |                                                                                     |                1 |              2 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/baudgen0/E[0]                            | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/i[3]_i_1_n_0                             |                1 |              4 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/clk_ctrl/tm2                                             | SDC_CLL_i/process_v_0/inst/clk_ctrl/uk1_reg[27]                                     |                1 |              4 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/baudgen1/E[0]                            | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/cont[3]_i_1__0_n_0                       |                1 |              4 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_2/inst/AD1/state[4]_i_1_n_0                                  | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/FSM_sequential_state_send_reg[0][0] |                2 |              5 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_0/inst/AD1/state[4]_i_1_n_0                                  | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/FSM_sequential_state_send_reg[0][0] |                1 |              5 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_4/inst/AD1/state[4]_i_1_n_0                                  | SDC_CLL_i/clk_box_0/inst/clk_divClk2/divClk2                                        |                2 |              5 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_3/inst/AD1/state[4]_i_1_n_0                                  | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/FSM_sequential_state_send_reg[0][0] |                2 |              5 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_1/inst/AD1/state[4]_i_1_n_0                                  | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/FSM_sequential_state_send_reg[0][0] |                2 |              5 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div1/start_clk/cont[5]_i_1__2_n_0                   |                2 |              5 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div1/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div1/start_clk/uut/done0                     |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div2/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div2/start_clk/uut/done0                     |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div1/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div1/start_clk/uut/done0                     |                1 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div_Vg/uut/p_0_in                            | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div_Vg/start_clk/uut/done0                   |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div2/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div2/start_clk/uut/done0                     |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div1/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div1/start_clk/uut/done0                     |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div_Vg/uut/p_0_in                            | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div_Vg/start_clk/uut/done0                   |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div2/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div2/start_clk/uut/done0                     |                1 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div1/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div1/start_clk/uut/done0                     |                1 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div_Vg/uut/p_0_in                            | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div_Vg/start_clk/uut/done0                   |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div_Vg/uut/p_0_in                            | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div_Vg/start_clk/uut/done0                   |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div2/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div2/start_clk/uut/done0                     |                3 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/uut/done0                     |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div1/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div1/start_clk/uut/done0                     |                3 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div1/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div1/start_clk/uut/done0                     |                1 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/uut/done0                     |                3 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div_Vg/uut/p_0_in                            | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div_Vg/start_clk/uut/done0                   |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_0_in                            | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/uut/done0                   |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div2/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div2/start_clk/uut/done0                     |                3 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/data_rcv                                 |                                                                                     |                5 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div_Vg/uut/p_0_in                            | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div_Vg/start_clk/uut/done0                   |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div1/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div1/start_clk/uut/done0                     |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div2/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div2/start_clk/uut/done0                     |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div_Vg/uut/p_0_in                            | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div_Vg/start_clk/uut/done0                   |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/pid2/div1/uut/p_0_in                                     | SDC_CLL_i/process_v_0/inst/pid2/div1/start_clk/SS[0]                                |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/pre_process_0/inst/mean1/div1/uut/p_0_in                                  | SDC_CLL_i/pre_process_0/inst/mean1/div1/start_clk/SS[0]                             |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/div0/uut/p_0_in                                          | SDC_CLL_i/process_v_0/inst/div0/start_clk/SS[0]                                     |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/pid2/div0/uut/p_0_in                                     | SDC_CLL_i/process_v_0/inst/pid2/div0/start_clk/SS[0]                                |                3 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div2/uut/p_0_in                              | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div2/start_clk/uut/done0                     |                3 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/FSM_sequential_state_send_reg[0][0] |                                                                                     |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[5]_0[0]                    | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]                               |                2 |              6 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/process_v_0/inst/clk_gen/cont[7]_i_1_n_0                                  |                3 |              7 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/aux_p1_reg[0][0]                         |                                                                                     |                5 |              7 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/aux_p2_reg[0][0]                         |                                                                                     |                5 |              7 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 |                                                                                     | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/FSM_sequential_state_send_reg[0][0] |                7 |              8 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/E[0]                                |                                                                                     |                4 |              8 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out1 |                                                                                     |                                                                                     |                4 |             10 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift_reg[10]                  | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]                               |                5 |             10 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out1 | SDC_CLL_i/PWM_0/inst/inst_pwm/clk_start/E[0]                                        | SDC_CLL_i/PWM_0/inst/inst_pwm/SR[0]                                                 |                3 |             10 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_0/inst/AD1/data0_shift_0                                     |                                                                                     |                2 |             11 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/baudgen1/en_clk0                         | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/baudgen1/cont[11]_i_1_n_0                |                3 |             11 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/en_clk                                   | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/baudgen0/cont[11]_i_1__0_n_0             |                3 |             11 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div_Vg/uut/dividend_copy[26]_i_1__6_n_0      |                                                                                     |                4 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div_Vg/uut/dividend_copy[26]_i_1__4_n_0      |                                                                                     |                6 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div_Vg/uut/dividend_copy[26]_i_1__0_n_0      |                                                                                     |                4 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div_Vg/uut/dividend_copy[26]_i_1__5_n_0      |                                                                                     |                4 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div_Vg/uut/dividend_copy[26]_i_1__3_n_0      |                                                                                     |                4 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div_Vg/uut/dividend_copy[26]_i_1__1_n_0      |                                                                                     |                4 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 |                                                                                     | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_B[11]_i_1_n_0                  |                3 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_1_n_0         |                                                                                     |                4 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_0/inst/AD1/data0[11]_i_1_n_0                                 |                                                                                     |                2 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift_reg[10]                  |                                                                                     |                4 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div_Vg/uut/dividend_copy[26]_i_1__2_n_0      |                                                                                     |                5 |             12 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 |                                                                                     |                                                                                     |                7 |             16 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div_Vg/uut/dividend_copy[26]_i_1__6_n_0      | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div_Vg/start_clk/uut/done0                   |                5 |             16 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div_Vg/uut/dividend_copy[26]_i_1__4_n_0      | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div_Vg/start_clk/uut/done0                   |                5 |             16 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div_Vg/uut/dividend_copy[26]_i_1__5_n_0      | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div_Vg/start_clk/uut/done0                   |                5 |             16 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div_Vg/uut/dividend_copy[26]_i_1__0_n_0      | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div_Vg/start_clk/uut/done0                   |                5 |             16 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_1_n_0         | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/uut/done0                   |                5 |             16 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div_Vg/uut/dividend_copy[26]_i_1__3_n_0      | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div_Vg/start_clk/uut/done0                   |                5 |             16 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div_Vg/uut/dividend_copy[26]_i_1__1_n_0      | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div_Vg/start_clk/uut/done0                   |                5 |             16 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div_Vg/uut/dividend_copy[26]_i_1__2_n_0      | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div_Vg/start_clk/uut/done0                   |                5 |             16 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div0/uk_reg[16]_4                                   |                7 |             17 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 |                                                                                     | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont[17]_i_1_n_0                    |                5 |             17 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out1 | SDC_CLL_i/PWM_0/inst/inst_pwm/max_cont                                              |                                                                                     |                7 |             18 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out1 |                                                                                     | SDC_CLL_i/PWM_0/inst/inst_pwm/cont_sync_reg[0]_0                                    |                5 |             19 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/clk_gen/tm_gen                                           | SDC_CLL_i/process_v_0/inst/clk_ctrl/cont[19]_i_1_n_0                                |                5 |             19 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/out_01_reg[0][0]                         |                                                                                     |               11 |             21 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/out_06_reg[0][0]                         |                                                                                     |                9 |             21 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/out_05_reg[0][0]                         |                                                                                     |               12 |             21 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/RX0/out_04_reg[0][0]                         |                                                                                     |                9 |             21 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_3/inst/AD1/data0_shift_0                                     |                                                                                     |                9 |             22 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_1/inst/AD1/data0_shift_0                                     |                                                                                     |                5 |             22 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_4/inst/AD1/data0_shift_0                                     |                                                                                     |                6 |             22 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_2/inst/AD1/data0_shift_0                                     |                                                                                     |                7 |             22 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_2/inst/AD1/data0[11]_i_1_n_0                                 |                                                                                     |                9 |             24 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_4/inst/AD1/data0[11]_i_1_n_0                                 |                                                                                     |                7 |             24 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_3/inst/AD1/data0[11]_i_1_n_0                                 |                                                                                     |               12 |             24 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out2 | SDC_CLL_i/AD1_driver_v_1/inst/AD1/data0[11]_i_1_n_0                                 |                                                                                     |                7 |             24 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/process_v_0/inst/div0/DC_out_reg[14]                                      |                8 |             25 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 |                                                                                     |                                                                                     |               11 |             25 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1__4_n_0                                       |                7 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div2/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3__6_n_0                                       |                7 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div1/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3__4_n_0                                       |                9 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div1/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3__4_n_0                                       |                9 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div1/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2__4_n_0                                       |                8 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1__6_n_0                                       |                8 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div1/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3__4_n_0                                       |                8 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div2/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1__6_n_0                                       |                7 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div2/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2__6_n_0                                       |                7 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div1/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1__4_n_0                                       |                7 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div1/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2__4_n_0                                       |                6 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div2/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3__6_n_0                                       |                9 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/pid2/div1/start_clk/divider_copy_reg[52]                 | SDC_CLL_i/process_v_0/inst/pid2/div1/start_clk/divider_copy_reg[0]_0                |                9 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div1/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2__4_n_0                                       |                7 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div2/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2__6_n_0                                       |                7 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div2/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2__6_n_0                                       |                9 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div2/start_clk/divider_copy_reg[52]          | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3__6_n_0                                       |                9 |             26 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div1/start_clk/divider_copy_reg[52]          |                                                                                     |                5 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div1/start_clk/divider_copy_reg[52]          |                                                                                     |                5 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div1/start_clk/divider_copy_reg[52]          |                                                                                     |                4 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div1/start_clk/divider_copy_reg[52]          |                                                                                     |                5 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div2/start_clk/divider_copy_reg[52]          |                                                                                     |                8 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div2/start_clk/divider_copy_reg[52]          |                                                                                     |                5 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div2/start_clk/divider_copy_reg[52]          |                                                                                     |                6 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div1/start_clk/divider_copy_reg[52]          |                                                                                     |                4 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div1/start_clk/divider_copy_reg[52]          |                                                                                     |                6 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/pid2/div1/start_clk/divider_copy_reg[52]                 |                                                                                     |                7 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div2/start_clk/divider_copy_reg[52]          |                                                                                     |                7 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div2/start_clk/divider_copy_reg[52]          |                                                                                     |                8 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div1/start_clk/divider_copy_reg[52]          |                                                                                     |                5 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div2/start_clk/divider_copy_reg[52]          |                                                                                     |                5 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div2/start_clk/divider_copy_reg[52]          |                                                                                     |                6 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/divider_copy_reg[52]          |                                                                                     |                5 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/divider_copy_reg[52]          |                                                                                     |                7 |             27 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div2/start_clk/uut/done0                     |               11 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div2/start_clk/uut/done0                     |               14 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div1/uut/dividend_copy[27]_i_1__3_n_0        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div1/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div1/start_clk/uut/done0                     |               11 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div1/uut/result_reg[0]                       |                                                                                     |               10 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div1/uut/dividend_copy[27]_i_1__7_n_0        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div1/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div2/start_clk/uut/done0                     |                9 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div2/uut/dividend_copy[27]_i_1__4_n_0        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div2/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div_Vg/start_clk/uut/done0                   |                9 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div_Vg/uut/result_reg[0]                     |                                                                                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/pre_process_0/inst/mean1/div1/uut/dividend_copy[27]_i_1_n_0               |                                                                                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div2/start_clk/uut/done0                     |                9 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div1/start_clk/uut/done0                     |                9 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div1/start_clk/uut/done0                     |                8 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div_Vg/uut/result_reg[0]                     |                                                                                     |                8 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/div0/uut/dividend_copy[27]_i_1__0_n_0                    |                                                                                     |               10 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div_Vg/start_clk/uut/done0                   |                9 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div_Vg/start_clk/uut/done0                   |                8 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div2/start_clk/uut/done0                     |               10 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div1/uut/dividend_copy[27]_i_1__9_n_0        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div1/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div1/start_clk/uut/done0                     |                9 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div1/uut/result_reg[0]                       |                                                                                     |               10 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/result_reg[0]                     |                                                                                     |                9 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div_Vg/start_clk/uut/done0                   |               11 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div2/uut/dividend_copy[27]_i_1__10_n_0       | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div2/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div_Vg/start_clk/uut/done0                   |                9 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div1/start_clk/uut/done0                     |                8 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/pid2/div0/uut/dividend_copy[27]_i_1_n_0                  |                                                                                     |                6 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div2/start_clk/uut/done0                     |               11 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div1/start_clk/uut/done0                     |               11 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div_Vg/start_clk/uut/done0                   |                8 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div2/start_clk/uut/done0                     |               12 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div1/uut/dividend_copy[27]_i_1__5_n_0        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div1/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div1/start_clk/uut/done0                     |                9 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div1/uut/result_reg[0]                       |                                                                                     |               11 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div1/uut/dividend_copy[27]_i_1__1_n_0        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div1/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/uut/done0                   |                8 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div2/uut/dividend_copy[27]_i_1__6_n_0        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div2/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/uut/done0                     |               11 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div_Vg/start_clk/uut/done0                   |               10 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div_Vg/uut/result_reg[0]                     |                                                                                     |               13 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/uut/done0                     |                9 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div1/uut/dividend_copy[27]_i_1__11_n_0       | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div1/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/clk_ctrl/E[0]                                            | SDC_CLL_i/process_v_0/inst/clk_ctrl/SR[0]                                           |               13 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div1/uut/result_reg[0]                       |                                                                                     |               15 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div_Vg/uut/result_reg[0]                     |                                                                                     |                8 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/pre_process_0/inst/mean1/div1/uut/result_reg[27]                          | SDC_CLL_i/pre_process_0/inst/mean1/sum0/result_reg[0]                               |                8 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div2/uut/dividend_copy[27]_i_1__12_n_0       | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div2/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div1/uut/result_reg[0]                       |                                                                                     |               11 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/dividend_copy[27]_i_1__0_n_0        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div1/uut/dividend_copy[27]_i_1__13_n_0       | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div1/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[0]                       |                                                                                     |               10 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div_Vg/uut/result_reg[0]                     |                                                                                     |               10 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div1/uut/result_reg[0]                       |                                                                                     |               13 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div2/uut/dividend_copy[27]_i_1__8_n_0        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div2/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy[27]_i_1_n_0           | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div1/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div1/uut/result_reg[0]                       |                                                                                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div2/uut/dividend_copy[27]_i_1__14_n_0       | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div2/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div_Vg/uut/result_reg[0]                     |                                                                                     |               16 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div2/uut/dividend_copy[27]_i_1__2_n_0        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div2/start_clk/uut/done0                     |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div0/start_clk/SS[0]                                |               11 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/pre_process_0/inst/mean1/div1/start_clk/SS[0]                             |                8 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div_Vg/uut/result_reg[0]                     |                                                                                     |                5 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/process_v_0/inst/pid2/div1/start_clk/SS[0]                                |                8 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     | SDC_CLL_i/process_v_0/inst/div0/start_clk/SS[0]                                     |               12 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/pid2/div1/uut/dividend_copy[27]_i_2__0_n_0               | SDC_CLL_i/process_v_0/inst/pid2/div1/start_clk/SS[0]                                |                7 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/pid2/div1/uut/done                                       |                                                                                     |               13 |             28 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_rep__0               |                                                                                     |               11 |             30 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div2/uut/result_reg[27]_rep__1               |                                                                                     |               10 |             31 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div2/uut/result_reg[27]_rep__1               |                                                                                     |               17 |             31 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div2/uut/result_reg[27]_rep__1               |                                                                                     |               20 |             31 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div2/uut/result_reg[27]_rep__1               |                                                                                     |               17 |             31 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div2/uut/result_reg[27]_rep__1               |                                                                                     |               19 |             31 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div2/uut/result_reg[27]_rep__1               |                                                                                     |               16 |             31 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div2/uut/result_reg[27]_rep__1               |                                                                                     |               14 |             31 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/pid2/div0/uut/done                                       | SDC_CLL_i/process_v_0/inst/pid2/div0/uut/result_reg[27]_rep__2                      |               16 |             32 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/pre_process_0/inst/mean1/div1/start_clk/divider_copy_reg[40]              | SDC_CLL_i/pre_process_0/inst/mean1/div1/start_clk/divider_copy_reg[0]               |               12 |             41 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/pid2/div0/start_clk/divider_copy_reg[39]                 | SDC_CLL_i/process_v_0/inst/pid2/div0/start_clk/divider_copy_reg[38]                 |               12 |             44 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/div0/start_clk/divider_copy_reg[45]                      | SDC_CLL_i/process_v_0/inst/div0/start_clk/divider_copy_reg[0]_0                     |               13 |             45 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/div0/uut/done                                            | SDC_CLL_i/process_v_0/inst/div0/uut/result_reg[27]_rep__17                          |               29 |             47 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2/div_Vg/start_clk/divider_copy_reg[50]        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_2__2_n_0                                       |               15 |             51 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2/div_Vg/start_clk/divider_copy_reg[50]        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_2__2_n_0                                       |               15 |             51 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3/div_Vg/start_clk/divider_copy_reg[50]        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_3__2_n_0                                       |               16 |             51 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2/div_Vg/start_clk/divider_copy_reg[50]        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_2__2_n_0                                       |               10 |             51 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3/div_Vg/start_clk/divider_copy_reg[50]        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_3__2_n_0                                       |               14 |             51 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/divider_copy_reg[50]        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y1_1__2_n_0                                       |               14 |             51 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3/div_Vg/start_clk/divider_copy_reg[50]        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y2_3__2_n_0                                       |               12 |             51 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1/div_Vg/start_clk/divider_copy_reg[50]        | SDC_CLL_i/alarm_HT_v_0/inst/alarm/y3_1__2_n_0                                       |               11 |             51 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/process_v_0/inst/clk_ctrl/tm2                                             |                                                                                     |               50 |            101 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out3 | SDC_CLL_i/package_ext_0/inst/pack1_ext/capt_data                                    |                                                                                     |               70 |            137 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 | SDC_CLL_i/package_ext_0/inst/pack1_ext/TX0/dut0/FSM_sequential_state_send_reg[0][0] |                                                                                     |              158 |            312 |
|  SDC_CLL_i/clk_wiz_0/inst/clk_out4 |                                                                                     |                                                                                     |              201 |            495 |
+------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+


