#contributor : Aaron , generated by script from template provided by Xilinx
#name : 7Series_IDELAYCTRL
#key:7Series_IDELAYCTRL
# --

(* IODELAY_GROUP = "<iodelay_group_name>" *) // Specifies group name for associated IODELAYs and IDELAYCTRL
IDELAYCTRL U_IDELAYCTRL (
   .RDY(RDY),       // 1-bit Ready output
   .REFCLK(REFCLK), // 1-bit Reference clock input
   .RST(RST)        // 1-bit Reset input
);

