verilog xil_defaultlib --include "../../../../DVI_HDMI.srcs/sources_1/bd/DVI/ipshared/4fba" --include "../../../../DVI_HDMI.srcs/sources_1/bd/DVI/ip/DVI_processing_system7_0_0" --include "../../../../DVI_HDMI.srcs/sources_1/bd/DVI/ipshared/ec67/hdl" --include "../../../../DVI_HDMI.srcs/sources_1/bd/DVI/ipshared/2d50/hdl" \
"../../../bd/DVI/ip/DVI_clk_wiz_0_4/DVI_clk_wiz_0_4_clk_wiz.v" \
"../../../bd/DVI/ip/DVI_clk_wiz_0_4/DVI_clk_wiz_0_4.v" \
"../../../bd/DVI/ip/DVI_input_block_0_0/sim/DVI_input_block_0_0.v" \
"../../../bd/DVI/ip/DVI_TMDS_encoder_V2_0_0/sim/DVI_TMDS_encoder_V2_0_0.v" \
"../../../bd/DVI/ip/DVI_TMDS_encoder_V2_1_0/sim/DVI_TMDS_encoder_V2_1_0.v" \
"../../../bd/DVI/ip/DVI_TMDS_encoder_V2_2_0/sim/DVI_TMDS_encoder_V2_2_0.v" \
"../../../bd/DVI/ip/DVI_xlconstant_0_0/sim/DVI_xlconstant_0_0.v" \
"../../../bd/DVI/ip/DVI_xlconstant_1_0/sim/DVI_xlconstant_1_0.v" \
"../../../bd/DVI/ip/DVI_util_vector_logic_0_0/sim/DVI_util_vector_logic_0_0.v" \
"../../../bd/DVI/ip/DVI_selectio_wiz_0_2/DVI_selectio_wiz_0_2_selectio_wiz.v" \
"../../../bd/DVI/ip/DVI_selectio_wiz_0_2/DVI_selectio_wiz_0_2.v" \
"../../../bd/DVI/ip/DVI_selectio_wiz_0_3/DVI_selectio_wiz_0_3_selectio_wiz.v" \
"../../../bd/DVI/ip/DVI_selectio_wiz_0_3/DVI_selectio_wiz_0_3.v" \
"../../../bd/DVI/ip/DVI_selectio_wiz_0_4/DVI_selectio_wiz_0_4_selectio_wiz.v" \
"../../../bd/DVI/ip/DVI_selectio_wiz_0_4/DVI_selectio_wiz_0_4.v" \
"../../../bd/DVI/ip/DVI_processing_system7_0_0/sim/DVI_processing_system7_0_0.v" \
"../../../bd/DVI/ip/DVI_M_AXI_Lite_READ_0_3/sim/DVI_M_AXI_Lite_READ_0_3.v" \
"../../../bd/DVI/ip/DVI_blk_mem_gen_0_0/sim/DVI_blk_mem_gen_0_0.v" \
"../../../bd/DVI/ip/DVI_BLK_MEM_addres_gen_0_0/sim/DVI_BLK_MEM_addres_gen_0_0.v" \
"../../../bd/DVI/ip/DVI_line_addr_gen_0_0/sim/DVI_line_addr_gen_0_0.v" \
"../../../bd/DVI/ip/DVI_res_select_0_0/sim/DVI_res_select_0_0.v" \
"../../../bd/DVI/ip/DVI_xlconstant_0_1/sim/DVI_xlconstant_0_1.v" \
"../../../bd/DVI/ip/DVI_clk_wiz_0_5/DVI_clk_wiz_0_5_clk_wiz.v" \
"../../../bd/DVI/ip/DVI_clk_wiz_0_5/DVI_clk_wiz_0_5.v" \
"../../../bd/DVI/ip/DVI_util_vector_logic_0_1/sim/DVI_util_vector_logic_0_1.v" \
"../../../bd/DVI/ip/DVI_auto_pc_0/sim/DVI_auto_pc_0.v" \
"../../../bd/DVI/sim/DVI.v" \

verilog xil_defaultlib "glbl.v"

nosort
