Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 1cae2d288cb647d7bc5d4e44d69742b3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a' [/home/unicornt/mips-bpb/mips-bpb.srcs/sources_1/new/datapath.sv:80]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(width=11)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.extsig(WIDTH=5)
Compiling module xil_defaultlib.hazardunit
Compiling module xil_defaultlib.bpb_line
Compiling module xil_defaultlib.bpb_default
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.flopenr(width=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(width=32)
Compiling module xil_defaultlib.floprc(width=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.extsig
Compiling module xil_defaultlib.shiftleft2
Compiling module xil_defaultlib.cmp
Compiling module xil_defaultlib.floprc(width=5)
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cache_controller_default
Compiling module xil_defaultlib.line
Compiling module xil_defaultlib.set_default
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "/home/unicornt/mips-bpb/benchtest/cpu_tb.sv" Line 58. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/unicornt/mips-bpb/benchtest/cpu_tb.sv" Line 82. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/unicornt/mips-bpb/benchtest/cpu_tb.sv" Line 152. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/unicornt/mips-bpb/benchtest/cpu_tb.sv" Line 162. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/unicornt/mips-bpb/benchtest/cpu_tb.sv" Line 180. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/unicornt/mips-bpb/benchtest/cpu_tb.sv" Line 199. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
