// Seed: 1053590720
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    output uwire id_5,
    output logic id_6,
    input id_7,
    output id_8
);
  assign id_5[1'h0] = id_2 != id_2;
endmodule
