module wideexpr_00092(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'sb10;
  assign y1 = +((ctrl[4]?s6:((-(s4))>>($signed(6'sb011110)))&(s0)));
  assign y2 = -(((^(u4))<<((ctrl[7]?((+(s7))<((5'sb11001)<<<(s1)))<<<((ctrl[3]?(s4)<<<(5'sb11000):(ctrl[6]?s4:3'sb111))):($signed(s0))!=(((ctrl[2]?4'sb0001:s5))>>>($signed(u5))))))>>(((-(+((s5)^(2'sb00))))>>({2{$signed(s7)}}))<<<(!(s4))));
  assign y3 = (ctrl[3]?(ctrl[1]?(3'sb001)>>>((({$signed(3'sb000),(s4)>>>(6'sb110110),6'sb010011,3'b101})&(s4))>>>(5'sb00010)):4'sb0011):$signed(5'sb00010));
  assign y4 = (ctrl[0]?s6:-((ctrl[5]?s0:6'sb001000)));
  assign y5 = $signed(-({((s0)>>>($signed(-(5'sb11110))))<<<(u4),+($signed((ctrl[2]?(ctrl[2]?2'sb11:s1):(ctrl[0]?s7:6'sb011000)))),((-(-(s7)))<<(($signed(s1))^(s3)))-($signed(6'sb011101))}));
  assign y6 = ~|(s1);
  assign y7 = ((^((ctrl[0]?s1:-(!((ctrl[6]?s0:$signed((u6)>>(s1))))))))>>({3{((($signed($unsigned((s5)>>(5'sb00111))))>>>($signed(s2)))+(((s0)<<<({u6}))-(+($unsigned((ctrl[7]?s2:2'sb11))))))|(2'sb11)}}))<=({2'sb01});
endmodule
