// Seed: 3105811716
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_6 = 1;
  logic id_7 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output reg id_3;
  input wire id_2;
  inout tri1 id_1;
  assign id_3 = -1;
  assign id_1 = -1;
  logic id_4;
  always id_3 = id_2;
  supply1 id_5, id_6;
  assign id_1 = id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_1
  );
  assign id_6 = -1;
  always id_3 <= id_4;
endmodule
