

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Wed Nov 13 17:14:37 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|        47|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1      |   45|   45|        15|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |   12|   12|         4|          -|          -|     3|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / (!exitcond2)
	3  / (exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
	6  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/depthwise_conv2d.cpp:5]   --->   Operation 12 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/depthwise_conv2d.cpp:5]   --->   Operation 13 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/depthwise_conv2d.cpp:5]   --->   Operation 14 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/depthwise_conv2d.cpp:5]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/depthwise_conv2d.cpp:5]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %output_height_read to i32" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 17 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_115 = zext i16 %output_width_read to i32" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 18 'zext' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_116 = zext i16 %input_height_read to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 19 'zext' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_117 = zext i16 %input_width_read to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 20 'zext' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.loopexit9" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_4, %.loopexit9.loopexit ]"   --->   Operation 22 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit9.loopexit ]" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 23 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit9.loopexit ]" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 24 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_116" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 25 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_s" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 26 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %out_d, %output_depth_read" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 27 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%out_d_4 = add i16 %out_d, 1" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 28 'add' 'out_d_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %3, label %.preheader6.preheader" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_118_cast2 = zext i16 %out_d to i17" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 30 'zext' 'tmp_118_cast2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %out_d, i3 0)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 31 'bitconcatenate' 'p_shl' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i19 %p_shl to i21" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 32 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 33 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 34 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ 0, %.preheader6.preheader ], [ %out_h_4, %.preheader6.loopexit ]"   --->   Operation 35 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_h, %output_height_read" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 36 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.07ns)   --->   "%out_h_4 = add i16 %out_h, 1" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 37 'add' 'out_h_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit9.loopexit, label %.preheader5.preheader" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_123 = zext i16 %out_h to i32" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 39 'zext' 'tmp_123' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.55ns)   --->   "%tmp = add i32 %phi_mul, %tmp_123" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 40 'add' 'tmp' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit9"   --->   Operation 41 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_123_cast = zext i16 %out_h to i17" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 42 'zext' 'tmp_123_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp, %tmp_115" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 43 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 44 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ 0, %.preheader5.preheader ], [ %out_w_4, %.preheader5.loopexit ]"   --->   Operation 45 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_w, %output_width_read" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 46 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (2.07ns)   --->   "%out_w_4 = add i16 %out_w, 1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 47 'add' 'out_w_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader6.loopexit, label %1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_124 = zext i16 %out_w to i32" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 49 'zext' 'tmp_124' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_124_cast = zext i16 %out_w to i17" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 50 'zext' 'tmp_124_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (2.55ns)   --->   "%tmp_125 = add i32 %tmp1, %tmp_124" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 51 'add' 'tmp_125' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_126 = sext i32 %tmp_125 to i64" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 52 'sext' 'tmp_126' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%output_addr11 = getelementptr [12544 x i16]* %output_r, i64 0, i64 %tmp_126" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 53 'getelementptr' 'output_addr11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr11, align 2" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 54 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_5 : Operation 55 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 55 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 56 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.62>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%k_h = phi i2 [ 0, %1 ], [ %k_h_1, %.loopexit.loopexit ]"   --->   Operation 57 'phi' 'k_h' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %k_h, -1" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 58 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.56ns)   --->   "%k_h_1 = add i2 %k_h, 1" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 60 'add' 'k_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_128_cast1 = zext i2 %k_h to i17" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 62 'zext' 'tmp_128_cast1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_128_cast9 = zext i2 %k_h to i5" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 63 'zext' 'tmp_128_cast9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 64 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %p_shl2 to i5" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 65 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.73ns)   --->   "%tmp_129 = sub i5 %p_shl2_cast, %tmp_128_cast9" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 66 'sub' 'tmp_129' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_129_cast = sext i5 %tmp_129 to i21" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 67 'sext' 'tmp_129_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.07ns)   --->   "%tmp4 = add i17 %tmp_128_cast1, %tmp_123_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 68 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i17 %tmp4 to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 69 'zext' 'tmp4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %phi_mul2, %tmp4_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 70 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (2.16ns)   --->   "%tmp6 = add i21 %tmp_129_cast, %p_shl_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 71 'add' 'tmp6' <Predicate = (!exitcond1)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 72 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 73 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp_117, %tmp2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 73 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 7.88>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%k_w = phi i2 [ %k_w_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 75 'phi' 'k_w' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %k_w, -1" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 76 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 77 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.56ns)   --->   "%k_w_1 = add i2 %k_w, 1" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 78 'add' 'k_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %2" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_130_cast = zext i2 %k_w to i17" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 80 'zext' 'tmp_130_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (2.07ns)   --->   "%tmp5 = add i17 %tmp_124_cast, %tmp_130_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 81 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i17 %tmp5 to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 82 'zext' 'tmp5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (2.55ns)   --->   "%tmp_133 = add i32 %tmp5_cast, %tmp3" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 83 'add' 'tmp_133' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_134 = sext i32 %tmp_133 to i64" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 84 'sext' 'tmp_134' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%Padding2D_4_array_ad = getelementptr [14400 x i16]* @Padding2D_4_array, i64 0, i64 %tmp_134" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 85 'getelementptr' 'Padding2D_4_array_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (3.25ns)   --->   "%Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 86 'load' 'Padding2D_4_array_lo' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_8 : Operation 87 [1/1] (2.07ns)   --->   "%tmp7 = add i17 %tmp_118_cast2, %tmp_130_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 87 'add' 'tmp7' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i17 %tmp7 to i21" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 88 'zext' 'tmp7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (2.22ns)   --->   "%tmp_135 = add i21 %tmp7_cast, %tmp6" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 89 'add' 'tmp_135' <Predicate = (!exitcond)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_137_cast = sext i21 %tmp_135 to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 90 'sext' 'tmp_137_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_136 = zext i32 %tmp_137_cast to i64" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 91 'zext' 'tmp_136' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%SeparableConv2D_4_w_1 = getelementptr [144 x i15]* @SeparableConv2D_4_w_s, i64 0, i64 %tmp_136" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 92 'getelementptr' 'SeparableConv2D_4_w_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (3.25ns)   --->   "%SeparableConv2D_4_w_2 = load i15* %SeparableConv2D_4_w_1, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 93 'load' 'SeparableConv2D_4_w_2' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 144> <ROM>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 94 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 95 [1/2] (3.25ns)   --->   "%Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 95 'load' 'Padding2D_4_array_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 96 [1/2] (3.25ns)   --->   "%SeparableConv2D_4_w_2 = load i15* %SeparableConv2D_4_w_1, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 96 'load' 'SeparableConv2D_4_w_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 144> <ROM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_135_cast = sext i16 %Padding2D_4_array_lo to i30" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 97 'sext' 'tmp_135_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_139_cast = sext i15 %SeparableConv2D_4_w_2 to i30" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 98 'sext' 'tmp_139_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_137 = mul i30 %tmp_135_cast, %tmp_139_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 99 'mul' 'tmp_137' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_139 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_137, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 100 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 101 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 11 <SV = 10> <Delay = 8.58>
ST_11 : Operation 102 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 102 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 103 [1/1] (2.07ns)   --->   "%tmp_140 = add i16 %output_load, %tmp_139" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 103 'add' 'tmp_140' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (3.25ns)   --->   "store i16 %tmp_140, i16* %output_addr11, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 104 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', layers_c/depthwise_conv2d.cpp:17) [20]  (1.77 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('phi_mul', layers_c/depthwise_conv2d.cpp:20) with incoming values : ('next_mul', layers_c/depthwise_conv2d.cpp:20) [21]  (0 ns)
	'add' operation ('next_mul', layers_c/depthwise_conv2d.cpp:20) [24]  (2.55 ns)

 <State 3>: 2.55ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', layers_c/depthwise_conv2d.cpp:18) [34]  (0 ns)
	'add' operation ('tmp', layers_c/depthwise_conv2d.cpp:20) [41]  (2.55 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1', layers_c/depthwise_conv2d.cpp:20) [42]  (8.51 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'phi' operation ('out_w') with incoming values : ('out_w', layers_c/depthwise_conv2d.cpp:19) [45]  (0 ns)
	'add' operation ('tmp_125', layers_c/depthwise_conv2d.cpp:20) [52]  (2.55 ns)
	'getelementptr' operation ('output_addr11', layers_c/depthwise_conv2d.cpp:20) [54]  (0 ns)
	'store' operation (layers_c/depthwise_conv2d.cpp:20) of constant 0 on array 'output_r' [55]  (3.25 ns)

 <State 6>: 4.63ns
The critical path consists of the following:
	'phi' operation ('k_h') with incoming values : ('k_h', layers_c/depthwise_conv2d.cpp:21) [58]  (0 ns)
	'add' operation ('tmp4', layers_c/depthwise_conv2d.cpp:23) [70]  (2.08 ns)
	'add' operation ('tmp2', layers_c/depthwise_conv2d.cpp:23) [72]  (2.55 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp3', layers_c/depthwise_conv2d.cpp:23) [73]  (8.51 ns)

 <State 8>: 7.88ns
The critical path consists of the following:
	'phi' operation ('k_w') with incoming values : ('k_w', layers_c/depthwise_conv2d.cpp:22) [77]  (0 ns)
	'add' operation ('tmp5', layers_c/depthwise_conv2d.cpp:23) [84]  (2.08 ns)
	'add' operation ('tmp_133', layers_c/depthwise_conv2d.cpp:23) [86]  (2.55 ns)
	'getelementptr' operation ('Padding2D_4_array_ad', layers_c/depthwise_conv2d.cpp:23) [88]  (0 ns)
	'load' operation ('Padding2D_4_array_lo', layers_c/depthwise_conv2d.cpp:23) on array 'Padding2D_4_array' [89]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('Padding2D_4_array_lo', layers_c/depthwise_conv2d.cpp:23) on array 'Padding2D_4_array' [89]  (3.25 ns)

 <State 10>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[99] ('tmp_137', layers_c/depthwise_conv2d.cpp:23) [99]  (6.38 ns)

 <State 11>: 8.58ns
The critical path consists of the following:
	'load' operation ('output_load', layers_c/depthwise_conv2d.cpp:23) on array 'output_r' [101]  (3.25 ns)
	'add' operation ('tmp_140', layers_c/depthwise_conv2d.cpp:23) [102]  (2.08 ns)
	'store' operation (layers_c/depthwise_conv2d.cpp:23) of variable 'tmp_140', layers_c/depthwise_conv2d.cpp:23 on array 'output_r' [103]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
