m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/simulation/modelsim
vbuffer
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1700583527
!i10b 1
!s100 D[H58PP[Ba2:4cK6[6f^?3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IkKm0]DN_[V0L]6Zkn3an`3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1699546857
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/buffer.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/buffer.sv
!i122 2
L0 1 15
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1700583527.000000
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/buffer.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/buffer.sv|
!i113 1
Z8 o-sv -work work
Z9 !s92 -sv -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture
Z10 tCvgOpt 0
vchipSet
R1
R2
!i10b 1
!s100 SL8:ii<6<2f>BYhbg^PDK2
R3
I?ihW82g<c6PK_>JDDN8A60
R4
S1
R0
w1699921863
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/chipSet.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/chipSet.sv
!i122 4
L0 1 11
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/chipSet.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/chipSet.sv|
!i113 1
R8
R9
R10
nchip@set
vdataMemory
R1
R2
!i10b 1
!s100 YJjnLCm1XX4VHJ^S7zX@l2
R3
I0e;B>KRL00dmeTd?MU=j?0
R4
S1
R0
Z11 w1700490476
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/dataMemory.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/dataMemory.sv
!i122 5
L0 1 31
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/dataMemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/dataMemory.sv|
!i113 1
R8
R9
R10
ndata@memory
vIOMemory
R1
R2
!i10b 1
!s100 7?Y_EmYB]zZV6gZ42G]nH3
R3
IgNNJDkKQC20@4]ZD7QJfZ1
R4
S1
R0
R5
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/IOMemory.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/IOMemory.sv
!i122 3
L0 1 26
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/IOMemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/IOMemory.sv|
!i113 1
R8
R9
R10
n@i@o@memory
vmainMemory
R1
R2
!i10b 1
!s100 m<jFaL:Y0lNb@LPC51?ec1
R3
I=?NhK;OZhYa8O0_d0YFR_2
R4
S1
R0
R11
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mainMemory.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mainMemory.sv
!i122 7
L0 1 150
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mainMemory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mainMemory.sv|
!i113 1
R8
R9
R10
nmain@memory
vmainMemorySegment
R2
!i10b 1
!s100 fR79YkcnU6fRi@G35^M9h1
R3
IP2RA0Zh37=V]YQ1UhH3GI2
R4
R0
R11
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v
!i122 0
L0 40 89
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mainMemorySegment.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture
R10
nmain@memory@segment
vmemoryStage
R1
R2
!i10b 1
!s100 5UBF<fGaaYTTX<3G<h^Nb3
R3
IoB]lJOhEWLT`W][[9G71A0
R4
S1
R0
R11
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memoryStage.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memoryStage.sv
!i122 9
L0 1 14
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memoryStage.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memoryStage.sv|
!i113 1
R8
R9
R10
nmemory@stage
vmemoryStage_tb
R1
R2
!i10b 1
!s100 X>TccX20KhbVWFKR:L?BV0
R3
IY7N2hNEXAj=A40;G@U11Y0
R4
S1
R0
w1700583471
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memoryStage_tb.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memoryStage_tb.sv
!i122 10
L0 2 142
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memoryStage_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/memoryStage_tb.sv|
!i113 1
R8
R9
R10
nmemory@stage_tb
vmux2_1
R1
R2
!i10b 1
!s100 1cNAE;B9jI]3Xd<ba9b8O1
R3
IFQKdl:Lloa3GMV36d1Lz63
R4
S1
R0
R11
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mux2_1.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mux2_1.sv
!i122 1
L0 1 9
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mux2_1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mux2_1.sv|
!i113 1
R8
R9
R10
vmux81
R1
R2
!i10b 1
!s100 ci=2Nn8;dKAB@=RF9SC8E0
R3
ILF1_MNRloVf[U6[k:OJBM3
R4
S1
R0
R11
8C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mux81.sv
FC:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mux81.sv
!i122 8
L0 1 19
R6
r1
!s85 0
31
R7
!s107 C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mux81.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture|C:/Users/yraul/OneDrive/Documentos/GitHub/Proyecto2_Arqui2/microarchitecture/mux81.sv|
!i113 1
R8
R9
R10
