# Dadda_Multiplier_20_bits

Project Points:
1. Design of a 20 bit Dadda Multiplier using Verilog HDL Language
2. Halfadders (HA.v) and Fulladders (FA.v) are used for reduction of wires.
3. At the last stage of the multiplier a 40 bit Logaritmic Brent Kung adder is used (adder_40bits.v)
