<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2015.10.20.13:23:47"
 outputDirectory="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSXFC6D6F31C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="aligner_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="aligner_ctrl_aligner_ena"
       direction="input"
       role="aligner_ena"
       width="1" />
   <port
       name="aligner_ctrl_aligner_shift"
       direction="input"
       role="aligner_shift"
       width="1" />
   <port
       name="aligner_ctrl_aligner_oos"
       direction="output"
       role="aligner_oos"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="lvds_rx" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="lvds_rx_lvds" direction="input" role="lvds" width="2" />
  </interface>
  <interface name="lvds_tx" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="lvds_tx_lvds" direction="output" role="lvds" width="2" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="tg" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="tg_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="txclk_out" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="txclk_out_clk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="CycloneV_System:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_GENERATION_ID=1445372605,AUTO_UNIQUE_ID=(AVMM_to_LVDS:1.0:AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_GENERATION_ID=1445372605,AUTO_RX_CLKIN_CLOCK_DOMAIN=2,AUTO_RX_CLKIN_CLOCK_RATE=50000000,AUTO_RX_CLKIN_RESET_DOMAIN=2,AUTO_TX_CLKIN_CLOCK_DOMAIN=2,AUTO_TX_CLKIN_CLOCK_RATE=50000000,AUTO_TX_CLKIN_RESET_DOMAIN=2,AUTO_UNIQUE_ID=CycloneV_System_AVMM2LVDS(Bytes_to_LVDS:1.0:PT_PCFIFO=false,PT_SLAVE=false,P_ALIGNSEQ0=42,P_ALIGNSEQ1=42,P_DEV_FAMILY=1,P_OOSCNTR=8,P_PCFIFO=0,P_SLAVE=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon_slave_to_packets:1.0:P_AWIDTH=13,P_FIFOSIZELOGN=2,P_MAXBURSTSIZE=1,P_MAXBURSTSTRING=1,P_MAXBURSTWIDTH=1)(altera_avalon_st_bytes_to_packets:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(clock_source:14.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:))(altera_jtag_avalon_master:14.1:AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:14.1:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:))(altera_address_span_extender:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BURSTCOUNT_WIDTH=3,BYTEENABLE_WIDTH=1,CNTL_ADDRESS_WIDTH=1,DATA_WIDTH=8,DATA_WORD_WIDTH=1,MASTER_ADDRESS_DEF=0,MASTER_ADDRESS_SPAN=16 megabytes,MASTER_ADDRESS_WIDTH=24,MAX_BURST_BYTES=4,MAX_BURST_WORDS=4,MAX_PENDING_READS=4,SLAVE_ADDRESS_SHIFT=0,SLAVE_ADDRESS_SPAN=4 kilobytes,SLAVE_ADDRESS_WIDTH=12,SUB_WINDOW_COUNT=1,SUB_WINDOW_SPAN=4 kilobytes,TERMINATE_SLAVE_PORT=false)(clock_source:14.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_traffic_generator:14.1:AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_SPEEDGRADE=7_H6,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634061,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_AVL_ADDR_WIDTH=12,TG_AVL_ADDR_WIDTH_IN=12,TG_AVL_BE_WIDTH=1,TG_AVL_DATA_WIDTH=8,TG_AVL_DATA_WIDTH_IN=8,TG_AVL_MAX_SIZE=1,TG_AVL_NUM_SYMBOLS=1,TG_AVL_SIZE_WIDTH=1,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=12,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=false,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=false,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=true,TG_MAX_READ_LATENCY=128,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=false,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=1,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=1,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=64,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0(altera_avalon_mm_traffic_generator_core:14.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634061,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_AVL_ADDR_WIDTH=12,TG_AVL_ADDR_WIDTH_IN=12,TG_AVL_BE_WIDTH=1,TG_AVL_DATA_WIDTH=8,TG_AVL_DATA_WIDTH_IN=8,TG_AVL_MAX_SIZE=1,TG_AVL_NUM_SYMBOLS=1,TG_AVL_SIZE_WIDTH=1,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=12,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=false,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=false,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=true,TG_MAX_READ_LATENCY=128,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=false,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=1,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=1,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=64,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(clock:14.1:)(reset:14.1:))(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)"
   instancePathKey="CycloneV_System"
   kind="CycloneV_System"
   version="1.0"
   name="CycloneV_System">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1445372605" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/CycloneV_System.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/bytes_to_lvds.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_rx_x2_m10_0002.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_rx_x2_m10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_rx_x2_c5.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_tx_x2_m10_0002.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_tx_x2_m10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_tx_x2_c5.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/ddout_x1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avst_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avst_phasecompfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avs_to_packets_if.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avs_to_packets.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avs_to_packets_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avmm_transaction_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avmm_cmdresp_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_address_span_extender.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_traffic_generator_0.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_definitions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/burst_boundary_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lfsr_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_burstcount_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_num_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/scfifo_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/template_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/template_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avalon_traffic_gen_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/block_rw_stage_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_fsm_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/read_compare_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/single_rw_stage_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/AVMM_to_LVDS.qsys" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/LVDS/Bytes_to_LVDS_hw.tcl" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/avalon_slave_to_packets_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_address_span_extender/altera_address_span_extender_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_address_span_extender/altera_address_span_extender.sv" />
   <file
       path="D:/altera/14.1/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/top/altera_avalon_mm_traffic_generator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/altera_avalon_mm_traffic_generator_core/altera_avalon_mm_traffic_generator_core_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 0 starting:CycloneV_System "CycloneV_System"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master mm_traffic_generator_0.avl and slave address_span_extender_0.windowed_slave because the master has burstcount signal 1 bit wide, but the slave is 3 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_traffic_generator_0.avl and mm_traffic_generator_0_avl_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces address_span_extender_0_windowed_slave_translator.avalon_anti_slave_0 and address_span_extender_0.windowed_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>10</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>12</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>15</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>18</b> modules, <b>57</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>8</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces address_span_extender_0.expanded_master and address_span_extender_0_expanded_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_Master.master and JTAG_Master_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces AVMM2LVDS_avmm_slave_translator.avalon_anti_slave_0 and AVMM2LVDS.avmm_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>14</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>18</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>23</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>25</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>29</b> modules, <b>98</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>21</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>25</b> connections]]></message>
   <message level="Debug" culprit="CycloneV_System"><![CDATA["<b>CycloneV_System</b>" reuses <b>AVMM_to_LVDS</b> "<b>submodules/CycloneV_System_AVMM2LVDS</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System"><![CDATA["<b>CycloneV_System</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/CycloneV_System_JTAG_Master</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System"><![CDATA["<b>CycloneV_System</b>" reuses <b>altera_address_span_extender</b> "<b>submodules/altera_address_span_extender</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System"><![CDATA["<b>CycloneV_System</b>" reuses <b>altera_avalon_mm_traffic_generator</b> "<b>submodules/CycloneV_System_mm_traffic_generator_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System"><![CDATA["<b>CycloneV_System</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/CycloneV_System_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System"><![CDATA["<b>CycloneV_System</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/CycloneV_System_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System"><![CDATA["<b>CycloneV_System</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System"><![CDATA["<b>CycloneV_System</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 7 starting:AVMM_to_LVDS "submodules/CycloneV_System_AVMM2LVDS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.channel_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.020s/0.034s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.channel_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.018s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>9</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>22</b> connections]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>Bytes_to_LVDS</b> "<b>submodules/bytes_to_lvds</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>avalon_slave_to_packets</b> "<b>submodules/avs_to_packets_wrapper</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="AVMM2LVDS"><![CDATA["<b>CycloneV_System</b>" instantiated <b>AVMM_to_LVDS</b> "<b>AVMM2LVDS</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 47 starting:Bytes_to_LVDS "submodules/bytes_to_lvds"</message>
   <message level="Info" culprit="Local_Bytes_to_LVDS"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>Bytes_to_LVDS</b> "<b>Local_Bytes_to_LVDS</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 46 starting:avalon_slave_to_packets "submodules/avs_to_packets_wrapper"</message>
   <message level="Info" culprit="local_avalon_slave_to_packets"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>avalon_slave_to_packets</b> "<b>local_avalon_slave_to_packets</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 45 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="local_st_bytes_to_packets"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>local_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 44 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="local_st_packets_to_bytes"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>local_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 43 starting:altera_avalon_st_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 1 starting:channel_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 43 starting:altera_avalon_st_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>channel_adapter</b> "<b>submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 0 starting:channel_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 49 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 13 starting:altera_jtag_avalon_master "submodules/CycloneV_System_JTAG_Master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>timing_adapter</b> "<b>submodules/CycloneV_System_JTAG_Master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>channel_adapter</b> "<b>submodules/CycloneV_System_JTAG_Master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>channel_adapter</b> "<b>submodules/CycloneV_System_JTAG_Master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_Master"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_Master</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 42 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 41 starting:timing_adapter "submodules/CycloneV_System_JTAG_Master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_Master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 40 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 45 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="local_st_bytes_to_packets"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>local_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 44 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="local_st_packets_to_bytes"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>local_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 37 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 36 starting:channel_adapter "submodules/CycloneV_System_JTAG_Master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_Master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 35 starting:channel_adapter "submodules/CycloneV_System_JTAG_Master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_Master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 49 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 21 starting:altera_address_span_extender "submodules/altera_address_span_extender"</message>
   <message level="Info" culprit="address_span_extender_0"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_address_span_extender</b> "<b>address_span_extender_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 20 starting:altera_avalon_mm_traffic_generator "submodules/CycloneV_System_mm_traffic_generator_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_traffic_generator_0"><![CDATA["<b>mm_traffic_generator_0</b>" reuses <b>altera_avalon_mm_traffic_generator_core</b> "<b>submodules/driver_no_ifdef_params</b>"]]></message>
   <message level="Info" culprit="mm_traffic_generator_0"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_avalon_mm_traffic_generator</b> "<b>mm_traffic_generator_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 33 starting:altera_avalon_mm_traffic_generator_core "submodules/driver_no_ifdef_params"</message>
   <message level="Info" culprit="traffic_generator_0"><![CDATA["<b>mm_traffic_generator_0</b>" instantiated <b>altera_avalon_mm_traffic_generator_core</b> "<b>traffic_generator_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 20 starting:altera_mm_interconnect "submodules/CycloneV_System_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>14</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>14</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>14</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/CycloneV_System_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/CycloneV_System_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 32 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_traffic_generator_0_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_traffic_generator_0_avl_translator</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 31 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="address_span_extender_0_windowed_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>address_span_extender_0_windowed_slave_translator</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 30 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_traffic_generator_0_avl_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_traffic_generator_0_avl_agent</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 29 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="address_span_extender_0_windowed_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>address_span_extender_0_windowed_slave_agent</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 40 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 27 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 26 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 25 starting:altera_merlin_demultiplexer "submodules/CycloneV_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 24 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 22 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 30 starting:altera_mm_interconnect "submodules/CycloneV_System_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/CycloneV_System_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/CycloneV_System_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/CycloneV_System_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 32 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_traffic_generator_0_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_traffic_generator_0_avl_translator</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 31 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="address_span_extender_0_windowed_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>address_span_extender_0_windowed_slave_translator</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 30 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_traffic_generator_0_avl_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_traffic_generator_0_avl_agent</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 29 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="address_span_extender_0_windowed_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>address_span_extender_0_windowed_slave_agent</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 40 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 13 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 12 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 11 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 10 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="AVMM2LVDS_avmm_slave_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>AVMM2LVDS_avmm_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 9 starting:altera_merlin_demultiplexer "submodules/CycloneV_System_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 7 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/CycloneV_System_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 3 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="JTAG_Master_master_rsp_width_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>JTAG_Master_master_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 49 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="AVMM_to_LVDS:1.0:AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_GENERATION_ID=1445372605,AUTO_RX_CLKIN_CLOCK_DOMAIN=2,AUTO_RX_CLKIN_CLOCK_RATE=50000000,AUTO_RX_CLKIN_RESET_DOMAIN=2,AUTO_TX_CLKIN_CLOCK_DOMAIN=2,AUTO_TX_CLKIN_CLOCK_RATE=50000000,AUTO_TX_CLKIN_RESET_DOMAIN=2,AUTO_UNIQUE_ID=CycloneV_System_AVMM2LVDS(Bytes_to_LVDS:1.0:PT_PCFIFO=false,PT_SLAVE=false,P_ALIGNSEQ0=42,P_ALIGNSEQ1=42,P_DEV_FAMILY=1,P_OOSCNTR=8,P_PCFIFO=0,P_SLAVE=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon_slave_to_packets:1.0:P_AWIDTH=13,P_FIFOSIZELOGN=2,P_MAXBURSTSIZE=1,P_MAXBURSTSTRING=1,P_MAXBURSTWIDTH=1)(altera_avalon_st_bytes_to_packets:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(clock_source:14.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)"
   instancePathKey="CycloneV_System:.:AVMM2LVDS"
   kind="AVMM_to_LVDS"
   version="1.0"
   name="CycloneV_System_AVMM2LVDS">
  <parameter name="AUTO_RX_CLKIN_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_RX_CLKIN_RESET_DOMAIN" value="2" />
  <parameter name="AUTO_GENERATION_ID" value="1445372605" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_TX_CLKIN_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_UNIQUE_ID" value="CycloneV_System_AVMM2LVDS" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="AUTO_RX_CLKIN_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_TX_CLKIN_CLOCK_DOMAIN" value="2" />
  <parameter name="AUTO_TX_CLKIN_RESET_DOMAIN" value="2" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/bytes_to_lvds.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_rx_x2_m10_0002.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_rx_x2_m10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_rx_x2_c5.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_tx_x2_m10_0002.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_tx_x2_m10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_tx_x2_c5.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/ddout_x1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avst_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avst_phasecompfifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avs_to_packets_if.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avs_to_packets.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avs_to_packets_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avmm_transaction_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avmm_cmdresp_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/AVMM_to_LVDS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/LVDS/Bytes_to_LVDS_hw.tcl" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/avalon_slave_to_packets_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="CycloneV_System" as="AVMM2LVDS" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 7 starting:AVMM_to_LVDS "submodules/CycloneV_System_AVMM2LVDS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.channel_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.020s/0.034s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting channel_adapter: channel_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.channel_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.018s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>9</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>22</b> connections]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>Bytes_to_LVDS</b> "<b>submodules/bytes_to_lvds</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>avalon_slave_to_packets</b> "<b>submodules/avs_to_packets_wrapper</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="AVMM2LVDS"><![CDATA["<b>AVMM2LVDS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="AVMM2LVDS"><![CDATA["<b>CycloneV_System</b>" instantiated <b>AVMM_to_LVDS</b> "<b>AVMM2LVDS</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 47 starting:Bytes_to_LVDS "submodules/bytes_to_lvds"</message>
   <message level="Info" culprit="Local_Bytes_to_LVDS"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>Bytes_to_LVDS</b> "<b>Local_Bytes_to_LVDS</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 46 starting:avalon_slave_to_packets "submodules/avs_to_packets_wrapper"</message>
   <message level="Info" culprit="local_avalon_slave_to_packets"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>avalon_slave_to_packets</b> "<b>local_avalon_slave_to_packets</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 45 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="local_st_bytes_to_packets"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>local_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 44 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="local_st_packets_to_bytes"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>local_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 43 starting:altera_avalon_st_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 1 starting:channel_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 43 starting:altera_avalon_st_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>channel_adapter</b> "<b>submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 0 starting:channel_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 49 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:14.1:AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:14.1:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)"
   instancePathKey="CycloneV_System:.:JTAG_Master"
   kind="altera_jtag_avalon_master"
   version="14.1"
   name="CycloneV_System_JTAG_Master">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="CycloneV_System" as="JTAG_Master" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 13 starting:altera_jtag_avalon_master "submodules/CycloneV_System_JTAG_Master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>timing_adapter</b> "<b>submodules/CycloneV_System_JTAG_Master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>channel_adapter</b> "<b>submodules/CycloneV_System_JTAG_Master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>channel_adapter</b> "<b>submodules/CycloneV_System_JTAG_Master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_Master"><![CDATA["<b>JTAG_Master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_Master"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_Master</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 42 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 41 starting:timing_adapter "submodules/CycloneV_System_JTAG_Master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_Master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 40 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 45 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="local_st_bytes_to_packets"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>local_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 44 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="local_st_packets_to_bytes"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>local_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 37 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 36 starting:channel_adapter "submodules/CycloneV_System_JTAG_Master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_Master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 35 starting:channel_adapter "submodules/CycloneV_System_JTAG_Master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_Master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 49 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_address_span_extender:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BURSTCOUNT_WIDTH=3,BYTEENABLE_WIDTH=1,CNTL_ADDRESS_WIDTH=1,DATA_WIDTH=8,DATA_WORD_WIDTH=1,MASTER_ADDRESS_DEF=0,MASTER_ADDRESS_SPAN=16 megabytes,MASTER_ADDRESS_WIDTH=24,MAX_BURST_BYTES=4,MAX_BURST_WORDS=4,MAX_PENDING_READS=4,SLAVE_ADDRESS_SHIFT=0,SLAVE_ADDRESS_SPAN=4 kilobytes,SLAVE_ADDRESS_WIDTH=12,SUB_WINDOW_COUNT=1,SUB_WINDOW_SPAN=4 kilobytes,TERMINATE_SLAVE_PORT=false"
   instancePathKey="CycloneV_System:.:address_span_extender_0"
   kind="altera_address_span_extender"
   version="14.1"
   name="altera_address_span_extender">
  <parameter name="MAX_PENDING_READS" value="4" />
  <parameter name="BURSTCOUNT_WIDTH" value="3" />
  <parameter name="MASTER_ADDRESS_WIDTH" value="24" />
  <parameter name="CNTL_ADDRESS_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SLAVE_ADDRESS_WIDTH" value="12" />
  <parameter name="SUB_WINDOW_SPAN" value="4 kilobytes" />
  <parameter name="SLAVE_ADDRESS_SHIFT" value="0" />
  <parameter name="MAX_BURST_WORDS" value="4" />
  <parameter name="MAX_BURST_BYTES" value="4" />
  <parameter name="DATA_WORD_WIDTH" value="1" />
  <parameter name="DATA_WIDTH" value="8" />
  <parameter name="BYTEENABLE_WIDTH" value="1" />
  <parameter name="MASTER_ADDRESS_DEF" value="0" />
  <parameter name="TERMINATE_SLAVE_PORT" value="false" />
  <parameter name="MASTER_ADDRESS_SPAN" value="16 megabytes" />
  <parameter name="SUB_WINDOW_COUNT" value="1" />
  <parameter name="SLAVE_ADDRESS_SPAN" value="4 kilobytes" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_address_span_extender.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_address_span_extender/altera_address_span_extender_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_address_span_extender/altera_address_span_extender.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System" as="address_span_extender_0" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 21 starting:altera_address_span_extender "submodules/altera_address_span_extender"</message>
   <message level="Info" culprit="address_span_extender_0"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_address_span_extender</b> "<b>address_span_extender_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_traffic_generator:14.1:AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_SPEEDGRADE=7_H6,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634061,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_AVL_ADDR_WIDTH=12,TG_AVL_ADDR_WIDTH_IN=12,TG_AVL_BE_WIDTH=1,TG_AVL_DATA_WIDTH=8,TG_AVL_DATA_WIDTH_IN=8,TG_AVL_MAX_SIZE=1,TG_AVL_NUM_SYMBOLS=1,TG_AVL_SIZE_WIDTH=1,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=12,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=false,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=false,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=true,TG_MAX_READ_LATENCY=128,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=false,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=1,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=1,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=64,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0(altera_avalon_mm_traffic_generator_core:14.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634061,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_AVL_ADDR_WIDTH=12,TG_AVL_ADDR_WIDTH_IN=12,TG_AVL_BE_WIDTH=1,TG_AVL_DATA_WIDTH=8,TG_AVL_DATA_WIDTH_IN=8,TG_AVL_MAX_SIZE=1,TG_AVL_NUM_SYMBOLS=1,TG_AVL_SIZE_WIDTH=1,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=12,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=false,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=false,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=true,TG_MAX_READ_LATENCY=128,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=false,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=1,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=1,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=64,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(clock:14.1:)(reset:14.1:)"
   instancePathKey="CycloneV_System:.:mm_traffic_generator_0"
   kind="altera_avalon_mm_traffic_generator"
   version="14.1"
   name="CycloneV_System_mm_traffic_generator_0">
  <parameter name="DRIVER_SIGNATURE" value="1431634061" />
  <parameter name="TG_SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="TG_USE_LITE_DRIVER" value="false" />
  <parameter name="TG_BLOCK_RW_RAND_ADDR_COUNT" value="8" />
  <parameter name="TG_BURST_BEGIN" value="false" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <parameter name="TG_BYTE_ENABLE" value="false" />
  <parameter name="TG_ENABLE_DRIVER_CSR_MASTER" value="false" />
  <parameter name="TG_USE_UNIX_ID" value="0" />
  <parameter name="TG_AVL_MAX_SIZE" value="1" />
  <parameter name="TG_NUM_DRIVER_LOOP" value="1" />
  <parameter name="TG_BURST_ON_BURST_BOUNDARY" value="false" />
  <parameter name="TG_RANDOM_BYTE_ENABLE" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="TG_GEN_BYTE_ADDR" value="true" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="TG_AVL_BE_WIDTH" value="1" />
  <parameter name="TG_AVL_SIZE_WIDTH" value="1" />
  <parameter name="TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT" value="8" />
  <parameter name="TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT" value="32" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="TG_ENABLE_UNIX_ID" value="false" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="TG_SINGLE_RW_SEQ_ADDR_COUNT" value="32" />
  <parameter name="TG_AVL_ADDR_WIDTH_IN" value="12" />
  <parameter name="TG_AVL_NUM_SYMBOLS" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C7" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="TG_AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="TG_TWO_AVL_INTERFACES" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="TG_SINGLE_RW_RAND_ADDR_COUNT" value="32" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="TG_MAX_READ_LATENCY" value="128" />
  <parameter name="TG_AVL_ADDR_WIDTH" value="12" />
  <parameter name="TG_POWER_OF_TWO_BUS" value="true" />
  <parameter name="TG_BLOCK_RW_SEQ_ADDR_COUNT" value="8" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="TG_RAND_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT" value="1" />
  <parameter name="TG_TEMPLATE_STAGE_COUNT" value="4" />
  <parameter name="TG_DO_NOT_CROSS_4KB_BOUNDARY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT" value="50" />
  <parameter name="TG_ENABLE_READ_COMPARE" value="true" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT" value="1" />
  <parameter name="TG_TIMEOUT_COUNTER_WIDTH" value="64" />
  <parameter name="TG_AVL_DATA_WIDTH" value="8" />
  <parameter name="TG_AVL_DATA_WIDTH_IN" value="8" />
  <parameter name="TG_BLOCK_RW_BLOCK_SIZE" value="8" />
  <parameter name="TG_POWER_OF_TWO_BURSTS_ONLY" value="false" />
  <parameter name="TG_AVL_WORD_ADDR_WIDTH" value="12" />
  <parameter name="TG_RAND_ADDR_GEN_MAX_BURSTCOUNT" value="1" />
  <parameter name="TG_PNF_ENABLE" value="true" />
  <parameter name="TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_traffic_generator_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_definitions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/burst_boundary_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lfsr_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_burstcount_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_num_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/scfifo_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/template_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/template_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avalon_traffic_gen_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/block_rw_stage_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_fsm_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/read_compare_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/single_rw_stage_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/top/altera_avalon_mm_traffic_generator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/altera_avalon_mm_traffic_generator_core/altera_avalon_mm_traffic_generator_core_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="CycloneV_System" as="mm_traffic_generator_0" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 20 starting:altera_avalon_mm_traffic_generator "submodules/CycloneV_System_mm_traffic_generator_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_traffic_generator_0"><![CDATA["<b>mm_traffic_generator_0</b>" reuses <b>altera_avalon_mm_traffic_generator_core</b> "<b>submodules/driver_no_ifdef_params</b>"]]></message>
   <message level="Info" culprit="mm_traffic_generator_0"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_avalon_mm_traffic_generator</b> "<b>mm_traffic_generator_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 33 starting:altera_avalon_mm_traffic_generator_core "submodules/driver_no_ifdef_params"</message>
   <message level="Info" culprit="traffic_generator_0"><![CDATA["<b>mm_traffic_generator_0</b>" instantiated <b>altera_avalon_mm_traffic_generator_core</b> "<b>traffic_generator_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.1:AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_traffic_generator_0_avl_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_DATA_W} {8};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {UAV_ADDRESS_W} {12};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_READ} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {address_span_extender_0_windowed_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_ADDRESS_W} {12};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READ} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_traffic_generator_0_avl_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ORI_BURST_SIZE_H} {54};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ORI_BURST_SIZE_L} {52};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_RESPONSE_STATUS_H} {51};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_RESPONSE_STATUS_L} {50};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_QOS_H} {39};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_QOS_L} {39};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DATA_SIDEBAND_H} {37};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DATA_SIDEBAND_L} {37};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ADDR_SIDEBAND_H} {36};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ADDR_SIDEBAND_L} {36};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURST_TYPE_H} {35};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURST_TYPE_L} {34};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_CACHE_H} {49};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_CACHE_L} {46};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_THREAD_ID_H} {42};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_THREAD_ID_L} {42};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURST_SIZE_H} {33};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURST_SIZE_L} {31};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_EXCLUSIVE} {26};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_LOCK} {25};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BEGIN_BURST} {38};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_PROTECTION_H} {45};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_PROTECTION_L} {43};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURSTWRAP_H} {30};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURSTWRAP_L} {30};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BYTE_CNT_H} {29};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BYTE_CNT_L} {27};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ADDR_H} {20};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_COMPRESSED_READ} {21};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_POSTED} {22};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_WRITE} {23};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_READ} {24};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DATA_H} {7};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_SRC_ID_H} {40};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_SRC_ID_L} {40};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DEST_ID_H} {41};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DEST_ID_L} {41};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {ST_DATA_W} {55};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {ID} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {USE_WRITERESPONSE} {0};add_instance {address_span_extender_0_windowed_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ORI_BURST_SIZE_H} {54};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ORI_BURST_SIZE_L} {52};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_RESPONSE_STATUS_H} {51};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_RESPONSE_STATUS_L} {50};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURST_SIZE_H} {33};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURST_SIZE_L} {31};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_LOCK} {25};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BEGIN_BURST} {38};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_PROTECTION_H} {45};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_PROTECTION_L} {43};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURSTWRAP_H} {30};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURSTWRAP_L} {30};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTE_CNT_H} {29};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTE_CNT_L} {27};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ADDR_H} {20};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_COMPRESSED_READ} {21};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_POSTED} {22};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_WRITE} {23};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_READ} {24};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_SRC_ID_H} {40};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_SRC_ID_L} {40};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DEST_ID_H} {41};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DEST_ID_L} {41};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {ST_DATA_W} {55};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {ID} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {USE_WRITERESPONSE} {0};add_instance {address_span_extender_0_windowed_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {56};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {20};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {45};set_instance_parameter_value {router} {PKT_PROTECTION_L} {43};set_instance_parameter_value {router} {PKT_DEST_ID_H} {41};set_instance_parameter_value {router} {PKT_DEST_ID_L} {41};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {23};set_instance_parameter_value {router} {PKT_TRANS_READ} {24};set_instance_parameter_value {router} {ST_DATA_W} {55};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {20};set_instance_parameter_value {router_001} {PKT_ADDR_L} {9};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {45};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {43};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {41};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {41};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {23};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {24};set_instance_parameter_value {router_001} {ST_DATA_W} {55};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {55};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {55};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {25};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {55};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {55};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {25};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};add_instance {mm_traffic_generator_0_avl_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_traffic_generator_0_avl_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_traffic_generator_0_avl_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {address_span_extender_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {AVMM2LVDS_rx_clkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {AVMM2LVDS_rx_clkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {AVMM2LVDS_rx_clkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_traffic_generator_0_avl_translator.avalon_universal_master_0} {mm_traffic_generator_0_avl_agent.av} {avalon};set_connection_parameter_value {mm_traffic_generator_0_avl_translator.avalon_universal_master_0/mm_traffic_generator_0_avl_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_traffic_generator_0_avl_translator.avalon_universal_master_0/mm_traffic_generator_0_avl_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_traffic_generator_0_avl_translator.avalon_universal_master_0/mm_traffic_generator_0_avl_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {mm_traffic_generator_0_avl_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_traffic_generator_0_avl_agent.rp} {qsys_mm.response};add_connection {address_span_extender_0_windowed_slave_agent.m0} {address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {address_span_extender_0_windowed_slave_agent.rf_source} {address_span_extender_0_windowed_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {address_span_extender_0_windowed_slave_agent_rsp_fifo.out} {address_span_extender_0_windowed_slave_agent.rf_sink} {avalon_streaming};add_connection {address_span_extender_0_windowed_slave_agent.rdata_fifo_src} {address_span_extender_0_windowed_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {address_span_extender_0_windowed_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/address_span_extender_0_windowed_slave_agent.cp} {qsys_mm.command};add_connection {mm_traffic_generator_0_avl_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_traffic_generator_0_avl_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {address_span_extender_0_windowed_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {address_span_extender_0_windowed_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {mm_traffic_generator_0_avl_translator.reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_translator.reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {mm_traffic_generator_0_avl_agent.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_agent.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {mm_traffic_generator_0_avl_translator.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_translator.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {mm_traffic_generator_0_avl_agent.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_agent.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_agent_rsp_fifo.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {mm_traffic_generator_0_avl_reset_reset_bridge.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_reset_reset_bridge.clk} {clock};add_interface {AVMM2LVDS_rx_clkout} {clock} {slave};set_interface_property {AVMM2LVDS_rx_clkout} {EXPORT_OF} {AVMM2LVDS_rx_clkout_clock_bridge.in_clk};add_interface {address_span_extender_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {address_span_extender_0_reset_reset_bridge_in_reset} {EXPORT_OF} {address_span_extender_0_reset_reset_bridge.in_reset};add_interface {mm_traffic_generator_0_avl_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_traffic_generator_0_avl_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_traffic_generator_0_avl_reset_reset_bridge.in_reset};add_interface {mm_traffic_generator_0_avl} {avalon} {slave};set_interface_property {mm_traffic_generator_0_avl} {EXPORT_OF} {mm_traffic_generator_0_avl_translator.avalon_anti_master_0};add_interface {address_span_extender_0_windowed_slave} {avalon} {master};set_interface_property {address_span_extender_0_windowed_slave} {EXPORT_OF} {address_span_extender_0_windowed_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.address_span_extender_0.windowed_slave} {0};set_module_assignment {interconnect_id.mm_traffic_generator_0.avl} {0};(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=12,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=12,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),PKT_ADDR_H=20,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=36,PKT_ADDR_SIDEBAND_L=36,PKT_BEGIN_BURST=38,PKT_BURSTWRAP_H=30,PKT_BURSTWRAP_L=30,PKT_BURST_SIZE_H=33,PKT_BURST_SIZE_L=31,PKT_BURST_TYPE_H=35,PKT_BURST_TYPE_L=34,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=29,PKT_BYTE_CNT_L=27,PKT_CACHE_H=49,PKT_CACHE_L=46,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=37,PKT_DATA_SIDEBAND_L=37,PKT_DEST_ID_H=41,PKT_DEST_ID_L=41,PKT_ORI_BURST_SIZE_H=54,PKT_ORI_BURST_SIZE_L=52,PKT_PROTECTION_H=45,PKT_PROTECTION_L=43,PKT_QOS_H=39,PKT_QOS_L=39,PKT_RESPONSE_STATUS_H=51,PKT_RESPONSE_STATUS_L=50,PKT_SRC_ID_H=40,PKT_SRC_ID_L=40,PKT_THREAD_ID_H=42,PKT_THREAD_ID_L=42,PKT_TRANS_COMPRESSED_READ=21,PKT_TRANS_EXCLUSIVE=26,PKT_TRANS_LOCK=25,PKT_TRANS_POSTED=22,PKT_TRANS_READ=24,PKT_TRANS_WRITE=23,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=55,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),PKT_ADDR_H=20,PKT_ADDR_L=9,PKT_BEGIN_BURST=38,PKT_BURSTWRAP_H=30,PKT_BURSTWRAP_L=30,PKT_BURST_SIZE_H=33,PKT_BURST_SIZE_L=31,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=29,PKT_BYTE_CNT_L=27,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DEST_ID_H=41,PKT_DEST_ID_L=41,PKT_ORI_BURST_SIZE_H=54,PKT_ORI_BURST_SIZE_L=52,PKT_PROTECTION_H=45,PKT_PROTECTION_L=43,PKT_RESPONSE_STATUS_H=51,PKT_RESPONSE_STATUS_L=50,PKT_SRC_ID_H=40,PKT_SRC_ID_L=40,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=21,PKT_TRANS_LOCK=25,PKT_TRANS_POSTED=22,PKT_TRANS_READ=24,PKT_TRANS_WRITE=23,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=55,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=56,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x1000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=20,PKT_ADDR_L=9,PKT_DEST_ID_H=41,PKT_DEST_ID_L=41,PKT_PROTECTION_H=45,PKT_PROTECTION_L=43,PKT_TRANS_READ=24,PKT_TRANS_WRITE=23,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x1000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=55,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=20,PKT_ADDR_L=9,PKT_DEST_ID_H=41,PKT_DEST_ID_L=41,PKT_PROTECTION_H=45,PKT_PROTECTION_L=43,PKT_TRANS_READ=24,PKT_TRANS_WRITE=23,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=55,TYPE_OF_TRANSACTION=both)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=55,VALID_WIDTH=1)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=25,ST_CHANNEL_W=1,ST_DATA_W=55,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=55,VALID_WIDTH=1)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=25,ST_CHANNEL_W=1,ST_DATA_W=55,USE_EXTERNAL_ARB=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)"
   instancePathKey="CycloneV_System:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="14.1"
   name="CycloneV_System_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_traffic_generator_0_avl_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_DATA_W} {8};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {UAV_ADDRESS_W} {12};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_READ} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {address_span_extender_0_windowed_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_ADDRESS_W} {12};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READ} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_traffic_generator_0_avl_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ORI_BURST_SIZE_H} {54};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ORI_BURST_SIZE_L} {52};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_RESPONSE_STATUS_H} {51};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_RESPONSE_STATUS_L} {50};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_QOS_H} {39};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_QOS_L} {39};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DATA_SIDEBAND_H} {37};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DATA_SIDEBAND_L} {37};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ADDR_SIDEBAND_H} {36};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ADDR_SIDEBAND_L} {36};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURST_TYPE_H} {35};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURST_TYPE_L} {34};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_CACHE_H} {49};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_CACHE_L} {46};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_THREAD_ID_H} {42};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_THREAD_ID_L} {42};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURST_SIZE_H} {33};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURST_SIZE_L} {31};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_EXCLUSIVE} {26};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_LOCK} {25};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BEGIN_BURST} {38};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_PROTECTION_H} {45};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_PROTECTION_L} {43};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURSTWRAP_H} {30};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BURSTWRAP_L} {30};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BYTE_CNT_H} {29};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BYTE_CNT_L} {27};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ADDR_H} {20};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_COMPRESSED_READ} {21};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_POSTED} {22};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_WRITE} {23};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_TRANS_READ} {24};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DATA_H} {7};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_SRC_ID_H} {40};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_SRC_ID_L} {40};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DEST_ID_H} {41};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {PKT_DEST_ID_L} {41};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {ST_DATA_W} {55};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {ID} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_agent} {USE_WRITERESPONSE} {0};add_instance {address_span_extender_0_windowed_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ORI_BURST_SIZE_H} {54};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ORI_BURST_SIZE_L} {52};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_RESPONSE_STATUS_H} {51};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_RESPONSE_STATUS_L} {50};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURST_SIZE_H} {33};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURST_SIZE_L} {31};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_LOCK} {25};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BEGIN_BURST} {38};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_PROTECTION_H} {45};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_PROTECTION_L} {43};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURSTWRAP_H} {30};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BURSTWRAP_L} {30};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTE_CNT_H} {29};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTE_CNT_L} {27};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ADDR_H} {20};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_COMPRESSED_READ} {21};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_POSTED} {22};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_WRITE} {23};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_TRANS_READ} {24};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_SRC_ID_H} {40};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_SRC_ID_L} {40};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DEST_ID_H} {41};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_DEST_ID_L} {41};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {ST_DATA_W} {55};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {ID} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent} {USE_WRITERESPONSE} {0};add_instance {address_span_extender_0_windowed_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {56};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {address_span_extender_0_windowed_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {20};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {45};set_instance_parameter_value {router} {PKT_PROTECTION_L} {43};set_instance_parameter_value {router} {PKT_DEST_ID_H} {41};set_instance_parameter_value {router} {PKT_DEST_ID_L} {41};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {23};set_instance_parameter_value {router} {PKT_TRANS_READ} {24};set_instance_parameter_value {router} {ST_DATA_W} {55};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {20};set_instance_parameter_value {router_001} {PKT_ADDR_L} {9};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {45};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {43};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {41};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {41};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {23};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {24};set_instance_parameter_value {router_001} {ST_DATA_W} {55};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {55};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {55};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {25};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {55};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {55};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {25};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)};add_instance {mm_traffic_generator_0_avl_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_traffic_generator_0_avl_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_traffic_generator_0_avl_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_traffic_generator_0_avl_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_traffic_generator_0_avl_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {address_span_extender_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {AVMM2LVDS_rx_clkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {AVMM2LVDS_rx_clkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {AVMM2LVDS_rx_clkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_traffic_generator_0_avl_translator.avalon_universal_master_0} {mm_traffic_generator_0_avl_agent.av} {avalon};set_connection_parameter_value {mm_traffic_generator_0_avl_translator.avalon_universal_master_0/mm_traffic_generator_0_avl_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_traffic_generator_0_avl_translator.avalon_universal_master_0/mm_traffic_generator_0_avl_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_traffic_generator_0_avl_translator.avalon_universal_master_0/mm_traffic_generator_0_avl_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {mm_traffic_generator_0_avl_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_traffic_generator_0_avl_agent.rp} {qsys_mm.response};add_connection {address_span_extender_0_windowed_slave_agent.m0} {address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {address_span_extender_0_windowed_slave_agent.m0/address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {address_span_extender_0_windowed_slave_agent.rf_source} {address_span_extender_0_windowed_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {address_span_extender_0_windowed_slave_agent_rsp_fifo.out} {address_span_extender_0_windowed_slave_agent.rf_sink} {avalon_streaming};add_connection {address_span_extender_0_windowed_slave_agent.rdata_fifo_src} {address_span_extender_0_windowed_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {address_span_extender_0_windowed_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/address_span_extender_0_windowed_slave_agent.cp} {qsys_mm.command};add_connection {mm_traffic_generator_0_avl_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_traffic_generator_0_avl_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {address_span_extender_0_windowed_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {address_span_extender_0_windowed_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {mm_traffic_generator_0_avl_translator.reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_translator.reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {mm_traffic_generator_0_avl_agent.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_agent.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {address_span_extender_0_windowed_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {mm_traffic_generator_0_avl_translator.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_translator.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {mm_traffic_generator_0_avl_agent.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_agent.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_windowed_slave_agent_rsp_fifo.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {mm_traffic_generator_0_avl_reset_reset_bridge.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_reset_reset_bridge.clk} {clock};add_interface {AVMM2LVDS_rx_clkout} {clock} {slave};set_interface_property {AVMM2LVDS_rx_clkout} {EXPORT_OF} {AVMM2LVDS_rx_clkout_clock_bridge.in_clk};add_interface {address_span_extender_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {address_span_extender_0_reset_reset_bridge_in_reset} {EXPORT_OF} {address_span_extender_0_reset_reset_bridge.in_reset};add_interface {mm_traffic_generator_0_avl_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_traffic_generator_0_avl_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_traffic_generator_0_avl_reset_reset_bridge.in_reset};add_interface {mm_traffic_generator_0_avl} {avalon} {slave};set_interface_property {mm_traffic_generator_0_avl} {EXPORT_OF} {mm_traffic_generator_0_avl_translator.avalon_anti_master_0};add_interface {address_span_extender_0_windowed_slave} {avalon} {master};set_interface_property {address_span_extender_0_windowed_slave} {EXPORT_OF} {address_span_extender_0_windowed_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.address_span_extender_0.windowed_slave} {0};set_module_assignment {interconnect_id.mm_traffic_generator_0.avl} {0};" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </childSourceFiles>
  <instantiator instantiator="CycloneV_System" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 20 starting:altera_mm_interconnect "submodules/CycloneV_System_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>14</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>14</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>14</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/CycloneV_System_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/CycloneV_System_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 32 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_traffic_generator_0_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_traffic_generator_0_avl_translator</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 31 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="address_span_extender_0_windowed_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>address_span_extender_0_windowed_slave_translator</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 30 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_traffic_generator_0_avl_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_traffic_generator_0_avl_agent</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 29 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="address_span_extender_0_windowed_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>address_span_extender_0_windowed_slave_agent</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 40 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 27 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 26 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 25 starting:altera_merlin_demultiplexer "submodules/CycloneV_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 24 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 22 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:14.1:AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {address_span_extender_0_expanded_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_READDATA} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_READ} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_WRITE} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_LOCK} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {JTAG_Master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_Master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_Master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_Master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_Master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_Master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_Master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_Master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_Master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_Master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_Master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_Master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_Master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_Master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_Master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {AVMM2LVDS_avmm_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_READ} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {address_span_extender_0_expanded_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_QOS_H} {60};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_QOS_L} {60};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DATA_SIDEBAND_H} {58};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DATA_SIDEBAND_L} {58};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ADDR_SIDEBAND_H} {57};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ADDR_SIDEBAND_L} {57};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_CACHE_H} {70};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_CACHE_L} {67};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DATA_H} {7};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {ST_DATA_W} {76};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {ID} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {USE_WRITERESPONSE} {0};add_instance {JTAG_Master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_QOS_H} {87};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_QOS_L} {87};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_CACHE_H} {97};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_CACHE_L} {94};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {JTAG_Master_master_agent} {ST_DATA_W} {103};set_instance_parameter_value {JTAG_Master_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {JTAG_Master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_Master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_Master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_Master_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_Master_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_Master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_Master_master_agent} {ID} {0};set_instance_parameter_value {JTAG_Master_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {JTAG_Master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_Master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_Master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_Master_master_agent} {USE_WRITERESPONSE} {0};add_instance {AVMM2LVDS_avmm_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {ST_DATA_W} {76};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {ID} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {USE_WRITERESPONSE} {0};add_instance {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {10};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {40};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router} {PKT_TRANS_READ} {44};set_instance_parameter_value {router} {ST_DATA_W} {76};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {103};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {40};set_instance_parameter_value {router_002} {PKT_ADDR_L} {9};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {44};set_instance_parameter_value {router_002} {ST_DATA_W} {76};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {AVMM2LVDS_avmm_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_ADDR_H} {40};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_TRANS_READ} {44};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {ST_DATA_W} {76};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {OUT_BYTE_CNT_H} {47};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {OUT_BURSTWRAP_H} {51};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {76};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {76};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {JTAG_Master_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {50};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {51};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {51};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_ST_DATA_W} {76};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_ST_DATA_W} {103};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {JTAG_Master_master_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_ST_DATA_W} {103};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {50};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_ST_DATA_W} {76};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {address_span_extender_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {AVMM2LVDS_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {AVMM2LVDS_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {AVMM2LVDS_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {AVMM2LVDS_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {AVMM2LVDS_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {JTAG_Master_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_Master_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_Master_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_Master_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_Master_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {AVMM2LVDS_rx_clkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {AVMM2LVDS_rx_clkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {AVMM2LVDS_rx_clkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {address_span_extender_0_expanded_master_translator.avalon_universal_master_0} {address_span_extender_0_expanded_master_agent.av} {avalon};set_connection_parameter_value {address_span_extender_0_expanded_master_translator.avalon_universal_master_0/address_span_extender_0_expanded_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {address_span_extender_0_expanded_master_translator.avalon_universal_master_0/address_span_extender_0_expanded_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {address_span_extender_0_expanded_master_translator.avalon_universal_master_0/address_span_extender_0_expanded_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {address_span_extender_0_expanded_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/address_span_extender_0_expanded_master_agent.rp} {qsys_mm.response};add_connection {JTAG_Master_master_translator.avalon_universal_master_0} {JTAG_Master_master_agent.av} {avalon};set_connection_parameter_value {JTAG_Master_master_translator.avalon_universal_master_0/JTAG_Master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_Master_master_translator.avalon_universal_master_0/JTAG_Master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_Master_master_translator.avalon_universal_master_0/JTAG_Master_master_agent.av} {defaultConnection} {false};add_connection {AVMM2LVDS_avmm_slave_agent.m0} {AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {AVMM2LVDS_avmm_slave_agent.m0/AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {AVMM2LVDS_avmm_slave_agent.m0/AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {AVMM2LVDS_avmm_slave_agent.m0/AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {AVMM2LVDS_avmm_slave_agent.rf_source} {AVMM2LVDS_avmm_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {AVMM2LVDS_avmm_slave_agent_rsp_fifo.out} {AVMM2LVDS_avmm_slave_agent.rf_sink} {avalon_streaming};add_connection {AVMM2LVDS_avmm_slave_agent.rdata_fifo_src} {AVMM2LVDS_avmm_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {AVMM2LVDS_avmm_slave_agent_rdata_fifo.out} {AVMM2LVDS_avmm_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {address_span_extender_0_expanded_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {address_span_extender_0_expanded_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {JTAG_Master_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {JTAG_Master_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {AVMM2LVDS_avmm_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {AVMM2LVDS_avmm_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {AVMM2LVDS_avmm_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/AVMM2LVDS_avmm_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {AVMM2LVDS_avmm_slave_burst_adapter.source0} {AVMM2LVDS_avmm_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {AVMM2LVDS_avmm_slave_burst_adapter.source0/AVMM2LVDS_avmm_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_mux_001.src} {JTAG_Master_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/JTAG_Master_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {JTAG_Master_master_rsp_width_adapter.src} {JTAG_Master_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_Master_master_rsp_width_adapter.src/JTAG_Master_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {JTAG_Master_master_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/JTAG_Master_master_cmd_width_adapter.sink} {qsys_mm.command};add_connection {JTAG_Master_master_cmd_width_adapter.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {JTAG_Master_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {address_span_extender_0_expanded_master_translator.reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {address_span_extender_0_expanded_master_agent.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {JTAG_Master_master_translator.reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {AVMM2LVDS_avmm_slave_translator.reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {JTAG_Master_master_agent.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {AVMM2LVDS_avmm_slave_agent.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {AVMM2LVDS_avmm_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {AVMM2LVDS_avmm_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {AVMM2LVDS_avmm_slave_burst_adapter.cr0_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {JTAG_Master_master_rsp_width_adapter.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {JTAG_Master_master_cmd_width_adapter.clk_reset} {reset};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_expanded_master_translator.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {JTAG_Master_master_translator.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_avmm_slave_translator.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_expanded_master_agent.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {JTAG_Master_master_agent.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_avmm_slave_agent.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_avmm_slave_agent_rsp_fifo.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_avmm_slave_agent_rdata_fifo.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_avmm_slave_burst_adapter.cr0} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {JTAG_Master_master_rsp_width_adapter.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {JTAG_Master_master_cmd_width_adapter.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_reset_reset_bridge.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_reset_reset_bridge.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {JTAG_Master_master_translator_reset_reset_bridge.clk} {clock};add_interface {AVMM2LVDS_rx_clkout} {clock} {slave};set_interface_property {AVMM2LVDS_rx_clkout} {EXPORT_OF} {AVMM2LVDS_rx_clkout_clock_bridge.in_clk};add_interface {address_span_extender_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {address_span_extender_0_reset_reset_bridge_in_reset} {EXPORT_OF} {address_span_extender_0_reset_reset_bridge.in_reset};add_interface {AVMM2LVDS_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {AVMM2LVDS_reset_reset_bridge_in_reset} {EXPORT_OF} {AVMM2LVDS_reset_reset_bridge.in_reset};add_interface {JTAG_Master_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_Master_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_Master_master_translator_reset_reset_bridge.in_reset};add_interface {address_span_extender_0_expanded_master} {avalon} {slave};set_interface_property {address_span_extender_0_expanded_master} {EXPORT_OF} {address_span_extender_0_expanded_master_translator.avalon_anti_master_0};add_interface {JTAG_Master_master} {avalon} {slave};set_interface_property {JTAG_Master_master} {EXPORT_OF} {JTAG_Master_master_translator.avalon_anti_master_0};add_interface {AVMM2LVDS_avmm_slave} {avalon} {master};set_interface_property {AVMM2LVDS_avmm_slave} {EXPORT_OF} {AVMM2LVDS_avmm_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.AVMM2LVDS.avmm_slave} {0};set_module_assignment {interconnect_id.JTAG_Master.master} {0};set_module_assignment {interconnect_id.address_span_extender_0.expanded_master} {1};(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=57,PKT_ADDR_SIDEBAND_L=57,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BURST_TYPE_H=56,PKT_BURST_TYPE_L=55,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=47,PKT_CACHE_H=70,PKT_CACHE_L=67,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=58,PKT_DATA_SIDEBAND_L=58,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_QOS_H=60,PKT_QOS_L=60,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_THREAD_ID_H=63,PKT_THREAD_ID_L=63,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_EXCLUSIVE=46,PKT_TRANS_LOCK=45,PKT_TRANS_POSTED=42,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=76,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=84,PKT_ADDR_SIDEBAND_L=84,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BURST_TYPE_H=83,PKT_BURST_TYPE_L=82,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=74,PKT_CACHE_H=97,PKT_CACHE_L=94,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=85,PKT_DATA_SIDEBAND_L=85,PKT_DEST_ID_H=89,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=102,PKT_ORI_BURST_SIZE_L=100,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_QOS_H=87,PKT_QOS_L=87,PKT_RESPONSE_STATUS_H=99,PKT_RESPONSE_STATUS_L=98,PKT_SRC_ID_H=88,PKT_SRC_ID_L=88,PKT_THREAD_ID_H=90,PKT_THREAD_ID_L=90,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=103,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=1,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=47,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_LOCK=45,PKT_TRANS_POSTED=42,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=76,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=77,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=10,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=89,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=103,TYPE_OF_TRANSACTION=both)(altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both,both)(altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=51,OUT_BYTE_CNT_H=47,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BURST_TYPE_H=56,PKT_BURST_TYPE_L=55,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=47,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,ST_CHANNEL_W=2,ST_DATA_W=76)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=45,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=45,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=45,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:14.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),IN_PKT_ADDR_H=40,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=51,IN_PKT_BURSTWRAP_L=51,IN_PKT_BURST_SIZE_H=54,IN_PKT_BURST_SIZE_L=52,IN_PKT_BURST_TYPE_H=56,IN_PKT_BURST_TYPE_L=55,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=50,IN_PKT_BYTE_CNT_L=47,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=75,IN_PKT_ORI_BURST_SIZE_L=73,IN_PKT_RESPONSE_STATUS_H=72,IN_PKT_RESPONSE_STATUS_L=71,IN_PKT_TRANS_COMPRESSED_READ=41,IN_PKT_TRANS_EXCLUSIVE=46,IN_ST_DATA_W=76,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=81,OUT_PKT_BURST_SIZE_L=79,OUT_PKT_BURST_TYPE_H=83,OUT_PKT_BURST_TYPE_L=82,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=77,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=102,OUT_PKT_ORI_BURST_SIZE_L=100,OUT_PKT_RESPONSE_STATUS_H=99,OUT_PKT_RESPONSE_STATUS_L=98,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=103,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:14.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=78,IN_PKT_BURSTWRAP_L=78,IN_PKT_BURST_SIZE_H=81,IN_PKT_BURST_SIZE_L=79,IN_PKT_BURST_TYPE_H=83,IN_PKT_BURST_TYPE_L=82,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=77,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=102,IN_PKT_ORI_BURST_SIZE_L=100,IN_PKT_RESPONSE_STATUS_H=99,IN_PKT_RESPONSE_STATUS_L=98,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_ST_DATA_W=103,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=40,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=54,OUT_PKT_BURST_SIZE_L=52,OUT_PKT_BURST_TYPE_H=56,OUT_PKT_BURST_TYPE_L=55,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=50,OUT_PKT_BYTE_CNT_L=47,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=75,OUT_PKT_ORI_BURST_SIZE_L=73,OUT_PKT_RESPONSE_STATUS_H=72,OUT_PKT_RESPONSE_STATUS_L=71,OUT_PKT_TRANS_COMPRESSED_READ=41,OUT_PKT_TRANS_EXCLUSIVE=46,OUT_ST_DATA_W=76,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:14.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(avalon_streaming:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(reset:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)(clock:14.1:)"
   instancePathKey="CycloneV_System:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="14.1"
   name="CycloneV_System_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {address_span_extender_0_expanded_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_DATA_W} {8};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_READDATA} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_READ} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_WRITE} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_LOCK} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {JTAG_Master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_Master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_Master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_Master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_Master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_Master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_Master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_Master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_Master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_Master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_Master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_Master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_Master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_Master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_Master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_Master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_Master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_Master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {AVMM2LVDS_avmm_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_READ} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {address_span_extender_0_expanded_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_QOS_H} {60};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_QOS_L} {60};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DATA_SIDEBAND_H} {58};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DATA_SIDEBAND_L} {58};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ADDR_SIDEBAND_H} {57};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ADDR_SIDEBAND_L} {57};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_CACHE_H} {70};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_CACHE_L} {67};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DATA_H} {7};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {ST_DATA_W} {76};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {ID} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {address_span_extender_0_expanded_master_agent} {USE_WRITERESPONSE} {0};add_instance {JTAG_Master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_QOS_H} {87};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_QOS_L} {87};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_CACHE_H} {97};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_CACHE_L} {94};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {JTAG_Master_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {JTAG_Master_master_agent} {ST_DATA_W} {103};set_instance_parameter_value {JTAG_Master_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {JTAG_Master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_Master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_Master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_Master_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_Master_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000002000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_Master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_Master_master_agent} {ID} {0};set_instance_parameter_value {JTAG_Master_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {JTAG_Master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_Master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_Master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_Master_master_agent} {USE_WRITERESPONSE} {0};add_instance {AVMM2LVDS_avmm_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_ADDR_H} {40};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_TRANS_POSTED} {42};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_TRANS_READ} {44};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {ST_DATA_W} {76};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {ID} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent} {USE_WRITERESPONSE} {0};add_instance {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {10};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {AVMM2LVDS_avmm_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {40};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router} {PKT_TRANS_READ} {44};set_instance_parameter_value {router} {ST_DATA_W} {76};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {103};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {40};set_instance_parameter_value {router_002} {PKT_ADDR_L} {9};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {44};set_instance_parameter_value {router_002} {ST_DATA_W} {76};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {AVMM2LVDS_avmm_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_ADDR_H} {40};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BYTE_CNT_L} {47};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_TRANS_WRITE} {43};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PKT_TRANS_READ} {44};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {ST_DATA_W} {76};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {OUT_BYTE_CNT_H} {47};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {OUT_BURSTWRAP_H} {51};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {AVMM2LVDS_avmm_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {76};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {76};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {45};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};add_instance {JTAG_Master_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_ADDR_H} {40};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {50};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {51};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {51};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_ST_DATA_W} {76};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_ST_DATA_W} {103};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {JTAG_Master_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {JTAG_Master_master_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_ST_DATA_W} {103};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_ADDR_H} {40};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {50};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {47};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {41};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {54};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {52};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {46};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {56};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {55};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_ST_DATA_W} {76};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {JTAG_Master_master_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {address_span_extender_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {address_span_extender_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {AVMM2LVDS_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {AVMM2LVDS_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {AVMM2LVDS_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {AVMM2LVDS_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {AVMM2LVDS_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {JTAG_Master_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_Master_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_Master_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_Master_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_Master_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {AVMM2LVDS_rx_clkout_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {AVMM2LVDS_rx_clkout_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {AVMM2LVDS_rx_clkout_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {address_span_extender_0_expanded_master_translator.avalon_universal_master_0} {address_span_extender_0_expanded_master_agent.av} {avalon};set_connection_parameter_value {address_span_extender_0_expanded_master_translator.avalon_universal_master_0/address_span_extender_0_expanded_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {address_span_extender_0_expanded_master_translator.avalon_universal_master_0/address_span_extender_0_expanded_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {address_span_extender_0_expanded_master_translator.avalon_universal_master_0/address_span_extender_0_expanded_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {address_span_extender_0_expanded_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/address_span_extender_0_expanded_master_agent.rp} {qsys_mm.response};add_connection {JTAG_Master_master_translator.avalon_universal_master_0} {JTAG_Master_master_agent.av} {avalon};set_connection_parameter_value {JTAG_Master_master_translator.avalon_universal_master_0/JTAG_Master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_Master_master_translator.avalon_universal_master_0/JTAG_Master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_Master_master_translator.avalon_universal_master_0/JTAG_Master_master_agent.av} {defaultConnection} {false};add_connection {AVMM2LVDS_avmm_slave_agent.m0} {AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {AVMM2LVDS_avmm_slave_agent.m0/AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {AVMM2LVDS_avmm_slave_agent.m0/AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {AVMM2LVDS_avmm_slave_agent.m0/AVMM2LVDS_avmm_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {AVMM2LVDS_avmm_slave_agent.rf_source} {AVMM2LVDS_avmm_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {AVMM2LVDS_avmm_slave_agent_rsp_fifo.out} {AVMM2LVDS_avmm_slave_agent.rf_sink} {avalon_streaming};add_connection {AVMM2LVDS_avmm_slave_agent.rdata_fifo_src} {AVMM2LVDS_avmm_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {AVMM2LVDS_avmm_slave_agent_rdata_fifo.out} {AVMM2LVDS_avmm_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {address_span_extender_0_expanded_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {address_span_extender_0_expanded_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {JTAG_Master_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {JTAG_Master_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {AVMM2LVDS_avmm_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {AVMM2LVDS_avmm_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {AVMM2LVDS_avmm_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/AVMM2LVDS_avmm_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {AVMM2LVDS_avmm_slave_burst_adapter.source0} {AVMM2LVDS_avmm_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {AVMM2LVDS_avmm_slave_burst_adapter.source0/AVMM2LVDS_avmm_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_mux_001.src} {JTAG_Master_master_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/JTAG_Master_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {JTAG_Master_master_rsp_width_adapter.src} {JTAG_Master_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_Master_master_rsp_width_adapter.src/JTAG_Master_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {JTAG_Master_master_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/JTAG_Master_master_cmd_width_adapter.sink} {qsys_mm.command};add_connection {JTAG_Master_master_cmd_width_adapter.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {JTAG_Master_master_cmd_width_adapter.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {address_span_extender_0_expanded_master_translator.reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {address_span_extender_0_expanded_master_agent.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {address_span_extender_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {JTAG_Master_master_translator.reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {AVMM2LVDS_avmm_slave_translator.reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {JTAG_Master_master_agent.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {AVMM2LVDS_avmm_slave_agent.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {AVMM2LVDS_avmm_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {AVMM2LVDS_avmm_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {AVMM2LVDS_avmm_slave_burst_adapter.cr0_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {JTAG_Master_master_rsp_width_adapter.clk_reset} {reset};add_connection {JTAG_Master_master_translator_reset_reset_bridge.out_reset} {JTAG_Master_master_cmd_width_adapter.clk_reset} {reset};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_expanded_master_translator.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {JTAG_Master_master_translator.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_avmm_slave_translator.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_expanded_master_agent.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {JTAG_Master_master_agent.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_avmm_slave_agent.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_avmm_slave_agent_rsp_fifo.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_avmm_slave_agent_rdata_fifo.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {router.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_avmm_slave_burst_adapter.cr0} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {JTAG_Master_master_rsp_width_adapter.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {JTAG_Master_master_cmd_width_adapter.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {address_span_extender_0_reset_reset_bridge.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {AVMM2LVDS_reset_reset_bridge.clk} {clock};add_connection {AVMM2LVDS_rx_clkout_clock_bridge.out_clk} {JTAG_Master_master_translator_reset_reset_bridge.clk} {clock};add_interface {AVMM2LVDS_rx_clkout} {clock} {slave};set_interface_property {AVMM2LVDS_rx_clkout} {EXPORT_OF} {AVMM2LVDS_rx_clkout_clock_bridge.in_clk};add_interface {address_span_extender_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {address_span_extender_0_reset_reset_bridge_in_reset} {EXPORT_OF} {address_span_extender_0_reset_reset_bridge.in_reset};add_interface {AVMM2LVDS_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {AVMM2LVDS_reset_reset_bridge_in_reset} {EXPORT_OF} {AVMM2LVDS_reset_reset_bridge.in_reset};add_interface {JTAG_Master_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_Master_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_Master_master_translator_reset_reset_bridge.in_reset};add_interface {address_span_extender_0_expanded_master} {avalon} {slave};set_interface_property {address_span_extender_0_expanded_master} {EXPORT_OF} {address_span_extender_0_expanded_master_translator.avalon_anti_master_0};add_interface {JTAG_Master_master} {avalon} {slave};set_interface_property {JTAG_Master_master} {EXPORT_OF} {JTAG_Master_master_translator.avalon_anti_master_0};add_interface {AVMM2LVDS_avmm_slave} {avalon} {master};set_interface_property {AVMM2LVDS_avmm_slave} {EXPORT_OF} {AVMM2LVDS_avmm_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.AVMM2LVDS.avmm_slave} {0};set_module_assignment {interconnect_id.JTAG_Master.master} {0};set_module_assignment {interconnect_id.address_span_extender_0.expanded_master} {1};" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="CycloneV_System" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 30 starting:altera_mm_interconnect "submodules/CycloneV_System_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/CycloneV_System_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/CycloneV_System_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/CycloneV_System_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/CycloneV_System_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 32 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_traffic_generator_0_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_traffic_generator_0_avl_translator</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 31 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="address_span_extender_0_windowed_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>address_span_extender_0_windowed_slave_translator</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 30 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_traffic_generator_0_avl_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_traffic_generator_0_avl_agent</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 29 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="address_span_extender_0_windowed_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>address_span_extender_0_windowed_slave_agent</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 40 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 13 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 12 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 11 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 10 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="AVMM2LVDS_avmm_slave_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>AVMM2LVDS_avmm_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 9 starting:altera_merlin_demultiplexer "submodules/CycloneV_System_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 7 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/CycloneV_System_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 3 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="JTAG_Master_master_rsp_width_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>JTAG_Master_master_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:14.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="CycloneV_System:.:rst_controller"
   kind="altera_reset_controller"
   version="14.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System" as="rst_controller,rst_controller_001" />
  <instantiator instantiator="CycloneV_System_AVMM2LVDS" as="rst_controller" />
  <instantiator instantiator="CycloneV_System_JTAG_Master" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 49 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>CycloneV_System</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Bytes_to_LVDS:1.0:PT_PCFIFO=false,PT_SLAVE=false,P_ALIGNSEQ0=42,P_ALIGNSEQ1=42,P_DEV_FAMILY=1,P_OOSCNTR=8,P_PCFIFO=0,P_SLAVE=0"
   instancePathKey="CycloneV_System:.:AVMM2LVDS:.:Local_Bytes_to_LVDS"
   kind="Bytes_to_LVDS"
   version="1.0"
   name="bytes_to_lvds">
  <parameter name="PT_PCFIFO" value="false" />
  <parameter name="P_OOSCNTR" value="8" />
  <parameter name="P_ALIGNSEQ0" value="42" />
  <parameter name="PT_SLAVE" value="false" />
  <parameter name="P_ALIGNSEQ1" value="42" />
  <parameter name="P_DEV_FAMILY" value="1" />
  <parameter name="P_SLAVE" value="0" />
  <parameter name="P_PCFIFO" value="0" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/bytes_to_lvds.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_rx_x2_m10_0002.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_rx_x2_m10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_rx_x2_c5.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_tx_x2_m10_0002.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_tx_x2_m10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lvds_tx_x2_c5.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/ddout_x1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avst_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avst_phasecompfifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/LVDS/Bytes_to_LVDS_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_AVMM2LVDS" as="Local_Bytes_to_LVDS" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 47 starting:Bytes_to_LVDS "submodules/bytes_to_lvds"</message>
   <message level="Info" culprit="Local_Bytes_to_LVDS"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>Bytes_to_LVDS</b> "<b>Local_Bytes_to_LVDS</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="avalon_slave_to_packets:1.0:P_AWIDTH=13,P_FIFOSIZELOGN=2,P_MAXBURSTSIZE=1,P_MAXBURSTSTRING=1,P_MAXBURSTWIDTH=1"
   instancePathKey="CycloneV_System:.:AVMM2LVDS:.:local_avalon_slave_to_packets"
   kind="avalon_slave_to_packets"
   version="1.0"
   name="avs_to_packets_wrapper">
  <parameter name="P_AWIDTH" value="13" />
  <parameter name="P_MAXBURSTSIZE" value="1" />
  <parameter name="P_MAXBURSTSTRING" value="1" />
  <parameter name="P_MAXBURSTWIDTH" value="1" />
  <parameter name="P_FIFOSIZELOGN" value="2" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avs_to_packets_if.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avs_to_packets.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avs_to_packets_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avmm_transaction_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avmm_cmdresp_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/avalon_slave_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_AVMM2LVDS"
     as="local_avalon_slave_to_packets" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 46 starting:avalon_slave_to_packets "submodules/avs_to_packets_wrapper"</message>
   <message level="Info" culprit="local_avalon_slave_to_packets"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>avalon_slave_to_packets</b> "<b>local_avalon_slave_to_packets</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="CycloneV_System:.:AVMM2LVDS:.:local_st_bytes_to_packets"
   kind="altera_avalon_st_bytes_to_packets"
   version="14.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_AVMM2LVDS"
     as="local_st_bytes_to_packets" />
  <instantiator instantiator="CycloneV_System_JTAG_Master" as="b2p" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 45 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="local_st_bytes_to_packets"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>local_st_bytes_to_packets</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="CycloneV_System:.:AVMM2LVDS:.:local_st_packets_to_bytes"
   kind="altera_avalon_st_packets_to_bytes"
   version="14.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_AVMM2LVDS"
     as="local_st_packets_to_bytes" />
  <instantiator instantiator="CycloneV_System_JTAG_Master" as="p2b" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 44 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="local_st_packets_to_bytes"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>local_st_packets_to_bytes</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:14.1:AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=8,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=8,outDataWidth=8,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=255,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:14.1:)(clock:14.1:)(reset:14.1:)"
   instancePathKey="CycloneV_System:.:AVMM2LVDS:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="14.1"
   name="CycloneV_System_AVMM2LVDS_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="8" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C7" />
  <parameter name="inDataWidth" value="8" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="CycloneV_System_AVMM2LVDS" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 43 starting:altera_avalon_st_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>channel_adapter</b> "<b>submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 1 starting:channel_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:14.1:AUTO_DEVICE=5CSXFC6D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=8,inDataWidth=8,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=8,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:14.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:14.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(clock:14.1:)(clock:14.1:)(reset:14.1:)"
   instancePathKey="CycloneV_System:.:AVMM2LVDS:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="14.1"
   name="CycloneV_System_AVMM2LVDS_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="8" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSXFC6D6F31C7" />
  <parameter name="inDataWidth" value="8" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="CycloneV_System_AVMM2LVDS" as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 43 starting:altera_avalon_st_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>channel_adapter</b> "<b>submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>AVMM2LVDS</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="CycloneV_System">queue size: 0 starting:channel_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="CycloneV_System:.:JTAG_Master:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="100.99.98.97"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_JTAG_Master"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 42 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="CycloneV_System:.:JTAG_Master:.:timing_adt"
   kind="timing_adapter"
   version="14.1"
   name="CycloneV_System_JTAG_Master_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_JTAG_Master" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 41 starting:timing_adapter "submodules/CycloneV_System_JTAG_Master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_Master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:14.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="CycloneV_System:.:JTAG_Master:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="14.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_JTAG_Master" as="fifo" />
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_0"
     as="address_span_extender_0_windowed_slave_agent_rsp_fifo" />
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_1"
     as="AVMM2LVDS_avmm_slave_agent_rsp_fifo,AVMM2LVDS_avmm_slave_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 40 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:14.1:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="CycloneV_System:.:JTAG_Master:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="14.1"
   name="altera_avalon_packets_to_master">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_JTAG_Master" as="transacto" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 37 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_Master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="CycloneV_System:.:JTAG_Master:.:b2p_adapter"
   kind="channel_adapter"
   version="14.1"
   name="CycloneV_System_JTAG_Master_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_JTAG_Master" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 36 starting:channel_adapter "submodules/CycloneV_System_JTAG_Master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_Master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="CycloneV_System:.:JTAG_Master:.:p2b_adapter"
   kind="channel_adapter"
   version="14.1"
   name="CycloneV_System_JTAG_Master_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_JTAG_Master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_JTAG_Master" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 35 starting:channel_adapter "submodules/CycloneV_System_JTAG_Master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_Master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_traffic_generator_core:14.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634061,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_AVL_ADDR_WIDTH=12,TG_AVL_ADDR_WIDTH_IN=12,TG_AVL_BE_WIDTH=1,TG_AVL_DATA_WIDTH=8,TG_AVL_DATA_WIDTH_IN=8,TG_AVL_MAX_SIZE=1,TG_AVL_NUM_SYMBOLS=1,TG_AVL_SIZE_WIDTH=1,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=12,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=false,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=false,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=true,TG_MAX_READ_LATENCY=128,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=false,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=1,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=1,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=64,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0"
   instancePathKey="CycloneV_System:.:mm_traffic_generator_0:.:traffic_generator_0"
   kind="altera_avalon_mm_traffic_generator_core"
   version="14.1"
   name="driver_no_ifdef_params">
  <parameter name="DRIVER_SIGNATURE" value="1431634061" />
  <parameter name="TG_SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="TG_USE_LITE_DRIVER" value="false" />
  <parameter name="TG_BLOCK_RW_RAND_ADDR_COUNT" value="8" />
  <parameter name="TG_BURST_BEGIN" value="false" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <parameter name="TG_BYTE_ENABLE" value="false" />
  <parameter name="TG_ENABLE_DRIVER_CSR_MASTER" value="false" />
  <parameter name="TG_USE_UNIX_ID" value="0" />
  <parameter name="TG_AVL_MAX_SIZE" value="1" />
  <parameter name="TG_NUM_DRIVER_LOOP" value="1" />
  <parameter name="TG_BURST_ON_BURST_BOUNDARY" value="false" />
  <parameter name="TG_RANDOM_BYTE_ENABLE" value="false" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="TG_GEN_BYTE_ADDR" value="true" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="TG_AVL_BE_WIDTH" value="1" />
  <parameter name="TG_AVL_SIZE_WIDTH" value="1" />
  <parameter name="TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT" value="8" />
  <parameter name="TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT" value="32" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="TG_ENABLE_UNIX_ID" value="false" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="TG_SINGLE_RW_SEQ_ADDR_COUNT" value="32" />
  <parameter name="TG_AVL_ADDR_WIDTH_IN" value="12" />
  <parameter name="TG_AVL_NUM_SYMBOLS" value="1" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="TG_AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="TG_TWO_AVL_INTERFACES" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="TG_SINGLE_RW_RAND_ADDR_COUNT" value="32" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="TG_MAX_READ_LATENCY" value="128" />
  <parameter name="TG_AVL_ADDR_WIDTH" value="12" />
  <parameter name="TG_POWER_OF_TWO_BUS" value="true" />
  <parameter name="TG_BLOCK_RW_SEQ_ADDR_COUNT" value="8" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="TG_RAND_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT" value="1" />
  <parameter name="TG_TEMPLATE_STAGE_COUNT" value="4" />
  <parameter name="TG_DO_NOT_CROSS_4KB_BOUNDARY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT" value="50" />
  <parameter name="TG_ENABLE_READ_COMPARE" value="true" />
  <parameter name="TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT" value="1" />
  <parameter name="TG_TIMEOUT_COUNTER_WIDTH" value="64" />
  <parameter name="TG_AVL_DATA_WIDTH" value="8" />
  <parameter name="TG_AVL_DATA_WIDTH_IN" value="8" />
  <parameter name="TG_BLOCK_RW_BLOCK_SIZE" value="8" />
  <parameter name="TG_POWER_OF_TWO_BURSTS_ONLY" value="false" />
  <parameter name="TG_AVL_WORD_ADDR_WIDTH" value="12" />
  <parameter name="TG_RAND_ADDR_GEN_MAX_BURSTCOUNT" value="1" />
  <parameter name="TG_PNF_ENABLE" value="true" />
  <parameter name="TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_definitions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/burst_boundary_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/lfsr_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_burstcount_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_num_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/rand_seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/scfifo_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/template_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/template_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/avalon_traffic_gen_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/block_rw_stage_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/driver_fsm_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/read_compare_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/single_rw_stage_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/altera_avalon_mm_traffic_generator_core/altera_avalon_mm_traffic_generator_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_mm_traffic_generator_0"
     as="traffic_generator_0" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 33 starting:altera_avalon_mm_traffic_generator_core "submodules/driver_no_ifdef_params"</message>
   <message level="Info" culprit="traffic_generator_0"><![CDATA["<b>mm_traffic_generator_0</b>" instantiated <b>altera_avalon_mm_traffic_generator_core</b> "<b>traffic_generator_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=12,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="CycloneV_System:.:mm_interconnect_0:.:mm_traffic_generator_0_avl_translator"
   kind="altera_merlin_master_translator"
   version="14.1"
   name="altera_merlin_master_translator">
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_0"
     as="mm_traffic_generator_0_avl_translator" />
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_1"
     as="address_span_extender_0_expanded_master_translator,JTAG_Master_master_translator" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 32 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_traffic_generator_0_avl_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_traffic_generator_0_avl_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:14.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=12,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="CycloneV_System:.:mm_interconnect_0:.:address_span_extender_0_windowed_slave_translator"
   kind="altera_merlin_slave_translator"
   version="14.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_0"
     as="address_span_extender_0_windowed_slave_translator" />
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_1"
     as="AVMM2LVDS_avmm_slave_translator" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 31 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="address_span_extender_0_windowed_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>address_span_extender_0_windowed_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:14.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;address_span_extender_0_windowed_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),PKT_ADDR_H=20,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=36,PKT_ADDR_SIDEBAND_L=36,PKT_BEGIN_BURST=38,PKT_BURSTWRAP_H=30,PKT_BURSTWRAP_L=30,PKT_BURST_SIZE_H=33,PKT_BURST_SIZE_L=31,PKT_BURST_TYPE_H=35,PKT_BURST_TYPE_L=34,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=29,PKT_BYTE_CNT_L=27,PKT_CACHE_H=49,PKT_CACHE_L=46,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=37,PKT_DATA_SIDEBAND_L=37,PKT_DEST_ID_H=41,PKT_DEST_ID_L=41,PKT_ORI_BURST_SIZE_H=54,PKT_ORI_BURST_SIZE_L=52,PKT_PROTECTION_H=45,PKT_PROTECTION_L=43,PKT_QOS_H=39,PKT_QOS_L=39,PKT_RESPONSE_STATUS_H=51,PKT_RESPONSE_STATUS_L=50,PKT_SRC_ID_H=40,PKT_SRC_ID_L=40,PKT_THREAD_ID_H=42,PKT_THREAD_ID_L=42,PKT_TRANS_COMPRESSED_READ=21,PKT_TRANS_EXCLUSIVE=26,PKT_TRANS_LOCK=25,PKT_TRANS_POSTED=22,PKT_TRANS_READ=24,PKT_TRANS_WRITE=23,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=55,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="CycloneV_System:.:mm_interconnect_0:.:mm_traffic_generator_0_avl_agent"
   kind="altera_merlin_master_agent"
   version="14.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_0"
     as="mm_traffic_generator_0_avl_agent" />
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_1"
     as="address_span_extender_0_expanded_master_agent,JTAG_Master_master_agent" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 30 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_traffic_generator_0_avl_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_traffic_generator_0_avl_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:14.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),PKT_ADDR_H=20,PKT_ADDR_L=9,PKT_BEGIN_BURST=38,PKT_BURSTWRAP_H=30,PKT_BURSTWRAP_L=30,PKT_BURST_SIZE_H=33,PKT_BURST_SIZE_L=31,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=29,PKT_BYTE_CNT_L=27,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DEST_ID_H=41,PKT_DEST_ID_L=41,PKT_ORI_BURST_SIZE_H=54,PKT_ORI_BURST_SIZE_L=52,PKT_PROTECTION_H=45,PKT_PROTECTION_L=43,PKT_RESPONSE_STATUS_H=51,PKT_RESPONSE_STATUS_L=50,PKT_SRC_ID_H=40,PKT_SRC_ID_L=40,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=21,PKT_TRANS_LOCK=25,PKT_TRANS_POSTED=22,PKT_TRANS_READ=24,PKT_TRANS_WRITE=23,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=55,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="CycloneV_System:.:mm_interconnect_0:.:address_span_extender_0_windowed_slave_agent"
   kind="altera_merlin_slave_agent"
   version="14.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_0"
     as="address_span_extender_0_windowed_slave_agent" />
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_1"
     as="AVMM2LVDS_avmm_slave_agent" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 29 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="address_span_extender_0_windowed_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>address_span_extender_0_windowed_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x1000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=20,PKT_ADDR_L=9,PKT_DEST_ID_H=41,PKT_DEST_ID_L=41,PKT_PROTECTION_H=45,PKT_PROTECTION_L=43,PKT_TRANS_READ=24,PKT_TRANS_WRITE=23,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x1000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=55,TYPE_OF_TRANSACTION=both"
   instancePathKey="CycloneV_System:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="14.1"
   name="CycloneV_System_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="24" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x1000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="20" />
  <parameter name="PKT_DEST_ID_H" value="41" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="41" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="55" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="45" />
  <parameter name="END_ADDRESS" value="0x1000" />
  <parameter name="PKT_PROTECTION_L" value="43" />
  <parameter name="PKT_TRANS_WRITE" value="23" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 27 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=20,PKT_ADDR_L=9,PKT_DEST_ID_H=41,PKT_DEST_ID_L=41,PKT_PROTECTION_H=45,PKT_PROTECTION_L=43,PKT_TRANS_READ=24,PKT_TRANS_WRITE=23,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=55,TYPE_OF_TRANSACTION=both"
   instancePathKey="CycloneV_System:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="14.1"
   name="CycloneV_System_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="24" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="20" />
  <parameter name="PKT_DEST_ID_H" value="41" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="41" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="55" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="45" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="43" />
  <parameter name="PKT_TRANS_WRITE" value="23" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 26 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=55,VALID_WIDTH=1"
   instancePathKey="CycloneV_System:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="CycloneV_System_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="55" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_0"
     as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 25 starting:altera_merlin_demultiplexer "submodules/CycloneV_System_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=25,ST_CHANNEL_W=1,ST_DATA_W=55,USE_EXTERNAL_ARB=0"
   instancePathKey="CycloneV_System:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="CycloneV_System_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="55" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="25" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 24 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=25,ST_CHANNEL_W=1,ST_DATA_W=55,USE_EXTERNAL_ARB=0"
   instancePathKey="CycloneV_System:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="CycloneV_System_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(54:52) response_status(51:50) cache(49:46) protection(45:43) thread_id(42) dest_id(41) src_id(40) qos(39) begin_burst(38) data_sideband(37) addr_sideband(36) burst_type(35:34) burst_size(33:31) burstwrap(30) byte_cnt(29:27) trans_exclusive(26) trans_lock(25) trans_read(24) trans_write(23) trans_posted(22) trans_compressed_read(21) addr(20:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="55" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="25" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 22 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both"
   instancePathKey="CycloneV_System:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="14.1"
   name="CycloneV_System_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="44" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x2000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="40" />
  <parameter name="PKT_DEST_ID_H" value="62" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="62" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="66" />
  <parameter name="END_ADDRESS" value="0x2000" />
  <parameter name="PKT_PROTECTION_L" value="64" />
  <parameter name="PKT_TRANS_WRITE" value="43" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 13 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=89,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=103,TYPE_OF_TRANSACTION=both"
   instancePathKey="CycloneV_System:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="14.1"
   name="CycloneV_System_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x2000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="89" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="93" />
  <parameter name="END_ADDRESS" value="0x2000" />
  <parameter name="PKT_PROTECTION_L" value="91" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_mm_interconnect_1" as="router_001" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 12 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:14.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=76,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="CycloneV_System:.:mm_interconnect_1:.:router_002"
   kind="altera_merlin_router"
   version="14.1"
   name="CycloneV_System_mm_interconnect_1_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="44" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="40" />
  <parameter name="PKT_DEST_ID_H" value="62" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="62" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="66" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="64" />
  <parameter name="PKT_TRANS_WRITE" value="43" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_mm_interconnect_1" as="router_002" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 11 starting:altera_merlin_router "submodules/CycloneV_System_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:14.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=51,OUT_BYTE_CNT_H=47,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=40,PKT_ADDR_L=9,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BURST_TYPE_H=56,PKT_BURST_TYPE_L=55,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=47,PKT_TRANS_COMPRESSED_READ=41,PKT_TRANS_READ=44,PKT_TRANS_WRITE=43,ST_CHANNEL_W=2,ST_DATA_W=76"
   instancePathKey="CycloneV_System:.:mm_interconnect_1:.:AVMM2LVDS_avmm_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="14.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="41" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_1"
     as="AVMM2LVDS_avmm_slave_burst_adapter" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 10 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="AVMM2LVDS_avmm_slave_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>AVMM2LVDS_avmm_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1"
   instancePathKey="CycloneV_System:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="CycloneV_System_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_1"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 9 starting:altera_merlin_demultiplexer "submodules/CycloneV_System_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=45,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0"
   instancePathKey="CycloneV_System:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="CycloneV_System_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_mm_interconnect_1" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 7 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:14.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=76,VALID_WIDTH=1"
   instancePathKey="CycloneV_System:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="14.1"
   name="CycloneV_System_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="CycloneV_System_mm_interconnect_1" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 6 starting:altera_merlin_demultiplexer "submodules/CycloneV_System_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:14.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=45,ST_CHANNEL_W=2,ST_DATA_W=76,USE_EXTERNAL_ARB=0"
   instancePathKey="CycloneV_System:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="14.1"
   name="CycloneV_System_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="45" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_1"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 5 starting:altera_merlin_multiplexer "submodules/CycloneV_System_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:14.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0),IN_PKT_ADDR_H=40,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=51,IN_PKT_BURSTWRAP_L=51,IN_PKT_BURST_SIZE_H=54,IN_PKT_BURST_SIZE_L=52,IN_PKT_BURST_TYPE_H=56,IN_PKT_BURST_TYPE_L=55,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=50,IN_PKT_BYTE_CNT_L=47,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=75,IN_PKT_ORI_BURST_SIZE_L=73,IN_PKT_RESPONSE_STATUS_H=72,IN_PKT_RESPONSE_STATUS_L=71,IN_PKT_TRANS_COMPRESSED_READ=41,IN_PKT_TRANS_EXCLUSIVE=46,IN_ST_DATA_W=76,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=81,OUT_PKT_BURST_SIZE_L=79,OUT_PKT_BURST_TYPE_H=83,OUT_PKT_BURST_TYPE_L=82,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=77,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=102,OUT_PKT_ORI_BURST_SIZE_L=100,OUT_PKT_RESPONSE_STATUS_H=99,OUT_PKT_RESPONSE_STATUS_L=98,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=103,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2"
   instancePathKey="CycloneV_System:.:mm_interconnect_1:.:JTAG_Master_master_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="14.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="102" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="100" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="75" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:47) trans_exclusive(46) trans_lock(45) trans_read(44) trans_write(43) trans_posted(42) trans_compressed_read(41) addr(40:9) byteen(8) data(7:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="73" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_mm_interconnect_1"
     as="JTAG_Master_master_rsp_width_adapter,JTAG_Master_master_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 3 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="JTAG_Master_master_rsp_width_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>JTAG_Master_master_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="CycloneV_System:.:AVMM2LVDS:.:avalon_st_adapter:.:channel_adapter_0"
   kind="channel_adapter"
   version="14.1"
   name="CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_AVMM2LVDS_avalon_st_adapter"
     as="channel_adapter_0" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 1 starting:channel_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:14.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="CycloneV_System:.:AVMM2LVDS:.:avalon_st_adapter_001:.:channel_adapter_0"
   kind="channel_adapter"
   version="14.1"
   name="CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/avsoc/edevel00396_adc32/tsbs/common_rtl_library/tsb/ip/rtl/AVMM_via_LVDS/AVMM_via_LVDS/source/qsys/CycloneV_System/synthesis/submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/altera/14.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="CycloneV_System_AVMM2LVDS_avalon_st_adapter_001"
     as="channel_adapter_0" />
  <messages>
   <message level="Debug" culprit="CycloneV_System">queue size: 0 starting:channel_adapter "submodules/CycloneV_System_AVMM2LVDS_avalon_st_adapter_001_channel_adapter_0"</message>
   <message level="Info" culprit="channel_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>channel_adapter</b> "<b>channel_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
