

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Sun Nov 13 20:47:09 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Big_Data_Ser
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.60 ns|  5.548 ns|     2.05 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dut_Pipeline_1_fu_130                |dut_Pipeline_1                |        9|        9|  68.400 ns|  68.400 ns|    9|    9|       no|
        |grp_dut_Pipeline_2_fu_136                |dut_Pipeline_2                |        9|        9|  68.400 ns|  68.400 ns|    9|    9|       no|
        |grp_dut_Pipeline_3_fu_142                |dut_Pipeline_3                |        9|        9|  68.400 ns|  68.400 ns|    9|    9|       no|
        |grp_dut_Pipeline_VITIS_LOOP_38_1_fu_148  |dut_Pipeline_VITIS_LOOP_38_1  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_dut_Pipeline_VITIS_LOOP_73_2_fu_160  |dut_Pipeline_VITIS_LOOP_73_2  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    275|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|    5563|   6752|    -|
|Memory           |        0|    -|     128|     12|    0|
|Multiplexer      |        -|    -|       -|    507|    -|
|Register         |        -|    -|     467|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    6158|   7546|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       5|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                          |control_s_axi                 |        0|   0|   208|   360|    0|
    |grp_dut_Pipeline_1_fu_130                |dut_Pipeline_1                |        0|   0|     5|    46|    0|
    |grp_dut_Pipeline_2_fu_136                |dut_Pipeline_2                |        0|   0|     5|    46|    0|
    |grp_dut_Pipeline_3_fu_142                |dut_Pipeline_3                |        0|   0|     5|    46|    0|
    |grp_dut_Pipeline_VITIS_LOOP_38_1_fu_148  |dut_Pipeline_VITIS_LOOP_38_1  |        0|   0|   519|   921|    0|
    |grp_dut_Pipeline_VITIS_LOOP_73_2_fu_160  |dut_Pipeline_VITIS_LOOP_73_2  |        0|   0|  3840|  3894|    0|
    |gmem_m_axi_U                             |gmem_m_axi                    |        0|   0|   754|  1438|    0|
    |mul_32s_34ns_65_5_1_U19                  |mul_32s_34ns_65_5_1           |        0|   3|   227|     1|    0|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                    |                              |        0|   3|  5563|  6752|    0|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |ptr_col2_U       |ptr_col2_RAM_AUTO_1R1W  |        0|  32|   4|    0|     7|   32|     1|          224|
    |ptr_col2_base_U  |ptr_col2_RAM_AUTO_1R1W  |        0|  32|   4|    0|     7|   32|     1|          224|
    |ptr_col_U        |ptr_col_RAM_AUTO_1R1W   |        0|  64|   4|    0|     7|   32|     1|          224|
    +-----------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                        |        0| 128|  12|    0|    21|   96|     3|          672|
    +-----------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_173_p2               |         +|   0|  0|  71|          64|           2|
    |sub_fu_244_p2                    |         +|   0|  0|  36|          29|           2|
    |neg_mul_fu_212_p2                |         -|   0|  0|  72|           1|          65|
    |neg_ti_fu_232_p2                 |         -|   0|  0|  36|           1|          29|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |empty_40_fu_238_p3               |    select|   0|  0|  29|           1|          29|
    |empty_fu_226_p3                  |    select|   0|  0|  29|           1|          29|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 275|          98|         157|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  65|         15|    1|         15|
    |gmem_ARADDR             |  20|          4|   64|        256|
    |gmem_ARLEN              |  20|          4|   32|        128|
    |gmem_ARVALID            |  20|          4|    1|          4|
    |gmem_AWADDR             |  14|          3|   64|        192|
    |gmem_AWLEN              |  14|          3|   32|         96|
    |gmem_AWVALID            |  14|          3|    1|          3|
    |gmem_BREADY             |  14|          3|    1|          3|
    |gmem_RREADY             |  20|          4|    1|          4|
    |gmem_WDATA              |  14|          3|    8|         24|
    |gmem_WSTRB              |  14|          3|    1|          3|
    |gmem_WVALID             |  14|          3|    1|          3|
    |gmem_blk_n_AR           |   9|          2|    1|          2|
    |gmem_blk_n_R            |   9|          2|    1|          2|
    |ptr_col2_address0       |  20|          4|    3|         12|
    |ptr_col2_base_address0  |  20|          4|    3|         12|
    |ptr_col2_base_ce0       |  20|          4|    1|          4|
    |ptr_col2_base_d0        |  14|          3|   32|         96|
    |ptr_col2_base_we0       |  14|          3|    1|          3|
    |ptr_col2_ce0            |  20|          4|    1|          4|
    |ptr_col2_d0             |  20|          4|   32|        128|
    |ptr_col2_we0            |  20|          4|    1|          4|
    |ptr_col_address0        |  20|          4|    3|         12|
    |ptr_col_ce0             |  20|          4|    1|          4|
    |ptr_col_ce1             |   9|          2|    1|          2|
    |ptr_col_d0              |  20|          4|   32|        128|
    |ptr_col_we0             |  20|          4|    1|          4|
    |ptr_col_we1             |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 507|        106|  322|       1150|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |add_ln41_reg_266                                      |  64|   0|   64|          0|
    |ap_CS_fsm                                             |  14|   0|   14|          0|
    |dst_buff_read_reg_254                                 |  64|   0|   64|          0|
    |gmem_addr_1_reg_283                                   |  64|   0|   64|          0|
    |grp_dut_Pipeline_1_fu_130_ap_start_reg                |   1|   0|    1|          0|
    |grp_dut_Pipeline_2_fu_136_ap_start_reg                |   1|   0|    1|          0|
    |grp_dut_Pipeline_3_fu_142_ap_start_reg                |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_38_1_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |grp_dut_Pipeline_VITIS_LOOP_73_2_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |mul_reg_289                                           |  65|   0|   65|          0|
    |neg_mul_reg_300                                       |  65|   0|   65|          0|
    |next_col_idx_V_reg_310                                |   3|   0|    3|          0|
    |src_buff_read_reg_260                                 |  64|   0|   64|          0|
    |sub_reg_305                                           |  29|   0|   29|          0|
    |tmp_4_reg_294                                         |  29|   0|   29|          0|
    |tmp_reg_277                                           |   1|   0|    1|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 467|   0|  467|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|           dut|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

