%\begin{newacronym}[CGRA]
	\newacro{CGRA}{Coarse-Grain Reconfigurable Array}
	\newacro{CPU}{Central Processing Unit}
	\newacro{ISA}{Instruction Set Architecture}
	% \newacro{UART}{Universal Asynchronous Receiver-Transmitter}
	% \newacro{LED}{Light Emitting Diode}
	\newacro{CM}{Configuration Module}
	\newacro{DE}{Data Engine}
	\newacro{FU}{Functional Units}
	\newacro{AGU}{Address Generation Unit}
	% \newacro{LUT}{Lookup Tables}
	\newacro{FPGA}{Field-Programmable Gate Array}
	\newacro{ASIC}{Application-Specific Integrated Circuit}
	% \newacro{CPI}{Cycles Per Instruction}
	\newacro{CNN}{Convolutional Neural Network}
	% \newacro{HDL}{Hardware Description Language}
	% \newacro{RTL}{Register-Transfer Level}
	% \newacro{UUT}{Unit Under Test}
	% \newacro{VPI}{Verilog Procedural Interface}
	\newacro{API}{Application Programming Interface}
	% \newacro{DMA}{Direct Memory Access}
	% \newacro{VCD}{Value Change Dump}
	% \newacro{BRAM}{Block Random Access Memories}
	\newacro{DSP}{Digital Signal Processor}
	\newacro{NPU}{Neural Processing Unit}
	\newacro{ALU}{Arithmetic Logic Unit}
	\newacro{DAG}{Directed Acyclic Graph}
	\newacro{SDF}{Synchronous Data Flow}
	\newacro{HLS}{High Level Synthesis}
	\newacro{NN}{Neural Network}
	\newacro{FP32}{Floating Point 32 bit}
	\newacro{MLP}{Multilayer Perceptrons}
	\newacro{GPP}{General Purpose Processor}
	\newacro{RAM}{Random Access Memory}
	\newacro{MAC}{Multiplier and Accumulator}
	\newacro{IP}{Intellectual Property}
	\newacro{SIMD}{Single Instruction Multiple Data}
	\newacro{VI}{Versat Input Memory}
	\newacro{VO}{Versat Output Memory}
	%\end{newacronym}
	%print list
	
	\noindent
	\textbf{AGU} Address Generation Unit\\
	\textbf{ALU} Arithmetic Logic Unit\\
	\textbf{API} Application Programming Interface\\
	\textbf{ASIC} Application-Specific Integrated Circuit\\
	\textbf{NPU} Neural Processing Unit \\
	% \textbf{BRAM} Block Random Access Memory\\
	\textbf{CGRA} Coarse-Grain Reconfigurable Array\\
	\textbf{CM} Configuration Module\\
	\textbf{CNN} Convolutional Neural Network\\
	\textbf{DNN} Deep Neural Network\\
	\textbf{CPU} Central Processing Unit\\
	\textbf{DE} Data Engine\\
	% \textbf{DMA} Direct Memory Access\\
	\textbf{DSP} Digital Signal Processor\\
	\textbf{FPGA} Field-Programmable Gate Array\\
	\textbf{FU} Functional Unit\\
	% \textbf{HDL} Hardware Description Language\\
	\textbf{ISA} Instruction Set Architecture\\
	% \textbf{LED} Light Emitting Diode\\
	% \textbf{LUT} Lookup Table\\
	% \textbf{RTL} Register-Transfer Level\\
	% \textbf{UART} Universal Asynchronous Receiver-Transmitter\\
	% \textbf{UUT} Unit Under Test\\
	% \textbf{VCD} Value Change Dump\\
	% \textbf{VPI} Verilog Procedural Interface\\
	\textbf{DAG} Directed Acyclic Graph\\
	\textbf{SDF} Synchronous Data Flow\\
	\textbf{HLS} High Level Synthesis\\
	\textbf{NN} Neural Network\\
	\textbf{FP32} Floating Point 32 bit\\
	\textbf{MLP} Multilayer Perceptrons\\
	\textbf{GPP} General Purpose Processor\\
	\textbf{RAM} Random Access Memory\\
	\textbf{MAC} Multiplier and Accumulator\\
	\textbf{IP} Intellectual Property\\
	\textbf{SIMD} Single Instruction Multiple Data\\
	\textbf{VI} Versat Input Memory\\
	\textbf{VO} Versat Output Memory\\


