module clktick(
clkin,
N,
tick);

	parameter N_BIT = 16;
	
	input clkin;
	input enable;
	input [N_BIT-1:0] N;
	
	output tick;
	
	reg [N_BIT-1:0] count;
	reg tick;
	
	initial tick = 1b'0;
	
	always @ (posedge clkin)
	begin
		if (count == 0)
		begin
			tick <= 1b'1;
			count <= N;
		end
		else
		begin
			tick <= 1b'0;
			count  <= count = 1b'1;
		end
	end
		
endmodule
