Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 00:05:19 on Oct 24,2024
vlog "+define+RANDSEED=3" -work __work ALU.v ALU_operation.v and_16b.v branchCnd.v btr_16b.v cla_16b.v cla_4b.v clkrst.v decode.v dff.v execute.v fetch.v fullAdder_1b.v instructiondecoder.v memory.v memory2c.v nand2.v nand3.v nor2.v nor3.v not1.v proc.v proc_hier.v proc_hier_bench.v regFile.v reg_16.v rol_16b_4b.v ror_16b_4b.v sco_16b.v seq_16b.v sle_16b.v sll_16b_4b.v slt_16b.v srl_16b_4b.v wb.v xor2.v xor3.v xor_16b.v 
-- Compiling module ALU
-- Compiling module ALU_operation
-- Compiling module and_16b
-- Compiling module branchCnd
-- Compiling module btr_16b
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module decode
-- Compiling module dff
-- Compiling module execute
-- Compiling module fetch
-- Compiling module fullAdder_1b
-- Compiling module instructiondecoder
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module nand2
-- Compiling module nand3
-- Compiling module nor2
-- Compiling module nor3
-- Compiling module not1
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_bench
-- Compiling module regFile
-- Compiling module reg_16
-- Compiling module rol_16b_4b
-- Compiling module ror_16b_4b
-- Compiling module sco_16b
-- Compiling module seq_16b
-- Compiling module sle_16b
-- Compiling module sll_16b_4b
-- Compiling module slt_16b
-- Compiling module srl_16b_4b
-- Compiling module wb
-- Compiling module xor2
-- Compiling module xor3
-- Compiling module xor_16b

Top level modules:
	nand3
	nor2
	proc_hier_bench
	xor2
End time: 00:05:19 on Oct 24,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:05:19 on Oct 24,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor3
# Loading __work.decode
# Loading __work.instructiondecoder
# Loading __work.regFile
# Loading __work.ALU_operation
# Loading __work.execute
# Loading __work.ALU
# Loading __work.xor_16b
# Loading __work.and_16b
# Loading __work.rol_16b_4b
# Loading __work.sll_16b_4b
# Loading __work.ror_16b_4b
# Loading __work.srl_16b_4b
# Loading __work.btr_16b
# Loading __work.seq_16b
# Loading __work.slt_16b
# Loading __work.sle_16b
# Loading __work.sco_16b
# Loading __work.branchCnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 7015
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 225700 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 00:05:20 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_2_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:05:23 on Oct 24,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor3
# Loading __work.decode
# Loading __work.instructiondecoder
# Loading __work.regFile
# Loading __work.ALU_operation
# Loading __work.execute
# Loading __work.ALU
# Loading __work.xor_16b
# Loading __work.and_16b
# Loading __work.rol_16b_4b
# Loading __work.sll_16b_4b
# Loading __work.ror_16b_4b
# Loading __work.srl_16b_4b
# Loading __work.btr_16b
# Loading __work.seq_16b
# Loading __work.slt_16b
# Loading __work.sle_16b
# Loading __work.sco_16b
# Loading __work.branchCnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 7015
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 233700 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 00:05:24 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_3_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:05:26 on Oct 24,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor3
# Loading __work.decode
# Loading __work.instructiondecoder
# Loading __work.regFile
# Loading __work.ALU_operation
# Loading __work.execute
# Loading __work.ALU
# Loading __work.xor_16b
# Loading __work.and_16b
# Loading __work.rol_16b_4b
# Loading __work.sll_16b_4b
# Loading __work.ror_16b_4b
# Loading __work.srl_16b_4b
# Loading __work.btr_16b
# Loading __work.seq_16b
# Loading __work.slt_16b
# Loading __work.sle_16b
# Loading __work.sco_16b
# Loading __work.branchCnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 7015
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 217300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 00:05:27 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_4_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:05:29 on Oct 24,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor3
# Loading __work.decode
# Loading __work.instructiondecoder
# Loading __work.regFile
# Loading __work.ALU_operation
# Loading __work.execute
# Loading __work.ALU
# Loading __work.xor_16b
# Loading __work.and_16b
# Loading __work.rol_16b_4b
# Loading __work.sll_16b_4b
# Loading __work.ror_16b_4b
# Loading __work.srl_16b_4b
# Loading __work.btr_16b
# Loading __work.seq_16b
# Loading __work.slt_16b
# Loading __work.sle_16b
# Loading __work.sco_16b
# Loading __work.branchCnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 7015
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 202700 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 00:05:30 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_5_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:05:32 on Oct 24,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor3
# Loading __work.decode
# Loading __work.instructiondecoder
# Loading __work.regFile
# Loading __work.ALU_operation
# Loading __work.execute
# Loading __work.ALU
# Loading __work.xor_16b
# Loading __work.and_16b
# Loading __work.rol_16b_4b
# Loading __work.sll_16b_4b
# Loading __work.ror_16b_4b
# Loading __work.srl_16b_4b
# Loading __work.btr_16b
# Loading __work.seq_16b
# Loading __work.slt_16b
# Loading __work.sle_16b
# Loading __work.sco_16b
# Loading __work.branchCnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 7015
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 223300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 00:05:33 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_6_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:05:35 on Oct 24,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor3
# Loading __work.decode
# Loading __work.instructiondecoder
# Loading __work.regFile
# Loading __work.ALU_operation
# Loading __work.execute
# Loading __work.ALU
# Loading __work.xor_16b
# Loading __work.and_16b
# Loading __work.rol_16b_4b
# Loading __work.sll_16b_4b
# Loading __work.ror_16b_4b
# Loading __work.srl_16b_4b
# Loading __work.btr_16b
# Loading __work.seq_16b
# Loading __work.slt_16b
# Loading __work.sle_16b
# Loading __work.sco_16b
# Loading __work.branchCnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 7015
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 217500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 00:05:36 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_7_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:05:38 on Oct 24,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor3
# Loading __work.decode
# Loading __work.instructiondecoder
# Loading __work.regFile
# Loading __work.ALU_operation
# Loading __work.execute
# Loading __work.ALU
# Loading __work.xor_16b
# Loading __work.and_16b
# Loading __work.rol_16b_4b
# Loading __work.sll_16b_4b
# Loading __work.ror_16b_4b
# Loading __work.srl_16b_4b
# Loading __work.btr_16b
# Loading __work.seq_16b
# Loading __work.slt_16b
# Loading __work.sle_16b
# Loading __work.sco_16b
# Loading __work.branchCnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 7015
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 228700 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 00:05:38 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_mem/t_8_mem.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:05:40 on Oct 24,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor3
# Loading __work.decode
# Loading __work.instructiondecoder
# Loading __work.regFile
# Loading __work.ALU_operation
# Loading __work.execute
# Loading __work.ALU
# Loading __work.xor_16b
# Loading __work.and_16b
# Loading __work.rol_16b_4b
# Loading __work.sll_16b_4b
# Loading __work.ror_16b_4b
# Loading __work.srl_16b_4b
# Loading __work.btr_16b
# Loading __work.seq_16b
# Loading __work.slt_16b
# Loading __work.sle_16b
# Loading __work.sco_16b
# Loading __work.branchCnd
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 7015
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 215500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 00:05:41 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
