<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EFM32ZG_IDAC_BitFields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EFM32ZG_IDAC_BitFields</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#ge7b05861a1ec5682f4e0b9b929223a91">_IDAC_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g5eee2b4a3a7090eb972b00c4ae0717ee">_IDAC_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x0034001FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#ga57880e548ff134ea01738e44d5b8f27">IDAC_CTRL_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gb24f9408d66850b30c94972dee34b9c6">_IDAC_CTRL_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gac6e0060ea3bbd13a37ff72553fbfad6">_IDAC_CTRL_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g58ce73cccaa0f7e73324eba1289ea832">_IDAC_CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gca08cc740afd59b2743069aac239be17">IDAC_CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g7ab81ae13a7f63273db0d9ee5906b397">IDAC_CTRL_CURSINK</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#ge53fb167a2d60826ffb3cdbeef685a5e">_IDAC_CTRL_CURSINK_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gf549fde2e98fe013007f78f1379a9208">_IDAC_CTRL_CURSINK_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g682120598e840d730abdeabf32d764b0">_IDAC_CTRL_CURSINK_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g5a81997ec727d571c16ffa9ce30d408d">IDAC_CTRL_CURSINK_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_CURSINK_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g48f419abe341d152e7d3f3c69a96499f">IDAC_CTRL_MINOUTTRANS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gc11d37e2f93702611691538031a0fdec">_IDAC_CTRL_MINOUTTRANS_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g869c7f20b02f79df628854549ea87f35">_IDAC_CTRL_MINOUTTRANS_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g41d7b2ea57b7317be01b69938a9275bb">_IDAC_CTRL_MINOUTTRANS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g7415bdbecc58b152a3698f91a0f9399f">IDAC_CTRL_MINOUTTRANS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_MINOUTTRANS_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g0b846f4975dbb884a9ec8f086df919b4">IDAC_CTRL_OUTEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g15df6a9c2a0626d43134563231712f7f">_IDAC_CTRL_OUTEN_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g70ee78f284335a175c70bd14f46872a1">_IDAC_CTRL_OUTEN_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g238fcf7c390e59987a645dae04c46ba4">_IDAC_CTRL_OUTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g96c2bce30213083f8dbb9da2789fa110">IDAC_CTRL_OUTEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTEN_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g5eae99fb44859323eb76e6e2fcf9defb">IDAC_CTRL_OUTMODE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g918a918c594addbacac8baf92ca6b43d">_IDAC_CTRL_OUTMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g072ff0a3f59266b44594af195df00403">_IDAC_CTRL_OUTMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g6cc89111562b14eb23b7a950bf72b3dd">_IDAC_CTRL_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gdbb944bd96aeda7caa4f6717dc0ba7a0">_IDAC_CTRL_OUTMODE_PIN</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g977bc135704b953ecdf0856d091a01ce">_IDAC_CTRL_OUTMODE_ADC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g1e4690ba43b42b76cf33b1e91a9059c3">IDAC_CTRL_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g22e2860914dd1e61d04eb25cfc7323ea">IDAC_CTRL_OUTMODE_PIN</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_PIN &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g7222e92294b78ed7f0065c327fbcba11">IDAC_CTRL_OUTMODE_ADC</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_ADC &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g03bf545fcfd8282945b523d9a7a58f73">IDAC_CTRL_OUTENPRS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 18)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g655be9b134556a41ecc57f0f02514861">_IDAC_CTRL_OUTENPRS_SHIFT</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g0ccbd468a8b309df04cd8542a877dc4f">_IDAC_CTRL_OUTENPRS_MASK</a>&nbsp;&nbsp;&nbsp;0x40000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#ga5b6dedfa4f8731f56e4451e6fee36bb">_IDAC_CTRL_OUTENPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g919111f5850b1b751d0367a29ee0e41d">IDAC_CTRL_OUTENPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTENPRS_DEFAULT &lt;&lt; 18)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gc543663bec6f0b54aa08e0f9976964c7">_IDAC_CTRL_PRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g03b61ba216eab24aa076469670462130">_IDAC_CTRL_PRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x300000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gf4481c47d243d6b3035aa8a83272e99a">_IDAC_CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g7d33abdbf80ce88c70a9a09c5f1c293d">_IDAC_CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g674db1156ae291871a1354309377665a">_IDAC_CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g7779d1c74d41ef04f386890e49544607">_IDAC_CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g9b307926736bbcefadaf3d6b141888c5">_IDAC_CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gccd53d82bb53f639ef635a043c26c4f6">IDAC_CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g6f2d5227f1a365f369df0a4f3c60a7c2">IDAC_CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH0 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#ga1c335792fc353d2ec2348e65f997022">IDAC_CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH1 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gded9ef07336101086b9c859b8abb8cb1">IDAC_CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH2 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g5ef853d441eb59678274800cda3cbaad">IDAC_CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH3 &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#ga66c32551f46b9cbbb11754a1257ce50">_IDAC_CURPROG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g0c5ab77e129039a593a1b0e752e69e9a">_IDAC_CURPROG_MASK</a>&nbsp;&nbsp;&nbsp;0x00001F03UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g504f4818c6565310aa2543cda56b6046">_IDAC_CURPROG_RANGESEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gc98a05b743d83246185dae36bf92555b">_IDAC_CURPROG_RANGESEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g0950e281565731570fe2d717932b4fab">_IDAC_CURPROG_RANGESEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gbb1ff3a37a4eaabb1d2e16a1b6658017">_IDAC_CURPROG_RANGESEL_RANGE0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gcc2e8255c141f9b85d60c10b10149554">_IDAC_CURPROG_RANGESEL_RANGE1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gd8d513b21d4e19df31dc2832f47755dd">_IDAC_CURPROG_RANGESEL_RANGE2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g4dc1d8112cdc53ddea294fdfb7063275">_IDAC_CURPROG_RANGESEL_RANGE3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g9fd4035b859bc1bda242a94c48d2409e">IDAC_CURPROG_RANGESEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gc4b44deb75bf7bbec578d98ddfca378f">IDAC_CURPROG_RANGESEL_RANGE0</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gef79e95da70ed301e1117833e9213e7f">IDAC_CURPROG_RANGESEL_RANGE1</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g9a9ebad68205c5accbfa286d0891553b">IDAC_CURPROG_RANGESEL_RANGE2</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g97f1097c4cd8981f1268434ab47af886">IDAC_CURPROG_RANGESEL_RANGE3</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g02abd15c5023815879a97e2bc058dbd0">_IDAC_CURPROG_STEPSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#ge48046d28385a6ea0792ea4abf1fe0c1">_IDAC_CURPROG_STEPSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x1F00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g10c406bc0e9126a33c9c4f5aa55abc3c">_IDAC_CURPROG_STEPSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g5594fb2f78df73081ea5aeb1435556e9">IDAC_CURPROG_STEPSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_STEPSEL_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gc719501417c00b147bb272b5353cdbfe">_IDAC_CAL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g987dce95b681add9318c530f366a1619">_IDAC_CAL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000007FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g18773dd33638b531c3c2cacf54259db5">_IDAC_CAL_TUNING_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g3bebaf66fa9ab6dbdf2e774ab0a675e3">_IDAC_CAL_TUNING_MASK</a>&nbsp;&nbsp;&nbsp;0x7FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#ga22ab74a79da4d99ada282866564e203">_IDAC_CAL_TUNING_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g8b27b9e31dae82f7d17a9270c357140a">IDAC_CAL_TUNING_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_CAL_TUNING_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g9904b5b1c14c39c046eca16f421c2d5a">_IDAC_DUTYCONFIG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g9cff7517e8245cb3de69f258d1a45ce6">_IDAC_DUTYCONFIG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#ge27258fcff2d371704b20227ee9716e5">IDAC_DUTYCONFIG_DUTYCYCLEEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gf5e04305b3a53fd5ea9e8f42066b854f">_IDAC_DUTYCONFIG_DUTYCYCLEEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gb2d26cbba6da29d1ccd4ffc42cc333e4">_IDAC_DUTYCONFIG_DUTYCYCLEEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gcdfc3ab3a1429a594e09cdb7d06ded7a">_IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gc4a306cc07d7295305f855e81269928b">IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gd0514542d668a67cf971d4728bb2bdc4">IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g5c40a46547d275141e3f82164cc07ed8">_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g3361dc313dfb495eeecd967fe71eb548">_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#g21e211f36231d8da15f8f0e796ded975">_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32ZG__IDAC__BitFields.html#gd8962e130273e119810365cbf21b5b95">IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT &lt;&lt; 1)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g987dce95b681add9318c530f366a1619"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CAL_MASK" ref="g987dce95b681add9318c530f366a1619" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CAL_MASK&nbsp;&nbsp;&nbsp;0x0000007FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_CAL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00122">122</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc719501417c00b147bb272b5353cdbfe"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CAL_RESETVALUE" ref="gc719501417c00b147bb272b5353cdbfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CAL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_CAL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00121">121</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga22ab74a79da4d99ada282866564e203"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CAL_TUNING_DEFAULT" ref="ga22ab74a79da4d99ada282866564e203" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CAL_TUNING_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CAL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00125">125</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3bebaf66fa9ab6dbdf2e774ab0a675e3"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CAL_TUNING_MASK" ref="g3bebaf66fa9ab6dbdf2e774ab0a675e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CAL_TUNING_MASK&nbsp;&nbsp;&nbsp;0x7FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_TUNING 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00124">124</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g18773dd33638b531c3c2cacf54259db5"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CAL_TUNING_SHIFT" ref="g18773dd33638b531c3c2cacf54259db5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CAL_TUNING_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_TUNING 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00123">123</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g682120598e840d730abdeabf32d764b0"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_CURSINK_DEFAULT" ref="g682120598e840d730abdeabf32d764b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_CURSINK_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00061">61</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf549fde2e98fe013007f78f1379a9208"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_CURSINK_MASK" ref="gf549fde2e98fe013007f78f1379a9208" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_CURSINK_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_CURSINK 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00060">60</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge53fb167a2d60826ffb3cdbeef685a5e"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_CURSINK_SHIFT" ref="ge53fb167a2d60826ffb3cdbeef685a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_CURSINK_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_CURSINK 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00059">59</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g58ce73cccaa0f7e73324eba1289ea832"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_EN_DEFAULT" ref="g58ce73cccaa0f7e73324eba1289ea832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00056">56</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gac6e0060ea3bbd13a37ff72553fbfad6"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_EN_MASK" ref="gac6e0060ea3bbd13a37ff72553fbfad6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_EN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_EN 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00055">55</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb24f9408d66850b30c94972dee34b9c6"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_EN_SHIFT" ref="gb24f9408d66850b30c94972dee34b9c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_EN 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00054">54</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5eee2b4a3a7090eb972b00c4ae0717ee"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_MASK" ref="g5eee2b4a3a7090eb972b00c4ae0717ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_MASK&nbsp;&nbsp;&nbsp;0x0034001FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00052">52</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g41d7b2ea57b7317be01b69938a9275bb"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_MINOUTTRANS_DEFAULT" ref="g41d7b2ea57b7317be01b69938a9275bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_MINOUTTRANS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00066">66</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g869c7f20b02f79df628854549ea87f35"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_MINOUTTRANS_MASK" ref="g869c7f20b02f79df628854549ea87f35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_MINOUTTRANS_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_MINOUTTRANS 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00065">65</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc11d37e2f93702611691538031a0fdec"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_MINOUTTRANS_SHIFT" ref="gc11d37e2f93702611691538031a0fdec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_MINOUTTRANS_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_MINOUTTRANS 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00064">64</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g238fcf7c390e59987a645dae04c46ba4"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTEN_DEFAULT" ref="g238fcf7c390e59987a645dae04c46ba4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00071">71</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g70ee78f284335a175c70bd14f46872a1"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTEN_MASK" ref="g70ee78f284335a175c70bd14f46872a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTEN_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_OUTEN 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00070">70</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g15df6a9c2a0626d43134563231712f7f"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTEN_SHIFT" ref="g15df6a9c2a0626d43134563231712f7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTEN_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_OUTEN 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00069">69</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5b6dedfa4f8731f56e4451e6fee36bb"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTENPRS_DEFAULT" ref="ga5b6dedfa4f8731f56e4451e6fee36bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTENPRS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00085">85</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ccbd468a8b309df04cd8542a877dc4f"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTENPRS_MASK" ref="g0ccbd468a8b309df04cd8542a877dc4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTENPRS_MASK&nbsp;&nbsp;&nbsp;0x40000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_OUTENPRS 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00084">84</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g655be9b134556a41ecc57f0f02514861"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTENPRS_SHIFT" ref="g655be9b134556a41ecc57f0f02514861" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTENPRS_SHIFT&nbsp;&nbsp;&nbsp;18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_OUTENPRS 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00083">83</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g977bc135704b953ecdf0856d091a01ce"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTMODE_ADC" ref="g977bc135704b953ecdf0856d091a01ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_ADC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00078">78</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6cc89111562b14eb23b7a950bf72b3dd"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTMODE_DEFAULT" ref="g6cc89111562b14eb23b7a950bf72b3dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00076">76</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g072ff0a3f59266b44594af195df00403"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTMODE_MASK" ref="g072ff0a3f59266b44594af195df00403" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_OUTMODE 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00075">75</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbb944bd96aeda7caa4f6717dc0ba7a0"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTMODE_PIN" ref="gdbb944bd96aeda7caa4f6717dc0ba7a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_PIN&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PIN for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00077">77</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g918a918c594addbacac8baf92ca6b43d"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_OUTMODE_SHIFT" ref="g918a918c594addbacac8baf92ca6b43d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_OUTMODE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_OUTMODE 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00074">74</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4481c47d243d6b3035aa8a83272e99a"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_PRSSEL_DEFAULT" ref="gf4481c47d243d6b3035aa8a83272e99a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00089">89</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g03b61ba216eab24aa076469670462130"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_PRSSEL_MASK" ref="g03b61ba216eab24aa076469670462130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_MASK&nbsp;&nbsp;&nbsp;0x300000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_PRSSEL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00088">88</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d33abdbf80ce88c70a9a09c5f1c293d"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_PRSSEL_PRSCH0" ref="g7d33abdbf80ce88c70a9a09c5f1c293d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00090">90</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g674db1156ae291871a1354309377665a"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_PRSSEL_PRSCH1" ref="g674db1156ae291871a1354309377665a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00091">91</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7779d1c74d41ef04f386890e49544607"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_PRSSEL_PRSCH2" ref="g7779d1c74d41ef04f386890e49544607" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00092">92</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b307926736bbcefadaf3d6b141888c5"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_PRSSEL_PRSCH3" ref="g9b307926736bbcefadaf3d6b141888c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00093">93</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc543663bec6f0b54aa08e0f9976964c7"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_PRSSEL_SHIFT" ref="gc543663bec6f0b54aa08e0f9976964c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_PRSSEL_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_PRSSEL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00087">87</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7b05861a1ec5682f4e0b9b929223a91"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CTRL_RESETVALUE" ref="ge7b05861a1ec5682f4e0b9b929223a91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00051">51</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c5ab77e129039a593a1b0e752e69e9a"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_MASK" ref="g0c5ab77e129039a593a1b0e752e69e9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_MASK&nbsp;&nbsp;&nbsp;0x00001F03UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00102">102</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0950e281565731570fe2d717932b4fab"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_RANGESEL_DEFAULT" ref="g0950e281565731570fe2d717932b4fab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00105">105</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc98a05b743d83246185dae36bf92555b"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_RANGESEL_MASK" ref="gc98a05b743d83246185dae36bf92555b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_MASK&nbsp;&nbsp;&nbsp;0x3UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_RANGESEL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00104">104</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb1ff3a37a4eaabb1d2e16a1b6658017"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_RANGESEL_RANGE0" ref="gbb1ff3a37a4eaabb1d2e16a1b6658017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_RANGE0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RANGE0 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00106">106</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc2e8255c141f9b85d60c10b10149554"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_RANGESEL_RANGE1" ref="gcc2e8255c141f9b85d60c10b10149554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_RANGE1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RANGE1 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00107">107</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8d513b21d4e19df31dc2832f47755dd"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_RANGESEL_RANGE2" ref="gd8d513b21d4e19df31dc2832f47755dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_RANGE2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RANGE2 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00108">108</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4dc1d8112cdc53ddea294fdfb7063275"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_RANGESEL_RANGE3" ref="g4dc1d8112cdc53ddea294fdfb7063275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_RANGE3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RANGE3 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00109">109</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g504f4818c6565310aa2543cda56b6046"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_RANGESEL_SHIFT" ref="g504f4818c6565310aa2543cda56b6046" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RANGESEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_RANGESEL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00103">103</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga66c32551f46b9cbbb11754a1257ce50"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_RESETVALUE" ref="ga66c32551f46b9cbbb11754a1257ce50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00101">101</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g10c406bc0e9126a33c9c4f5aa55abc3c"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_STEPSEL_DEFAULT" ref="g10c406bc0e9126a33c9c4f5aa55abc3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_STEPSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00117">117</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge48046d28385a6ea0792ea4abf1fe0c1"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_STEPSEL_MASK" ref="ge48046d28385a6ea0792ea4abf1fe0c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_STEPSEL_MASK&nbsp;&nbsp;&nbsp;0x1F00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_STEPSEL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00116">116</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g02abd15c5023815879a97e2bc058dbd0"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_CURPROG_STEPSEL_SHIFT" ref="g02abd15c5023815879a97e2bc058dbd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_CURPROG_STEPSEL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_STEPSEL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00115">115</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdfc3ab3a1429a594e09cdb7d06ded7a"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT" ref="gcdfc3ab3a1429a594e09cdb7d06ded7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_DUTYCONFIG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00134">134</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2d26cbba6da29d1ccd4ffc42cc333e4"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_DUTYCONFIG_DUTYCYCLEEN_MASK" ref="gb2d26cbba6da29d1ccd4ffc42cc333e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_DUTYCYCLEEN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_DUTYCYCLEEN 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00133">133</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5e04305b3a53fd5ea9e8f42066b854f"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_DUTYCONFIG_DUTYCYCLEEN_SHIFT" ref="gf5e04305b3a53fd5ea9e8f42066b854f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_DUTYCYCLEEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_DUTYCYCLEEN 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00132">132</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g21e211f36231d8da15f8f0e796ded975"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT" ref="g21e211f36231d8da15f8f0e796ded975" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for IDAC_DUTYCONFIG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00139">139</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3361dc313dfb495eeecd967fe71eb548"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_MASK" ref="g3361dc313dfb495eeecd967fe71eb548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for IDAC_EM2DUTYCYCLEDIS 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00138">138</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c40a46547d275141e3f82164cc07ed8"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_SHIFT" ref="g5c40a46547d275141e3f82164cc07ed8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for IDAC_EM2DUTYCYCLEDIS 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00137">137</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cff7517e8245cb3de69f258d1a45ce6"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_DUTYCONFIG_MASK" ref="g9cff7517e8245cb3de69f258d1a45ce6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for IDAC_DUTYCONFIG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00130">130</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9904b5b1c14c39c046eca16f421c2d5a"></a><!-- doxytag: member="efm32zg_idac.h::_IDAC_DUTYCONFIG_RESETVALUE" ref="g9904b5b1c14c39c046eca16f421c2d5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IDAC_DUTYCONFIG_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for IDAC_DUTYCONFIG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00129">129</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b27b9e31dae82f7d17a9270c357140a"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CAL_TUNING_DEFAULT" ref="g8b27b9e31dae82f7d17a9270c357140a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CAL_TUNING_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CAL_TUNING_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CAL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00126">126</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ab81ae13a7f63273db0d9ee5906b397"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_CURSINK" ref="g7ab81ae13a7f63273db0d9ee5906b397" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_CURSINK&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current Sink Enable 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00058">58</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a81997ec727d571c16ffa9ce30d408d"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_CURSINK_DEFAULT" ref="g5a81997ec727d571c16ffa9ce30d408d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_CURSINK_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_CURSINK_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00062">62</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga57880e548ff134ea01738e44d5b8f27"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_EN" ref="ga57880e548ff134ea01738e44d5b8f27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current DAC Enable 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00053">53</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gca08cc740afd59b2743069aac239be17"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_EN_DEFAULT" ref="gca08cc740afd59b2743069aac239be17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_EN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00057">57</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g48f419abe341d152e7d3f3c69a96499f"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_MINOUTTRANS" ref="g48f419abe341d152e7d3f3c69a96499f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_MINOUTTRANS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Minimum Output Transition Enable 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00063">63</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7415bdbecc58b152a3698f91a0f9399f"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_MINOUTTRANS_DEFAULT" ref="g7415bdbecc58b152a3698f91a0f9399f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_MINOUTTRANS_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_MINOUTTRANS_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00067">67</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b846f4975dbb884a9ec8f086df919b4"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_OUTEN" ref="g0b846f4975dbb884a9ec8f086df919b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output Enable 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00068">68</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g96c2bce30213083f8dbb9da2789fa110"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_OUTEN_DEFAULT" ref="g96c2bce30213083f8dbb9da2789fa110" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTEN_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTEN_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00072">72</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g03bf545fcfd8282945b523d9a7a58f73"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_OUTENPRS" ref="g03bf545fcfd8282945b523d9a7a58f73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTENPRS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 18)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRS Controlled Output Enable 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00082">82</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g919111f5850b1b751d0367a29ee0e41d"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_OUTENPRS_DEFAULT" ref="g919111f5850b1b751d0367a29ee0e41d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTENPRS_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTENPRS_DEFAULT &lt;&lt; 18)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00086">86</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5eae99fb44859323eb76e6e2fcf9defb"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_OUTMODE" ref="g5eae99fb44859323eb76e6e2fcf9defb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output Modes 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00073">73</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7222e92294b78ed7f0065c327fbcba11"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_OUTMODE_ADC" ref="g7222e92294b78ed7f0065c327fbcba11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_ADC&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_ADC &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00081">81</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e4690ba43b42b76cf33b1e91a9059c3"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_OUTMODE_DEFAULT" ref="g1e4690ba43b42b76cf33b1e91a9059c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00079">79</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g22e2860914dd1e61d04eb25cfc7323ea"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_OUTMODE_PIN" ref="g22e2860914dd1e61d04eb25cfc7323ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_OUTMODE_PIN&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_OUTMODE_PIN &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PIN for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00080">80</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gccd53d82bb53f639ef635a043c26c4f6"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_PRSSEL_DEFAULT" ref="gccd53d82bb53f639ef635a043c26c4f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00094">94</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f2d5227f1a365f369df0a4f3c60a7c2"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_PRSSEL_PRSCH0" ref="g6f2d5227f1a365f369df0a4f3c60a7c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH0 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00095">95</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1c335792fc353d2ec2348e65f997022"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_PRSSEL_PRSCH1" ref="ga1c335792fc353d2ec2348e65f997022" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH1 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00096">96</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gded9ef07336101086b9c859b8abb8cb1"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_PRSSEL_PRSCH2" ref="gded9ef07336101086b9c859b8abb8cb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH2 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00097">97</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ef853d441eb59678274800cda3cbaad"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CTRL_PRSSEL_PRSCH3" ref="g5ef853d441eb59678274800cda3cbaad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_IDAC_CTRL_PRSSEL_PRSCH3 &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for IDAC_CTRL 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00098">98</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9fd4035b859bc1bda242a94c48d2409e"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CURPROG_RANGESEL_DEFAULT" ref="g9fd4035b859bc1bda242a94c48d2409e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_RANGESEL_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00110">110</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4b44deb75bf7bbec578d98ddfca378f"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CURPROG_RANGESEL_RANGE0" ref="gc4b44deb75bf7bbec578d98ddfca378f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_RANGESEL_RANGE0&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RANGE0 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00111">111</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gef79e95da70ed301e1117833e9213e7f"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CURPROG_RANGESEL_RANGE1" ref="gef79e95da70ed301e1117833e9213e7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_RANGESEL_RANGE1&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RANGE1 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00112">112</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a9ebad68205c5accbfa286d0891553b"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CURPROG_RANGESEL_RANGE2" ref="g9a9ebad68205c5accbfa286d0891553b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_RANGESEL_RANGE2&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RANGE2 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00113">113</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g97f1097c4cd8981f1268434ab47af886"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CURPROG_RANGESEL_RANGE3" ref="g97f1097c4cd8981f1268434ab47af886" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_RANGESEL_RANGE3&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_RANGESEL_RANGE3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RANGE3 for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00114">114</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5594fb2f78df73081ea5aeb1435556e9"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_CURPROG_STEPSEL_DEFAULT" ref="g5594fb2f78df73081ea5aeb1435556e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_CURPROG_STEPSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_CURPROG_STEPSEL_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_CURPROG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00118">118</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge27258fcff2d371704b20227ee9716e5"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_DUTYCONFIG_DUTYCYCLEEN" ref="ge27258fcff2d371704b20227ee9716e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_DUTYCONFIG_DUTYCYCLEEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Duty Cycle Enable. 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00131">131</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4a306cc07d7295305f855e81269928b"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT" ref="gc4a306cc07d7295305f855e81269928b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_DUTYCONFIG_DUTYCYCLEEN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_DUTYCONFIG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00135">135</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0514542d668a67cf971d4728bb2bdc4"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS" ref="gd0514542d668a67cf971d4728bb2bdc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EM2/EM3 Duty Cycle Disable. 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00136">136</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8962e130273e119810365cbf21b5b95"></a><!-- doxytag: member="efm32zg_idac.h::IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT" ref="gd8962e130273e119810365cbf21b5b95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_IDAC_DUTYCONFIG_EM2DUTYCYCLEDIS_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for IDAC_DUTYCONFIG 
<p>
Definition at line <a class="el" href="efm32zg__idac_8h-source.html#l00140">140</a> of file <a class="el" href="efm32zg__idac_8h-source.html">efm32zg_idac.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:12:30 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
