Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Wed Aug 22 10:14:48 2018
| Host             : apple running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file pwm_wrapper_power_routed.rpt -pb pwm_wrapper_power_summary_routed.pb -rpx pwm_wrapper_power_routed.rpx
| Design           : pwm_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.932        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.781        |
| Device Static (W)        | 0.150        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.7         |
| Junction Temperature (C) | 47.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.083 |        4 |       --- |             --- |
| Slice Logic             |     0.180 |    46976 |       --- |             --- |
|   LUT as Logic          |     0.148 |    22467 |     53200 |           42.23 |
|   CARRY4                |     0.018 |     2947 |     13300 |           22.16 |
|   Register              |     0.014 |    19699 |    106400 |           18.51 |
|   LUT as Shift Register |    <0.001 |      311 |     17400 |            1.79 |
|   F7/F8 Muxes           |    <0.001 |       10 |     53200 |            0.02 |
|   Others                |     0.000 |      563 |       --- |             --- |
| Signals                 |     0.195 |    36850 |       --- |             --- |
| Block RAM               |     0.013 |      3.5 |       140 |            2.50 |
| DSPs                    |     0.032 |       62 |       220 |           28.18 |
| I/O                     |     0.007 |       24 |       125 |           19.20 |
| PS7                     |     1.270 |        1 |       --- |             --- |
| Static Power            |     0.150 |          |           |                 |
| Total                   |     1.932 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.520 |       0.503 |      0.017 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.694 |       0.661 |      0.033 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------+-----------------+
| Clock      | Domain                                                 | Constraint (ns) |
+------------+--------------------------------------------------------+-----------------+
| clk_fpga_0 | pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| pwm_wrapper                                      |     1.781 |
|   arduino_gpio_tri_iobuf_0                       |     0.000 |
|   arduino_gpio_tri_iobuf_1                       |     0.000 |
|   arduino_gpio_tri_iobuf_10                      |     0.001 |
|   arduino_gpio_tri_iobuf_11                      |     0.001 |
|   arduino_gpio_tri_iobuf_12                      |     0.001 |
|   arduino_gpio_tri_iobuf_13                      |     0.001 |
|   arduino_gpio_tri_iobuf_14                      |     0.000 |
|   arduino_gpio_tri_iobuf_15                      |     0.000 |
|   arduino_gpio_tri_iobuf_16                      |     0.000 |
|   arduino_gpio_tri_iobuf_17                      |     0.000 |
|   arduino_gpio_tri_iobuf_18                      |     0.000 |
|   arduino_gpio_tri_iobuf_19                      |     0.000 |
|   arduino_gpio_tri_iobuf_2                       |     0.000 |
|   arduino_gpio_tri_iobuf_3                       |     0.000 |
|   arduino_gpio_tri_iobuf_4                       |     0.000 |
|   arduino_gpio_tri_iobuf_5                       |     0.000 |
|   arduino_gpio_tri_iobuf_6                       |     0.000 |
|   arduino_gpio_tri_iobuf_7                       |     0.000 |
|   arduino_gpio_tri_iobuf_8                       |     0.001 |
|   arduino_gpio_tri_iobuf_9                       |     0.001 |
|   pwm_i                                          |     1.774 |
|     mixer_0                                      |     0.084 |
|       inst                                       |     0.084 |
|         mixer_AXILiteS_s_axi_U                   |     0.005 |
|           int_regs_in_V                          |     0.005 |
|         mixer_m_V_m_axi_U                        |     0.006 |
|           bus_read                               |    <0.001 |
|             buff_rdata                           |    <0.001 |
|             rs_rdata                             |    <0.001 |
|           bus_write                              |     0.006 |
|             buff_wdata                           |     0.004 |
|             bus_wide_gen.fifo_burst              |    <0.001 |
|             fifo_resp                            |    <0.001 |
|             fifo_resp_to_user                    |    <0.001 |
|             fifo_wreq                            |    <0.001 |
|             rs_wreq                              |    <0.001 |
|           wreq_throttl                           |    <0.001 |
|         mixer_mul_53ns_49bkb_U1                  |     0.006 |
|           mixer_mul_53ns_49bkb_Mul6S_0_U         |     0.006 |
|         mixer_mul_53ns_49bkb_U2                  |     0.007 |
|           mixer_mul_53ns_49bkb_Mul6S_0_U         |     0.007 |
|         mixer_mul_53ns_49bkb_U3                  |     0.009 |
|           mixer_mul_53ns_49bkb_Mul6S_0_U         |     0.009 |
|         mixer_mul_53ns_49bkb_U4                  |     0.009 |
|           mixer_mul_53ns_49bkb_Mul6S_0_U         |     0.009 |
|         mixer_mul_53ns_49bkb_U5                  |     0.009 |
|           mixer_mul_53ns_49bkb_Mul6S_0_U         |     0.009 |
|         mixer_mul_53ns_49bkb_U6                  |     0.010 |
|           mixer_mul_53ns_49bkb_Mul6S_0_U         |     0.010 |
|         mixer_mul_mul_16ndEe_U13                 |    <0.001 |
|           mixer_mul_mul_16ndEe_DSP48_0_U         |    <0.001 |
|         mixer_mul_mul_16seOg_U14                 |    <0.001 |
|           mixer_mul_mul_16seOg_DSP48_1_U         |    <0.001 |
|         mixer_sub_101ns_1cud_U10                 |    <0.001 |
|           mixer_sub_101ns_1cud_AddSubnS_0_U      |    <0.001 |
|             u2                                   |    <0.001 |
|         mixer_sub_101ns_1cud_U11                 |    <0.001 |
|           mixer_sub_101ns_1cud_AddSubnS_0_U      |    <0.001 |
|             u2                                   |    <0.001 |
|         mixer_sub_101ns_1cud_U12                 |    <0.001 |
|           mixer_sub_101ns_1cud_AddSubnS_0_U      |    <0.001 |
|             u2                                   |    <0.001 |
|         mixer_sub_101ns_1cud_U7                  |    <0.001 |
|           mixer_sub_101ns_1cud_AddSubnS_0_U      |    <0.001 |
|             u2                                   |    <0.001 |
|         mixer_sub_101ns_1cud_U8                  |    <0.001 |
|           mixer_sub_101ns_1cud_AddSubnS_0_U      |    <0.001 |
|             u2                                   |    <0.001 |
|         mixer_sub_101ns_1cud_U9                  |    <0.001 |
|           mixer_sub_101ns_1cud_AddSubnS_0_U      |    <0.001 |
|             u2                                   |    <0.001 |
|     normalizer_0                                 |     0.383 |
|       inst                                       |     0.383 |
|         normalizer_in_s_axi_U                    |     0.002 |
|         normalizer_m_V_m_axi_U                   |     0.004 |
|           bus_read                               |    <0.001 |
|             buff_rdata                           |    <0.001 |
|             rs_rdata                             |    <0.001 |
|           bus_write                              |     0.004 |
|             buff_wdata                           |     0.002 |
|             bus_wide_gen.fifo_burst              |    <0.001 |
|             fifo_resp                            |    <0.001 |
|             fifo_resp_to_user                    |    <0.001 |
|             fifo_wreq                            |    <0.001 |
|             rs_wreq                              |    <0.001 |
|           wreq_throttl                           |    <0.001 |
|         normalizer_sdiv_9cud_U2                  |     0.372 |
|           normalizer_sdiv_9cud_div_U             |     0.372 |
|             normalizer_sdiv_9cud_div_u_0         |     0.370 |
|     processing_system7_0                         |     1.271 |
|       inst                                       |     1.271 |
|     ps7_0_axi_periph                             |     0.015 |
|       s00_couplers                               |     0.005 |
|         auto_pc                                  |     0.005 |
|           inst                                   |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.005 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.002 |
|                 ar.ar_pipe                       |    <0.001 |
|                 aw.aw_pipe                       |    <0.001 |
|                 b.b_pipe                         |    <0.001 |
|                 r.r_pipe                         |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       s01_couplers                               |     0.002 |
|         auto_pc                                  |     0.002 |
|           inst                                   |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.002 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |    <0.001 |
|                 ar.ar_pipe                       |    <0.001 |
|                 aw.aw_pipe                       |    <0.001 |
|                 b.b_pipe                         |    <0.001 |
|                 r.r_pipe                         |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       s02_couplers                               |     0.002 |
|         auto_pc                                  |     0.002 |
|           inst                                   |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.002 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |    <0.001 |
|                 ar.ar_pipe                       |    <0.001 |
|                 aw.aw_pipe                       |    <0.001 |
|                 b.b_pipe                         |    <0.001 |
|                 r.r_pipe                         |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       s02_mmu                                    |    <0.001 |
|         inst                                     |    <0.001 |
|           decerr_slave_inst                      |    <0.001 |
|           register_slice_inst                    |    <0.001 |
|             ar.ar_pipe                           |    <0.001 |
|             aw.aw_pipe                           |    <0.001 |
|       s03_couplers                               |     0.002 |
|         auto_pc                                  |     0.002 |
|           inst                                   |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.002 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |    <0.001 |
|                 ar.ar_pipe                       |    <0.001 |
|                 aw.aw_pipe                       |    <0.001 |
|                 b.b_pipe                         |    <0.001 |
|                 r.r_pipe                         |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       xbar                                       |     0.003 |
|         inst                                     |     0.003 |
|           gen_sasd.crossbar_sasd_0               |     0.003 |
|             addr_arbiter_inst                    |     0.003 |
|             gen_decerr.decerr_slave_inst         |    <0.001 |
|             reg_slice_r                          |    <0.001 |
|             splitter_ar                          |    <0.001 |
|             splitter_aw                          |    <0.001 |
|     pwm_0                                        |     0.012 |
|       inst                                       |     0.012 |
|         pwm_ctrl_s_axi_U                         |     0.005 |
|           int_m_V                                |     0.004 |
|         pwm_mul_mul_17s_1bkb_U1                  |    <0.001 |
|           pwm_mul_mul_17s_1bkb_DSP48_0_U         |    <0.001 |
|         pwm_mul_mul_17s_1bkb_U2                  |    <0.001 |
|           pwm_mul_mul_17s_1bkb_DSP48_0_U         |    <0.001 |
|         pwm_mul_mul_17s_1bkb_U3                  |    <0.001 |
|           pwm_mul_mul_17s_1bkb_DSP48_0_U         |    <0.001 |
|         pwm_mul_mul_17s_1bkb_U4                  |    <0.001 |
|           pwm_mul_mul_17s_1bkb_DSP48_0_U         |    <0.001 |
|         pwm_mul_mul_17s_1bkb_U5                  |    <0.001 |
|           pwm_mul_mul_17s_1bkb_DSP48_0_U         |    <0.001 |
|         pwm_mul_mul_17s_1bkb_U6                  |    <0.001 |
|           pwm_mul_mul_17s_1bkb_DSP48_0_U         |    <0.001 |
|     rc_receiver_0                                |     0.008 |
|       inst                                       |     0.008 |
|         rc_receiver_in_s_axi_U                   |    <0.001 |
|         rc_receiver_norm_out_m_axi_U             |     0.004 |
|           bus_read                               |    <0.001 |
|             buff_rdata                           |    <0.001 |
|             rs_rdata                             |    <0.001 |
|           bus_write                              |     0.004 |
|             buff_wdata                           |     0.002 |
|             bus_equal_gen.fifo_burst             |    <0.001 |
|             fifo_resp                            |    <0.001 |
|             fifo_resp_to_user                    |    <0.001 |
|             fifo_wreq                            |    <0.001 |
|             rs_wreq                              |    <0.001 |
|           wreq_throttl                           |    <0.001 |
|     rst_ps7_0_100M                               |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     synchronizer_0                               |     0.002 |
|       inst                                       |     0.002 |
|         gen_sr_registers[100].reg_inst_          |    <0.001 |
|         gen_sr_registers[10].reg_inst_           |    <0.001 |
|         gen_sr_registers[11].reg_inst_           |    <0.001 |
|         gen_sr_registers[12].reg_inst_           |    <0.001 |
|         gen_sr_registers[13].reg_inst_           |    <0.001 |
|         gen_sr_registers[14].reg_inst_           |    <0.001 |
|         gen_sr_registers[15].reg_inst_           |    <0.001 |
|         gen_sr_registers[16].reg_inst_           |    <0.001 |
|         gen_sr_registers[17].reg_inst_           |    <0.001 |
|         gen_sr_registers[18].reg_inst_           |    <0.001 |
|         gen_sr_registers[19].reg_inst_           |    <0.001 |
|         gen_sr_registers[1].reg_inst_            |    <0.001 |
|         gen_sr_registers[20].reg_inst_           |    <0.001 |
|         gen_sr_registers[21].reg_inst_           |    <0.001 |
|         gen_sr_registers[22].reg_inst_           |    <0.001 |
|         gen_sr_registers[23].reg_inst_           |    <0.001 |
|         gen_sr_registers[24].reg_inst_           |    <0.001 |
|         gen_sr_registers[25].reg_inst_           |    <0.001 |
|         gen_sr_registers[26].reg_inst_           |    <0.001 |
|         gen_sr_registers[27].reg_inst_           |    <0.001 |
|         gen_sr_registers[28].reg_inst_           |    <0.001 |
|         gen_sr_registers[29].reg_inst_           |    <0.001 |
|         gen_sr_registers[2].reg_inst_            |    <0.001 |
|         gen_sr_registers[30].reg_inst_           |    <0.001 |
|         gen_sr_registers[31].reg_inst_           |    <0.001 |
|         gen_sr_registers[32].reg_inst_           |    <0.001 |
|         gen_sr_registers[33].reg_inst_           |    <0.001 |
|         gen_sr_registers[34].reg_inst_           |    <0.001 |
|         gen_sr_registers[35].reg_inst_           |    <0.001 |
|         gen_sr_registers[36].reg_inst_           |    <0.001 |
|         gen_sr_registers[37].reg_inst_           |    <0.001 |
|         gen_sr_registers[38].reg_inst_           |    <0.001 |
|         gen_sr_registers[39].reg_inst_           |    <0.001 |
|         gen_sr_registers[3].reg_inst_            |    <0.001 |
|         gen_sr_registers[40].reg_inst_           |    <0.001 |
|         gen_sr_registers[41].reg_inst_           |    <0.001 |
|         gen_sr_registers[42].reg_inst_           |    <0.001 |
|         gen_sr_registers[43].reg_inst_           |    <0.001 |
|         gen_sr_registers[44].reg_inst_           |    <0.001 |
|         gen_sr_registers[45].reg_inst_           |    <0.001 |
|         gen_sr_registers[46].reg_inst_           |    <0.001 |
|         gen_sr_registers[47].reg_inst_           |    <0.001 |
|         gen_sr_registers[48].reg_inst_           |    <0.001 |
|         gen_sr_registers[49].reg_inst_           |    <0.001 |
|         gen_sr_registers[4].reg_inst_            |    <0.001 |
|         gen_sr_registers[50].reg_inst_           |    <0.001 |
|         gen_sr_registers[51].reg_inst_           |    <0.001 |
|         gen_sr_registers[52].reg_inst_           |    <0.001 |
|         gen_sr_registers[53].reg_inst_           |    <0.001 |
|         gen_sr_registers[54].reg_inst_           |    <0.001 |
|         gen_sr_registers[55].reg_inst_           |    <0.001 |
|         gen_sr_registers[56].reg_inst_           |    <0.001 |
|         gen_sr_registers[57].reg_inst_           |    <0.001 |
|         gen_sr_registers[58].reg_inst_           |    <0.001 |
|         gen_sr_registers[59].reg_inst_           |    <0.001 |
|         gen_sr_registers[5].reg_inst_            |    <0.001 |
|         gen_sr_registers[60].reg_inst_           |    <0.001 |
|         gen_sr_registers[61].reg_inst_           |    <0.001 |
|         gen_sr_registers[62].reg_inst_           |    <0.001 |
|         gen_sr_registers[63].reg_inst_           |    <0.001 |
|         gen_sr_registers[64].reg_inst_           |    <0.001 |
|         gen_sr_registers[65].reg_inst_           |    <0.001 |
|         gen_sr_registers[66].reg_inst_           |    <0.001 |
|         gen_sr_registers[67].reg_inst_           |    <0.001 |
|         gen_sr_registers[68].reg_inst_           |    <0.001 |
|         gen_sr_registers[69].reg_inst_           |    <0.001 |
|         gen_sr_registers[6].reg_inst_            |    <0.001 |
|         gen_sr_registers[70].reg_inst_           |    <0.001 |
|         gen_sr_registers[71].reg_inst_           |    <0.001 |
|         gen_sr_registers[72].reg_inst_           |    <0.001 |
|         gen_sr_registers[73].reg_inst_           |    <0.001 |
|         gen_sr_registers[74].reg_inst_           |    <0.001 |
|         gen_sr_registers[75].reg_inst_           |    <0.001 |
|         gen_sr_registers[76].reg_inst_           |    <0.001 |
|         gen_sr_registers[77].reg_inst_           |    <0.001 |
|         gen_sr_registers[78].reg_inst_           |    <0.001 |
|         gen_sr_registers[79].reg_inst_           |    <0.001 |
|         gen_sr_registers[7].reg_inst_            |    <0.001 |
|         gen_sr_registers[80].reg_inst_           |    <0.001 |
|         gen_sr_registers[81].reg_inst_           |    <0.001 |
|         gen_sr_registers[82].reg_inst_           |    <0.001 |
|         gen_sr_registers[83].reg_inst_           |    <0.001 |
|         gen_sr_registers[84].reg_inst_           |    <0.001 |
|         gen_sr_registers[85].reg_inst_           |    <0.001 |
|         gen_sr_registers[86].reg_inst_           |    <0.001 |
|         gen_sr_registers[87].reg_inst_           |    <0.001 |
|         gen_sr_registers[88].reg_inst_           |    <0.001 |
|         gen_sr_registers[89].reg_inst_           |    <0.001 |
|         gen_sr_registers[8].reg_inst_            |    <0.001 |
|         gen_sr_registers[90].reg_inst_           |    <0.001 |
|         gen_sr_registers[91].reg_inst_           |    <0.001 |
|         gen_sr_registers[92].reg_inst_           |    <0.001 |
|         gen_sr_registers[93].reg_inst_           |    <0.001 |
|         gen_sr_registers[94].reg_inst_           |    <0.001 |
|         gen_sr_registers[95].reg_inst_           |    <0.001 |
|         gen_sr_registers[96].reg_inst_           |    <0.001 |
|         gen_sr_registers[97].reg_inst_           |    <0.001 |
|         gen_sr_registers[98].reg_inst_           |    <0.001 |
|         gen_sr_registers[99].reg_inst_           |    <0.001 |
|         gen_sr_registers[9].reg_inst_            |    <0.001 |
|     wire_distributor_0                           |     0.000 |
|     xlconcat_0                                   |     0.000 |
|     xlconcat_1                                   |     0.000 |
|     xlconstant_0                                 |     0.000 |
|     xlslice_0                                    |     0.000 |
|     xlslice_1                                    |     0.000 |
+--------------------------------------------------+-----------+


