// Seed: 635377024
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input wire id_3,
    output wand id_4,
    output tri1 module_0,
    input tri1 id_6,
    output wire id_7,
    input supply0 id_8,
    input uwire id_9,
    output wire id_10,
    input tri1 id_11
    , id_14,
    output wand id_12
);
  tri id_15;
  assign id_14[-1] = 1'h0;
  logic id_16;
  assign id_15 = 1;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    output supply1 id_6,
    output uwire id_7,
    output supply0 id_8,
    input wire id_9,
    input tri1 id_10,
    output supply0 id_11,
    output wire id_12,
    input wor id_13,
    input wire id_14,
    input tri id_15,
    input supply1 id_16,
    input wand id_17,
    output wire id_18,
    input uwire id_19,
    input wand id_20,
    input wor id_21,
    input uwire id_22,
    output tri id_23
);
  wand id_25 = -1'b0;
  wor  id_26 = (1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_8,
      id_9,
      id_8,
      id_18,
      id_20,
      id_8,
      id_17,
      id_0,
      id_18,
      id_5,
      id_8
  );
  assign modCall_1.id_7 = 0;
endmodule
