============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  06:16:04 pm
  Module:                 filter_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Pin           Type         Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
e0[1]       in port               4 19.4    0    +0       0 R 
addinc_U_0_U_S0_add_18_16/A[3] 
  g269/A                                         +0       0   
  g269/Z    HS65_LS_IVX9          1  4.2   14   +12      12 F 
  g259/A0                                        +0      12   
  g259/CO   HS65_LS_HA1X4         1  6.6   49   +83      95 F 
  g258/A0                                        +0      95   
  g258/CO   HS65_LS_FA1X4         1  6.6   63  +160     255 F 
  g257/A0                                        +0     255   
  g257/CO   HS65_LS_FA1X4         1  6.6   63  +167     422 F 
  g256/A0                                        +0     422   
  g256/CO   HS65_LS_FA1X4         1  6.6   63  +167     589 F 
  g255/A0                                        +0     589   
  g255/CO   HS65_LS_FA1X4         1  6.6   63  +167     756 F 
  g254/A0                                        +0     756   
  g254/CO   HS65_LS_FA1X4         1  6.6   63  +167     923 F 
  g253/A0                                        +0     923   
  g253/CO   HS65_LS_FA1X4         1  6.6   63  +167    1090 F 
  g252/A0                                        +0    1090   
  g252/CO   HS65_LS_FA1X4         1  6.6   63  +167    1257 F 
  g251/A0                                        +0    1257   
  g251/S0   HS65_LS_FA1X4         3 11.7   94  +250    1507 R 
addinc_U_0_U_S0_add_18_16/Z[9] 
g55/A                                            +0    1507   
g55/Z       HS65_LS_IVX2          1  6.4   80   +96    1603 F 
addinc_U_0_U_S1_add_18_16/B[9] 
  g248/B0                                        +0    1603   
  g248/CO   HS65_LS_FA1X4         1  6.6   64  +176    1779 F 
  g247/A0                                        +0    1779   
  g247/CO   HS65_LS_FA1X4         1  6.6   64  +167    1946 F 
  g246/A0                                        +0    1946   
  g246/S0   HS65_LS_FA1X4         1  5.0   54  +203    2149 F 
addinc_U_0_U_S1_add_18_16/Z[11] 
csa_tree_U_S21_add_18_10_groupi/in_0[11] 
  g503/A                                         +0    2149   
  g503/Z    HS65_LS_IVX9          2  5.8   35   +42    2191 R 
  g501/B                                         +0    2191   
  g501/Z    HS65_LS_NAND2X2       2  8.9  171  +123    2314 F 
  g500/C                                         +0    2314   
  g500/Z    HS65_LS_OAI21X2       1  6.6  186  +135    2449 R 
  g487/A0                                        +0    2449   
  g487/S0   HS65_LS_FA1X4         1  6.4   62  +262    2711 F 
  g284/B0                                        +0    2711   
  g284/CO   HS65_LS_FA1X4         1  6.6   64  +167    2879 F 
  g283/A0                                        +0    2879   
  g283/CO   HS65_LS_FA1X4         1  6.6   64  +167    3046 F 
  g282/A0                                        +0    3046   
  g282/CO   HS65_LS_FA1X4         1  6.6   64  +167    3213 F 
  g281/A0                                        +0    3213   
  g281/CO   HS65_LS_FA1X4         1  6.3   62  +166    3379 F 
  g280/A                                         +0    3379   
  g280/Z    HS65_LSS_XOR3X2       1  2.6   86  +147    3526 F 
csa_tree_U_S21_add_18_10_groupi/out_0[15] 
f3[9]       interconnect                   86    +0    3526 F 
            out port                             +0    3526 F 
--------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : e0[1]
End-point    : f3[9]
