/*
 * SPDX-License-Identifier: Apache-2.0
 *
 * Copyright (c) 2023 ASPEED Technology Inc.
 */

#include <arm/armv7-m.dtsi>
#include <mem.h>
#include <zephyr/dt-bindings/clock/ast27xx_clock.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4f";
			reg = <0>;
		};
	};

	sram0: memory@0 {
		compatible = "mmio-sram";
	};

	soc {
		cpu_clk: clk@72c02240 {
			compatible = "aspeed,ast27xx-cpu-clock";
			reg = <0x72c02240 0x1c0>;
			#clock-cells = <1>;
			status = "okay";
		};

		reset0: reset-controller@72c02200 {
			compatible = "aspeed,ast27xx-reset";
			reg = <0x72c02200 0x80>;
			#reset-cells = <1>;
		};

		io_clk: clk@74c02240 {
			compatible = "aspeed,ast27xx-io-clock";
			reg = <0x74c02240 0x1c0>;
			#clock-cells = <1>;
			status = "okay";
		};

		reset1: reset-controller@74c02200 {
			compatible = "aspeed,ast27xx-reset";
			reg = <0x74c02200 0x80>;
			#reset-cells = <1>;
		};

		uart0: serial@74c33000 {
			compatible = "ns16550";
			reg = <0x74c33000 0x1000>;
			interrupts = <263 0>;
			status = "disabled";
			reg-shift = <2>;
		};

		uart4: serial@72c1a000 {
			compatible = "ns16550";
			reg = <0x72c1a000 0x1000>;
			interrupts = <8 0>;
			//clocks = <&sysclk1 ASPEED_CLK_UART5>;
			status = "disabled";
			reg-shift = <2>;
		};

		ipc: bus@72c1c000 {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x72c1c000 0x1000>;
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
