# SyntheticBench
This repo contains all the data and files related to SyntheticBench which is LLM based VHDL testbench generation for digital logic design verification. This is a part of the Master's thesis - LLM based digital design verification - two level validation.
