// Seed: 4258909968
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always $display(id_6 - id_4);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output uwire id_2,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    input wor id_6,
    input tri1 id_7,
    output supply1 id_8,
    input uwire id_9,
    inout wor id_10,
    input wor id_11,
    output wand id_12,
    input wor id_13,
    input supply1 id_14,
    input wor id_15,
    input tri id_16,
    output wand id_17,
    input wire id_18,
    input tri1 id_19,
    output tri0 id_20,
    output wire id_21,
    input tri id_22,
    output tri0 id_23,
    input tri id_24,
    input uwire id_25,
    input tri1 id_26,
    output supply1 id_27
);
  assign id_20 = id_6 ? id_18 : 1;
  initial id_12 = -1;
  tri0 id_29, id_30, id_31, id_32, id_33, id_34;
  assign id_30 = id_22 & id_15;
  wire id_35;
  wire id_36;
  wire id_37;
  assign id_32 = id_18;
  module_0 modCall_1 (
      id_36,
      id_35,
      id_37,
      id_37,
      id_35,
      id_37
  );
  assign modCall_1.id_1 = 0;
  bit id_38, id_39;
  wire id_40;
  tri0 id_41 = (1), id_42;
  always @(1 or id_19) id_39 <= id_39;
  wire id_43;
  wire id_44, id_45;
endmodule
