#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Jun 19 15:37:36 2015
# Process ID: 19041
# Log file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/design_1_wrapper.vdi
# Journal file: /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z030/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v5_0/constraints/ila.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/Cameralink_deca.xdc]
Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.902 ; gain = 495.516 ; free physical = 8172 ; free virtual = 16139
Finished Parsing XDC File [/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 85 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 72 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1667.902 ; gain = 809.004 ; free physical = 8181 ; free virtual = 16134
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -201 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1674.930 ; gain = 7.020 ; free physical = 8174 ; free virtual = 16127

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/subhagato/Codes/smartheadlight_fpga/CameraLinkToAXI_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "cb16b003".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:5.0", from Vivado IP cache entry "3516f3bd".
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1674.934 ; gain = 0.000 ; free physical = 8137 ; free virtual = 16073
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1d0aaca65

Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1674.934 ; gain = 0.004 ; free physical = 8137 ; free virtual = 16072
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14146929f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1699.930 ; gain = 25.000 ; free physical = 8133 ; free virtual = 16068

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 44 inverter(s) to 58 load pin(s).
INFO: [Opt 31-10] Eliminated 895 cells.
Phase 3 Constant Propagation | Checksum: 7cbe124f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1699.930 ; gain = 25.000 ; free physical = 8137 ; free virtual = 16072

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 4055 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1258 unconnected cells.
Phase 4 Sweep | Checksum: 117529214

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1699.930 ; gain = 25.000 ; free physical = 8151 ; free virtual = 16072
Ending Logic Optimization Task | Checksum: 117529214

Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1699.930 ; gain = 25.000 ; free physical = 8151 ; free virtual = 16072
Implement Debug Cores | Checksum: f6af21bd
Logic Optimization | Checksum: 1aa8edc21

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 106a28214

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1763.938 ; gain = 0.000 ; free physical = 8115 ; free virtual = 16035
Ending Power Optimization Task | Checksum: 106a28214

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1763.938 ; gain = 64.008 ; free physical = 8115 ; free virtual = 16035
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1763.938 ; gain = 96.035 ; free physical = 8115 ; free virtual = 16035
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1779.938 ; gain = 0.000 ; free physical = 8114 ; free virtual = 16036
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -201 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 64005f23

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1779.945 ; gain = 0.000 ; free physical = 8110 ; free virtual = 16033

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1779.945 ; gain = 0.000 ; free physical = 8110 ; free virtual = 16033
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1779.945 ; gain = 0.000 ; free physical = 8110 ; free virtual = 16032

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c050c861

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1779.945 ; gain = 0.000 ; free physical = 8110 ; free virtual = 16032
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c050c861

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8122 ; free virtual = 16044

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c050c861

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8122 ; free virtual = 16044

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: ce88d26d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8122 ; free virtual = 16044
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13e5051dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8122 ; free virtual = 16044

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 19886e49e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8114 ; free virtual = 16037
Phase 2.1.2.1 Place Init Design | Checksum: 1815ac288

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8111 ; free virtual = 16034
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1815ac288

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8111 ; free virtual = 16034

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1815ac288

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8111 ; free virtual = 16034
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1815ac288

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8111 ; free virtual = 16034
Phase 2.1 Placer Initialization Core | Checksum: 1815ac288

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8111 ; free virtual = 16034
Phase 2 Placer Initialization | Checksum: 1815ac288

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1899.996 ; gain = 120.051 ; free physical = 8111 ; free virtual = 16034

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 19d768244

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8093 ; free virtual = 16012

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 19d768244

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8093 ; free virtual = 16012

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1a551cdcf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8085 ; free virtual = 16016

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 11549c47d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8084 ; free virtual = 16015

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 11549c47d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8084 ; free virtual = 16015

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: e05aa744

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8084 ; free virtual = 16016

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1025ee443

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8084 ; free virtual = 16016

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 20fafb5a8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8074 ; free virtual = 16005
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 20fafb5a8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8074 ; free virtual = 16005

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: c44c4a02

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8074 ; free virtual = 16005

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: c44c4a02

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8073 ; free virtual = 16004

Phase 4.6.4 Place Remaining
Phase 4.6.4 Place Remaining | Checksum: c44c4a02

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8073 ; free virtual = 16004
Phase 4.6 Small Shape Detail Placement | Checksum: c44c4a02

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8073 ; free virtual = 16004

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: c44c4a02

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8073 ; free virtual = 16004
Phase 4 Detail Placement | Checksum: c44c4a02

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8083 ; free virtual = 16004

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: cc89bcd5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8083 ; free virtual = 16004

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: cc89bcd5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8083 ; free virtual = 16004

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 21453577f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16003
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.006. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 21453577f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16003
Phase 5.2.2 Post Placement Optimization | Checksum: 21453577f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16003
Phase 5.2 Post Commit Optimization | Checksum: 21453577f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16003

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 21453577f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16003

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 21453577f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16003

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 21453577f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16004
Phase 5.5 Placer Reporting | Checksum: 21453577f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16004

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 2a836d861

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16004
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2a836d861

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16004
Ending Placer Task | Checksum: 1d6b93b7d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 1932.012 ; gain = 152.066 ; free physical = 8096 ; free virtual = 16004
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 1932.012 ; gain = 152.070 ; free physical = 8096 ; free virtual = 16004
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 1932.012 ; gain = 0.000 ; free physical = 8080 ; free virtual = 16003
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1932.012 ; gain = 0.000 ; free physical = 8091 ; free virtual = 16001
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1932.012 ; gain = 0.000 ; free physical = 8091 ; free virtual = 16002
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1932.012 ; gain = 0.000 ; free physical = 8091 ; free virtual = 16002
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-1223] The version limit for your license is '2014.11' and will expire in -201 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16af532d3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2055.406 ; gain = 123.395 ; free physical = 7956 ; free virtual = 15853

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16af532d3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2055.406 ; gain = 123.395 ; free physical = 7954 ; free virtual = 15851

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16af532d3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2068.395 ; gain = 136.383 ; free physical = 7922 ; free virtual = 15819
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23b117fe0

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2091.254 ; gain = 159.242 ; free physical = 7898 ; free virtual = 15795
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.134  | TNS=0      | WHS=-1.93  | THS=-140   |

Phase 2 Router Initialization | Checksum: 23bf749be

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2091.254 ; gain = 159.242 ; free physical = 7893 ; free virtual = 15795

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15a79ac24

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2091.254 ; gain = 159.242 ; free physical = 7893 ; free virtual = 15795

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1273
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1613b5e43

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2091.254 ; gain = 159.242 ; free physical = 7893 ; free virtual = 15794
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.338 | TNS=-0.723 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 18b35b15c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7834 ; free virtual = 15735

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1c63c4fc9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7834 ; free virtual = 15735
Phase 4.1.2 GlobIterForTiming | Checksum: c06a5cc6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735
Phase 4.1 Global Iteration 0 | Checksum: c06a5cc6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 22066ccc5

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.223 | TNS=-0.223 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 26b464faa

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 2813d8ea5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735
Phase 4.2.2 GlobIterForTiming | Checksum: 1ee0cf477

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735
Phase 4.2 Global Iteration 1 | Checksum: 1ee0cf477

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1e7ecfdc1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.176 | TNS=-0.176 | WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 1afec5713

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735
Phase 4.3.2 GlobIterForTiming | Checksum: 1afec5713

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735
Phase 4.3 Global Iteration 2 | Checksum: 1afec5713

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735
Phase 4 Rip-up And Reroute | Checksum: 1afec5713

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 23a569b24

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.176 | TNS=-0.176 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 23a569b24

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 23a569b24

Time (s): cpu = 00:00:55 ; elapsed = 00:00:30 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1d5ffbee5

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 2120.238 ; gain = 188.227 ; free physical = 7833 ; free virtual = 15735
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.65  | TNS=-6.29  | WHS=-1.36  | THS=-5.2   |

Phase 7 Post Hold Fix | Checksum: 176f8a4fc

Time (s): cpu = 00:01:36 ; elapsed = 00:00:51 . Memory (MB): peak = 2601.238 ; gain = 669.227 ; free physical = 7392 ; free virtual = 15287

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17851 %
  Global Horizontal Routing Utilization  = 1.65644 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1516e5201

Time (s): cpu = 00:01:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2601.238 ; gain = 669.227 ; free physical = 7392 ; free virtual = 15287

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1516e5201

Time (s): cpu = 00:01:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2601.238 ; gain = 669.227 ; free physical = 7392 ; free virtual = 15287

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2008447b2

Time (s): cpu = 00:01:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2601.238 ; gain = 669.227 ; free physical = 7392 ; free virtual = 15287

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 2008447b2

Time (s): cpu = 00:01:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2601.238 ; gain = 669.227 ; free physical = 7392 ; free virtual = 15287
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.79  | TNS=-10.7  | WHS=0.05   | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 2008447b2

Time (s): cpu = 00:01:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2601.238 ; gain = 669.227 ; free physical = 7392 ; free virtual = 15287
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:01:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2601.238 ; gain = 669.227 ; free physical = 7392 ; free virtual = 15287
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2601.238 ; gain = 669.227 ; free physical = 7392 ; free virtual = 15287
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2617.246 ; gain = 0.000 ; free physical = 7373 ; free virtual = 15287
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/subhagato/Codes/smartheadlight_fpga/CameraLinkTest/CameraLinkTest.runs/impl_2/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Jun 19 15:40:12 2015...
