
quadrocopter_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001348  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001454  08001454  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001454  08001454  00011454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001458  08001458  00011458  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000020  20000000  0800145c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000044  20000020  0800147c  00020020  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000064  0800147c  00020064  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
  9 .debug_info   00003fe9  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000ad1  00000000  00000000  00024032  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000005e8  00000000  00000000  00024b08  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000560  00000000  00000000  000250f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001c76  00000000  00000000  00025650  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001a6d  00000000  00000000  000272c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00028d33  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000018c4  00000000  00000000  00028db4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002a678  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000020 	.word	0x20000020
 8000128:	00000000 	.word	0x00000000
 800012c:	0800143c 	.word	0x0800143c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000024 	.word	0x20000024
 8000148:	0800143c 	.word	0x0800143c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000608:	b480      	push	{r7}
 800060a:	b087      	sub	sp, #28
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]
 8000616:	2300      	movs	r3, #0
 8000618:	613b      	str	r3, [r7, #16]
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	e07e      	b.n	8000722 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000624:	2201      	movs	r2, #1
 8000626:	697b      	ldr	r3, [r7, #20]
 8000628:	fa02 f303 	lsl.w	r3, r2, r3
 800062c:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	681a      	ldr	r2, [r3, #0]
 8000632:	693b      	ldr	r3, [r7, #16]
 8000634:	4013      	ands	r3, r2
 8000636:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000638:	68fa      	ldr	r2, [r7, #12]
 800063a:	693b      	ldr	r3, [r7, #16]
 800063c:	429a      	cmp	r2, r3
 800063e:	d16d      	bne.n	800071c <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681a      	ldr	r2, [r3, #0]
 8000644:	697b      	ldr	r3, [r7, #20]
 8000646:	005b      	lsls	r3, r3, #1
 8000648:	2103      	movs	r1, #3
 800064a:	fa01 f303 	lsl.w	r3, r1, r3
 800064e:	43db      	mvns	r3, r3
 8000650:	401a      	ands	r2, r3
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681a      	ldr	r2, [r3, #0]
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	791b      	ldrb	r3, [r3, #4]
 800065e:	4619      	mov	r1, r3
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	005b      	lsls	r3, r3, #1
 8000664:	fa01 f303 	lsl.w	r3, r1, r3
 8000668:	431a      	orrs	r2, r3
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	791b      	ldrb	r3, [r3, #4]
 8000672:	2b01      	cmp	r3, #1
 8000674:	d003      	beq.n	800067e <GPIO_Init+0x76>
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	791b      	ldrb	r3, [r3, #4]
 800067a:	2b02      	cmp	r3, #2
 800067c:	d136      	bne.n	80006ec <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	689a      	ldr	r2, [r3, #8]
 8000682:	697b      	ldr	r3, [r7, #20]
 8000684:	005b      	lsls	r3, r3, #1
 8000686:	2103      	movs	r1, #3
 8000688:	fa01 f303 	lsl.w	r3, r1, r3
 800068c:	43db      	mvns	r3, r3
 800068e:	401a      	ands	r2, r3
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	689a      	ldr	r2, [r3, #8]
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	795b      	ldrb	r3, [r3, #5]
 800069c:	4619      	mov	r1, r3
 800069e:	697b      	ldr	r3, [r7, #20]
 80006a0:	005b      	lsls	r3, r3, #1
 80006a2:	fa01 f303 	lsl.w	r3, r1, r3
 80006a6:	431a      	orrs	r2, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	889b      	ldrh	r3, [r3, #4]
 80006b0:	b29a      	uxth	r2, r3
 80006b2:	697b      	ldr	r3, [r7, #20]
 80006b4:	b29b      	uxth	r3, r3
 80006b6:	2101      	movs	r1, #1
 80006b8:	fa01 f303 	lsl.w	r3, r1, r3
 80006bc:	b29b      	uxth	r3, r3
 80006be:	43db      	mvns	r3, r3
 80006c0:	b29b      	uxth	r3, r3
 80006c2:	4013      	ands	r3, r2
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	889b      	ldrh	r3, [r3, #4]
 80006ce:	b29b      	uxth	r3, r3
 80006d0:	b21a      	sxth	r2, r3
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	799b      	ldrb	r3, [r3, #6]
 80006d6:	4619      	mov	r1, r3
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	b29b      	uxth	r3, r3
 80006dc:	fa01 f303 	lsl.w	r3, r1, r3
 80006e0:	b21b      	sxth	r3, r3
 80006e2:	4313      	orrs	r3, r2
 80006e4:	b21b      	sxth	r3, r3
 80006e6:	b29a      	uxth	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	68da      	ldr	r2, [r3, #12]
 80006f0:	697b      	ldr	r3, [r7, #20]
 80006f2:	b29b      	uxth	r3, r3
 80006f4:	005b      	lsls	r3, r3, #1
 80006f6:	2103      	movs	r1, #3
 80006f8:	fa01 f303 	lsl.w	r3, r1, r3
 80006fc:	43db      	mvns	r3, r3
 80006fe:	401a      	ands	r2, r3
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	68da      	ldr	r2, [r3, #12]
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	79db      	ldrb	r3, [r3, #7]
 800070c:	4619      	mov	r1, r3
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	fa01 f303 	lsl.w	r3, r1, r3
 8000716:	431a      	orrs	r2, r3
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	3301      	adds	r3, #1
 8000720:	617b      	str	r3, [r7, #20]
 8000722:	697b      	ldr	r3, [r7, #20]
 8000724:	2b0f      	cmp	r3, #15
 8000726:	f67f af7d 	bls.w	8000624 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 800072a:	bf00      	nop
 800072c:	371c      	adds	r7, #28
 800072e:	46bd      	mov	sp, r7
 8000730:	bc80      	pop	{r7}
 8000732:	4770      	bx	lr

08000734 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000734:	b480      	push	{r7}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000740:	2300      	movs	r3, #0
 8000742:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	8a1b      	ldrh	r3, [r3, #16]
 8000748:	b29a      	uxth	r2, r3
 800074a:	887b      	ldrh	r3, [r7, #2]
 800074c:	4013      	ands	r3, r2
 800074e:	b29b      	uxth	r3, r3
 8000750:	2b00      	cmp	r3, #0
 8000752:	d002      	beq.n	800075a <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000754:	2301      	movs	r3, #1
 8000756:	73fb      	strb	r3, [r7, #15]
 8000758:	e001      	b.n	800075e <GPIO_ReadInputDataBit+0x2a>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800075a:	2300      	movs	r3, #0
 800075c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800075e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000760:	4618      	mov	r0, r3
 8000762:	3714      	adds	r7, #20
 8000764:	46bd      	mov	sp, r7
 8000766:	bc80      	pop	{r7}
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop

0800076c <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	460b      	mov	r3, r1
 8000776:	807b      	strh	r3, [r7, #2]
 8000778:	4613      	mov	r3, r2
 800077a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800077c:	2300      	movs	r3, #0
 800077e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000780:	2300      	movs	r3, #0
 8000782:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000784:	787a      	ldrb	r2, [r7, #1]
 8000786:	887b      	ldrh	r3, [r7, #2]
 8000788:	f003 0307 	and.w	r3, r3, #7
 800078c:	009b      	lsls	r3, r3, #2
 800078e:	fa02 f303 	lsl.w	r3, r2, r3
 8000792:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000794:	887b      	ldrh	r3, [r7, #2]
 8000796:	08db      	lsrs	r3, r3, #3
 8000798:	b29b      	uxth	r3, r3
 800079a:	4618      	mov	r0, r3
 800079c:	887b      	ldrh	r3, [r7, #2]
 800079e:	08db      	lsrs	r3, r3, #3
 80007a0:	b29b      	uxth	r3, r3
 80007a2:	461a      	mov	r2, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3208      	adds	r2, #8
 80007a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007ac:	887b      	ldrh	r3, [r7, #2]
 80007ae:	f003 0307 	and.w	r3, r3, #7
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	210f      	movs	r1, #15
 80007b6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ba:	43db      	mvns	r3, r3
 80007bc:	ea02 0103 	and.w	r1, r2, r3
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	f100 0208 	add.w	r2, r0, #8
 80007c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80007ca:	887b      	ldrh	r3, [r7, #2]
 80007cc:	08db      	lsrs	r3, r3, #3
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	461a      	mov	r2, r3
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	3208      	adds	r2, #8
 80007d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	4313      	orrs	r3, r2
 80007de:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80007e0:	887b      	ldrh	r3, [r7, #2]
 80007e2:	08db      	lsrs	r3, r3, #3
 80007e4:	b29b      	uxth	r3, r3
 80007e6:	461a      	mov	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	3208      	adds	r2, #8
 80007ec:	68b9      	ldr	r1, [r7, #8]
 80007ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80007f2:	bf00      	nop
 80007f4:	3714      	adds	r7, #20
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr

080007fc <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
 8000804:	460b      	mov	r3, r1
 8000806:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000808:	78fb      	ldrb	r3, [r7, #3]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d006      	beq.n	800081c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800080e:	4909      	ldr	r1, [pc, #36]	; (8000834 <RCC_AHBPeriphClockCmd+0x38>)
 8000810:	4b08      	ldr	r3, [pc, #32]	; (8000834 <RCC_AHBPeriphClockCmd+0x38>)
 8000812:	69da      	ldr	r2, [r3, #28]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	4313      	orrs	r3, r2
 8000818:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800081a:	e006      	b.n	800082a <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 800081c:	4905      	ldr	r1, [pc, #20]	; (8000834 <RCC_AHBPeriphClockCmd+0x38>)
 800081e:	4b05      	ldr	r3, [pc, #20]	; (8000834 <RCC_AHBPeriphClockCmd+0x38>)
 8000820:	69da      	ldr	r2, [r3, #28]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	43db      	mvns	r3, r3
 8000826:	4013      	ands	r3, r2
 8000828:	61cb      	str	r3, [r1, #28]
  }
}
 800082a:	bf00      	nop
 800082c:	370c      	adds	r7, #12
 800082e:	46bd      	mov	sp, r7
 8000830:	bc80      	pop	{r7}
 8000832:	4770      	bx	lr
 8000834:	40023800 	.word	0x40023800

08000838 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	460b      	mov	r3, r1
 8000842:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000844:	78fb      	ldrb	r3, [r7, #3]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d006      	beq.n	8000858 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800084a:	4909      	ldr	r1, [pc, #36]	; (8000870 <RCC_APB1PeriphClockCmd+0x38>)
 800084c:	4b08      	ldr	r3, [pc, #32]	; (8000870 <RCC_APB1PeriphClockCmd+0x38>)
 800084e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	4313      	orrs	r3, r2
 8000854:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000856:	e006      	b.n	8000866 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000858:	4905      	ldr	r1, [pc, #20]	; (8000870 <RCC_APB1PeriphClockCmd+0x38>)
 800085a:	4b05      	ldr	r3, [pc, #20]	; (8000870 <RCC_APB1PeriphClockCmd+0x38>)
 800085c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	43db      	mvns	r3, r3
 8000862:	4013      	ands	r3, r2
 8000864:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8000866:	bf00      	nop
 8000868:	370c      	adds	r7, #12
 800086a:	46bd      	mov	sp, r7
 800086c:	bc80      	pop	{r7}
 800086e:	4770      	bx	lr
 8000870:	40023800 	.word	0x40023800

08000874 <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000874:	b480      	push	{r7}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	881b      	ldrh	r3, [r3, #0]
 8000886:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800088e:	d00b      	beq.n	80008a8 <TIM_TimeBaseInit+0x34>
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a1c      	ldr	r2, [pc, #112]	; (8000904 <TIM_TimeBaseInit+0x90>)
 8000894:	4293      	cmp	r3, r2
 8000896:	d007      	beq.n	80008a8 <TIM_TimeBaseInit+0x34>
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	4a1b      	ldr	r2, [pc, #108]	; (8000908 <TIM_TimeBaseInit+0x94>)
 800089c:	4293      	cmp	r3, r2
 800089e:	d003      	beq.n	80008a8 <TIM_TimeBaseInit+0x34>
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	4a1a      	ldr	r2, [pc, #104]	; (800090c <TIM_TimeBaseInit+0x98>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d108      	bne.n	80008ba <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80008a8:	89fb      	ldrh	r3, [r7, #14]
 80008aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80008ae:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	885a      	ldrh	r2, [r3, #2]
 80008b4:	89fb      	ldrh	r3, [r7, #14]
 80008b6:	4313      	orrs	r3, r2
 80008b8:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	4a14      	ldr	r2, [pc, #80]	; (8000910 <TIM_TimeBaseInit+0x9c>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d00c      	beq.n	80008dc <TIM_TimeBaseInit+0x68>
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	4a13      	ldr	r2, [pc, #76]	; (8000914 <TIM_TimeBaseInit+0xa0>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d008      	beq.n	80008dc <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80008ca:	89fb      	ldrh	r3, [r7, #14]
 80008cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80008d0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	891a      	ldrh	r2, [r3, #8]
 80008d6:	89fb      	ldrh	r3, [r7, #14]
 80008d8:	4313      	orrs	r3, r2
 80008da:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	89fa      	ldrh	r2, [r7, #14]
 80008e0:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	685a      	ldr	r2, [r3, #4]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	881a      	ldrh	r2, [r3, #0]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	2201      	movs	r2, #1
 80008f6:	829a      	strh	r2, [r3, #20]
}
 80008f8:	bf00      	nop
 80008fa:	3714      	adds	r7, #20
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	40000400 	.word	0x40000400
 8000908:	40000800 	.word	0x40000800
 800090c:	40000c00 	.word	0x40000c00
 8000910:	40001000 	.word	0x40001000
 8000914:	40001400 	.word	0x40001400

08000918 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	460b      	mov	r3, r1
 8000922:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000924:	78fb      	ldrb	r3, [r7, #3]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d008      	beq.n	800093c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	881b      	ldrh	r3, [r3, #0]
 800092e:	b29b      	uxth	r3, r3
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	b29a      	uxth	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 800093a:	e007      	b.n	800094c <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	881b      	ldrh	r3, [r3, #0]
 8000940:	b29b      	uxth	r3, r3
 8000942:	f023 0301 	bic.w	r3, r3, #1
 8000946:	b29a      	uxth	r2, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	801a      	strh	r2, [r3, #0]
  }
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	bc80      	pop	{r7}
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop

08000958 <TIM_OC1Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	81fb      	strh	r3, [r7, #14]
 8000966:	2300      	movs	r3, #0
 8000968:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	8c1b      	ldrh	r3, [r3, #32]
 800096e:	b29b      	uxth	r3, r3
 8000970:	f023 0301 	bic.w	r3, r3, #1
 8000974:	b29a      	uxth	r2, r3
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	8c1b      	ldrh	r3, [r3, #32]
 800097e:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	8b1b      	ldrh	r3, [r3, #24]
 8000984:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8000986:	89fb      	ldrh	r3, [r7, #14]
 8000988:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800098c:	81fb      	strh	r3, [r7, #14]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 800098e:	89fb      	ldrh	r3, [r7, #14]
 8000990:	f023 0303 	bic.w	r3, r3, #3
 8000994:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	881a      	ldrh	r2, [r3, #0]
 800099a:	89fb      	ldrh	r3, [r7, #14]
 800099c:	4313      	orrs	r3, r2
 800099e:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 80009a0:	89bb      	ldrh	r3, [r7, #12]
 80009a2:	f023 0302 	bic.w	r3, r3, #2
 80009a6:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	891a      	ldrh	r2, [r3, #8]
 80009ac:	89bb      	ldrh	r3, [r7, #12]
 80009ae:	4313      	orrs	r3, r2
 80009b0:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	885a      	ldrh	r2, [r3, #2]
 80009b6:	89bb      	ldrh	r3, [r7, #12]
 80009b8:	4313      	orrs	r3, r2
 80009ba:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	685a      	ldr	r2, [r3, #4]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	89fa      	ldrh	r2, [r7, #14]
 80009c8:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	89ba      	ldrh	r2, [r7, #12]
 80009ce:	841a      	strh	r2, [r3, #32]
}
 80009d0:	bf00      	nop
 80009d2:	3714      	adds	r7, #20
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bc80      	pop	{r7}
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <TIM_OC2Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	81fb      	strh	r3, [r7, #14]
 80009ea:	2300      	movs	r3, #0
 80009ec:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	8c1b      	ldrh	r3, [r3, #32]
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	f023 0310 	bic.w	r3, r3, #16
 80009f8:	b29a      	uxth	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	8c1b      	ldrh	r3, [r3, #32]
 8000a02:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	8b1b      	ldrh	r3, [r3, #24]
 8000a08:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 8000a0a:	89fb      	ldrh	r3, [r7, #14]
 8000a0c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000a10:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	881b      	ldrh	r3, [r3, #0]
 8000a16:	021b      	lsls	r3, r3, #8
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	89fb      	ldrh	r3, [r7, #14]
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8000a20:	89bb      	ldrh	r3, [r7, #12]
 8000a22:	f023 0320 	bic.w	r3, r3, #32
 8000a26:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	891b      	ldrh	r3, [r3, #8]
 8000a2c:	011b      	lsls	r3, r3, #4
 8000a2e:	b29a      	uxth	r2, r3
 8000a30:	89bb      	ldrh	r3, [r7, #12]
 8000a32:	4313      	orrs	r3, r2
 8000a34:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	885b      	ldrh	r3, [r3, #2]
 8000a3a:	011b      	lsls	r3, r3, #4
 8000a3c:	b29a      	uxth	r2, r3
 8000a3e:	89bb      	ldrh	r3, [r7, #12]
 8000a40:	4313      	orrs	r3, r2
 8000a42:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	685a      	ldr	r2, [r3, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	639a      	str	r2, [r3, #56]	; 0x38
    
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	89fa      	ldrh	r2, [r7, #14]
 8000a50:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	89ba      	ldrh	r2, [r7, #12]
 8000a56:	841a      	strh	r2, [r3, #32]
}
 8000a58:	bf00      	nop
 8000a5a:	3714      	adds	r7, #20
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bc80      	pop	{r7}
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop

08000a64 <TIM_OC3Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
 8000a6c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	81fb      	strh	r3, [r7, #14]
 8000a72:	2300      	movs	r3, #0
 8000a74:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	8c1b      	ldrh	r3, [r3, #32]
 8000a7a:	b29b      	uxth	r3, r3
 8000a7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a80:	b29a      	uxth	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	8c1b      	ldrh	r3, [r3, #32]
 8000a8a:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	8b9b      	ldrh	r3, [r3, #28]
 8000a90:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 8000a92:	89fb      	ldrh	r3, [r7, #14]
 8000a94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000a98:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	881a      	ldrh	r2, [r3, #0]
 8000a9e:	89fb      	ldrh	r3, [r7, #14]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8000aa4:	89bb      	ldrh	r3, [r7, #12]
 8000aa6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000aaa:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	891b      	ldrh	r3, [r3, #8]
 8000ab0:	021b      	lsls	r3, r3, #8
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	89bb      	ldrh	r3, [r7, #12]
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	885b      	ldrh	r3, [r3, #2]
 8000abe:	021b      	lsls	r3, r3, #8
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	89bb      	ldrh	r3, [r7, #12]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685a      	ldr	r2, [r3, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	89fa      	ldrh	r2, [r7, #14]
 8000ad4:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	89ba      	ldrh	r2, [r7, #12]
 8000ada:	841a      	strh	r2, [r3, #32]
}
 8000adc:	bf00      	nop
 8000ade:	3714      	adds	r7, #20
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bc80      	pop	{r7}
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <TIM_OC4Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	81fb      	strh	r3, [r7, #14]
 8000af6:	2300      	movs	r3, #0
 8000af8:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	8c1b      	ldrh	r3, [r3, #32]
 8000afe:	b29b      	uxth	r3, r3
 8000b00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000b04:	b29a      	uxth	r2, r3
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	8c1b      	ldrh	r3, [r3, #32]
 8000b0e:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	8b9b      	ldrh	r3, [r3, #28]
 8000b14:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000b1c:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	881b      	ldrh	r3, [r3, #0]
 8000b22:	021b      	lsls	r3, r3, #8
 8000b24:	b29a      	uxth	r2, r3
 8000b26:	89fb      	ldrh	r3, [r7, #14]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8000b2c:	89bb      	ldrh	r3, [r7, #12]
 8000b2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b32:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	891b      	ldrh	r3, [r3, #8]
 8000b38:	031b      	lsls	r3, r3, #12
 8000b3a:	b29a      	uxth	r2, r3
 8000b3c:	89bb      	ldrh	r3, [r7, #12]
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	885b      	ldrh	r3, [r3, #2]
 8000b46:	031b      	lsls	r3, r3, #12
 8000b48:	b29a      	uxth	r2, r3
 8000b4a:	89bb      	ldrh	r3, [r7, #12]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685a      	ldr	r2, [r3, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	89fa      	ldrh	r2, [r7, #14]
 8000b5c:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	89ba      	ldrh	r2, [r7, #12]
 8000b62:	841a      	strh	r2, [r3, #32]
}
 8000b64:	bf00      	nop
 8000b66:	3714      	adds	r7, #20
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bc80      	pop	{r7}
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	460b      	mov	r3, r1
 8000b7a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	8b1b      	ldrh	r3, [r3, #24]
 8000b84:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8000b86:	89fb      	ldrh	r3, [r7, #14]
 8000b88:	f023 0308 	bic.w	r3, r3, #8
 8000b8c:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8000b8e:	89fa      	ldrh	r2, [r7, #14]
 8000b90:	887b      	ldrh	r3, [r7, #2]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	89fa      	ldrh	r2, [r7, #14]
 8000b9a:	831a      	strh	r2, [r3, #24]
}
 8000b9c:	bf00      	nop
 8000b9e:	3714      	adds	r7, #20
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b085      	sub	sp, #20
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	8b1b      	ldrh	r3, [r3, #24]
 8000bbc:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 8000bbe:	89fb      	ldrh	r3, [r7, #14]
 8000bc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000bc4:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000bc6:	887b      	ldrh	r3, [r7, #2]
 8000bc8:	021b      	lsls	r3, r3, #8
 8000bca:	b29a      	uxth	r2, r3
 8000bcc:	89fb      	ldrh	r3, [r7, #14]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	89fa      	ldrh	r2, [r7, #14]
 8000bd6:	831a      	strh	r2, [r3, #24]
}
 8000bd8:	bf00      	nop
 8000bda:	3714      	adds	r7, #20
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop

08000be4 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	460b      	mov	r3, r1
 8000bee:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	8b9b      	ldrh	r3, [r3, #28]
 8000bf8:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8000bfa:	89fb      	ldrh	r3, [r7, #14]
 8000bfc:	f023 0308 	bic.w	r3, r3, #8
 8000c00:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000c02:	89fa      	ldrh	r2, [r7, #14]
 8000c04:	887b      	ldrh	r3, [r7, #2]
 8000c06:	4313      	orrs	r3, r2
 8000c08:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	89fa      	ldrh	r2, [r7, #14]
 8000c0e:	839a      	strh	r2, [r3, #28]
}
 8000c10:	bf00      	nop
 8000c12:	3714      	adds	r7, #20
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bc80      	pop	{r7}
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
 8000c24:	460b      	mov	r3, r1
 8000c26:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	8b9b      	ldrh	r3, [r3, #28]
 8000c30:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 8000c32:	89fb      	ldrh	r3, [r7, #14]
 8000c34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c38:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8000c3a:	887b      	ldrh	r3, [r7, #2]
 8000c3c:	021b      	lsls	r3, r3, #8
 8000c3e:	b29a      	uxth	r2, r3
 8000c40:	89fb      	ldrh	r3, [r7, #14]
 8000c42:	4313      	orrs	r3, r2
 8000c44:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	89fa      	ldrh	r2, [r7, #14]
 8000c4a:	839a      	strh	r2, [r3, #28]
}
 8000c4c:	bf00      	nop
 8000c4e:	3714      	adds	r7, #20
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc80      	pop	{r7}
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <delay_decrement>:
#include "stm32l1xx.h"

__IO static uint32_t time_ms = 0;

void delay_decrement (void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
	  if (time_ms > 0x00)
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <delay_decrement+0x20>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d004      	beq.n	8000c6e <delay_decrement+0x16>
	  {
		  time_ms--;
 8000c64:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <delay_decrement+0x20>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	4a03      	ldr	r2, [pc, #12]	; (8000c78 <delay_decrement+0x20>)
 8000c6c:	6013      	str	r3, [r2, #0]
	  }
}
 8000c6e:	bf00      	nop
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bc80      	pop	{r7}
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	2000003c 	.word	0x2000003c

08000c7c <delay_ms>:

void delay_ms(uint32_t t)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
	time_ms = t;
 8000c84:	4a06      	ldr	r2, [pc, #24]	; (8000ca0 <delay_ms+0x24>)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6013      	str	r3, [r2, #0]
	while(time_ms > 0)
 8000c8a:	bf00      	nop
 8000c8c:	4b04      	ldr	r3, [pc, #16]	; (8000ca0 <delay_ms+0x24>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d1fb      	bne.n	8000c8c <delay_ms+0x10>
	{
		// decrement from hero to zero
	}
}
 8000c94:	bf00      	nop
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bc80      	pop	{r7}
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	2000003c 	.word	0x2000003c

08000ca4 <arm_pid_f32>:


  static __INLINE float32_t arm_pid_f32(
					arm_pid_instance_f32 * S,
					float32_t in)
  {
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	6039      	str	r1, [r7, #0]
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	6839      	ldr	r1, [r7, #0]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff fb57 	bl	8000368 <__aeabi_fmul>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	461c      	mov	r4, r3
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	685a      	ldr	r2, [r3, #4]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	68db      	ldr	r3, [r3, #12]
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4610      	mov	r0, r2
 8000cca:	f7ff fb4d 	bl	8000368 <__aeabi_fmul>
 8000cce:	4603      	mov	r3, r0
					float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4620      	mov	r0, r4
 8000cd4:	f7ff fa40 	bl	8000158 <__addsf3>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	461c      	mov	r4, r3
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	689a      	ldr	r2, [r3, #8]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	691b      	ldr	r3, [r3, #16]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4610      	mov	r0, r2
 8000ce8:	f7ff fb3e 	bl	8000368 <__aeabi_fmul>
 8000cec:	4603      	mov	r3, r0
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4620      	mov	r0, r4
 8000cf2:	f7ff fa31 	bl	8000158 <__addsf3>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	695b      	ldr	r3, [r3, #20]
					float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4610      	mov	r0, r2
 8000d02:	f7ff fa29 	bl	8000158 <__addsf3>
 8000d06:	4603      	mov	r3, r0
 8000d08:	60fb      	str	r3, [r7, #12]
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);

    /* Update state */
    S->state[1] = S->state[0];
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	68da      	ldr	r2, [r3, #12]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	683a      	ldr	r2, [r7, #0]
 8000d16:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	68fa      	ldr	r2, [r7, #12]
 8000d1c:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8000d1e:	68fb      	ldr	r3, [r7, #12]

  }
 8000d20:	4618      	mov	r0, r3
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd90      	pop	{r4, r7, pc}

08000d28 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	6039      	str	r1, [r7, #0]
 8000d32:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	da0b      	bge.n	8000d54 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000d3c:	490d      	ldr	r1, [pc, #52]	; (8000d74 <NVIC_SetPriority+0x4c>)
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	f003 030f 	and.w	r3, r3, #15
 8000d44:	3b04      	subs	r3, #4
 8000d46:	683a      	ldr	r2, [r7, #0]
 8000d48:	b2d2      	uxtb	r2, r2
 8000d4a:	0112      	lsls	r2, r2, #4
 8000d4c:	b2d2      	uxtb	r2, r2
 8000d4e:	440b      	add	r3, r1
 8000d50:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000d52:	e009      	b.n	8000d68 <NVIC_SetPriority+0x40>
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000d54:	4908      	ldr	r1, [pc, #32]	; (8000d78 <NVIC_SetPriority+0x50>)
 8000d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5a:	683a      	ldr	r2, [r7, #0]
 8000d5c:	b2d2      	uxtb	r2, r2
 8000d5e:	0112      	lsls	r2, r2, #4
 8000d60:	b2d2      	uxtb	r2, r2
 8000d62:	440b      	add	r3, r1
 8000d64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d68:	bf00      	nop
 8000d6a:	370c      	adds	r7, #12
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bc80      	pop	{r7}
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	e000ed00 	.word	0xe000ed00
 8000d78:	e000e100 	.word	0xe000e100

08000d7c <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d8a:	d301      	bcc.n	8000d90 <SysTick_Config+0x14>
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	e011      	b.n	8000db4 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000d90:	4a0a      	ldr	r2, [pc, #40]	; (8000dbc <SysTick_Config+0x40>)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000d98:	3b01      	subs	r3, #1
 8000d9a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8000d9c:	210f      	movs	r1, #15
 8000d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8000da2:	f7ff ffc1 	bl	8000d28 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000da6:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <SysTick_Config+0x40>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dac:	4b03      	ldr	r3, [pc, #12]	; (8000dbc <SysTick_Config+0x40>)
 8000dae:	2207      	movs	r2, #7
 8000db0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000db2:	2300      	movs	r3, #0
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	e000e010 	.word	0xe000e010

08000dc0 <main>:

/* Private define  */
#define Kalibruj //nie je potrebne pri Opto regulatororch od DJI

int main(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0


	float duty = arm_pid_f32(&PID, 1);
 8000dc6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000dca:	480d      	ldr	r0, [pc, #52]	; (8000e00 <main+0x40>)
 8000dcc:	f7ff ff6a 	bl	8000ca4 <arm_pid_f32>
 8000dd0:	6078      	str	r0, [r7, #4]
	SystemInit();
 8000dd2:	f000 f99d 	bl	8001110 <SystemInit>
	SystemCoreClockUpdate();
 8000dd6:	f000 f9cf 	bl	8001178 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock /1000);
 8000dda:	4b0a      	ldr	r3, [pc, #40]	; (8000e04 <main+0x44>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a0a      	ldr	r2, [pc, #40]	; (8000e08 <main+0x48>)
 8000de0:	fba2 2303 	umull	r2, r3, r2, r3
 8000de4:	099b      	lsrs	r3, r3, #6
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff ffc8 	bl	8000d7c <SysTick_Config>

	GPIO_init();
 8000dec:	f000 f872 	bl	8000ed4 <GPIO_init>
	Timer_init();
 8000df0:	f000 f80c 	bl	8000e0c <Timer_init>
	PWM_init(0);
 8000df4:	2000      	movs	r0, #0
 8000df6:	f000 f829 	bl	8000e4c <PWM_init>

	#ifdef Kalibruj
		BLDC_Regulator_calibration(); //kalibracia regulatora otacok
 8000dfa:	f000 f8c7 	bl	8000f8c <BLDC_Regulator_calibration>
				i++;
			}
		}
		delay_ms(500);
		*/
	}
 8000dfe:	e7fe      	b.n	8000dfe <main+0x3e>
 8000e00:	20000040 	.word	0x20000040
 8000e04:	20000000 	.word	0x20000000
 8000e08:	10624dd3 	.word	0x10624dd3

08000e0c <Timer_init>:
#include "stm32l1xx.h"
#include <stdio.h>
#include "delay.h"

void Timer_init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0

	TIM_TimeBaseInitTypeDef TIM_BaseStruct;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000e12:	2101      	movs	r1, #1
 8000e14:	2001      	movs	r0, #1
 8000e16:	f7ff fd0f 	bl	8000838 <RCC_APB1PeriphClockCmd>

	TIM_BaseStruct.TIM_Prescaler = 160;
 8000e1a:	23a0      	movs	r3, #160	; 0xa0
 8000e1c:	80bb      	strh	r3, [r7, #4]
	TIM_BaseStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	80fb      	strh	r3, [r7, #6]
    TIM_BaseStruct.TIM_Period = 1999; // f[Hz] PWM bude 50hz, nastavenie periody casovaca
 8000e22:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8000e26:	60bb      	str	r3, [r7, #8]
    TIM_BaseStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	81bb      	strh	r3, [r7, #12]

    TIM_TimeBaseInit(TIM2, &TIM_BaseStruct);
 8000e2c:	1d3b      	adds	r3, r7, #4
 8000e2e:	4619      	mov	r1, r3
 8000e30:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e34:	f7ff fd1e 	bl	8000874 <TIM_TimeBaseInit>
    TIM_Cmd(TIM2, ENABLE);
 8000e38:	2101      	movs	r1, #1
 8000e3a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e3e:	f7ff fd6b 	bl	8000918 <TIM_Cmd>
}
 8000e42:	bf00      	nop
 8000e44:	3710      	adds	r7, #16
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop

08000e4c <PWM_init>:

void PWM_init(uint8_t duty_cycle)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	71fb      	strb	r3, [r7, #7]
	TIM_OCInitTypeDef TIM_OCStruct;
	uint16_t pulse_length = 0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	82fb      	strh	r3, [r7, #22]

    TIM_OCStruct.TIM_OCMode = TIM_OCMode_PWM2;
 8000e5a:	2370      	movs	r3, #112	; 0x70
 8000e5c:	813b      	strh	r3, [r7, #8]
    TIM_OCStruct.TIM_OutputState = TIM_OutputState_Enable;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	817b      	strh	r3, [r7, #10]
    TIM_OCStruct.TIM_OCPolarity = TIM_OCPolarity_Low;
 8000e62:	2302      	movs	r3, #2
 8000e64:	823b      	strh	r3, [r7, #16]
    TIM_OCStruct.TIM_Pulse = pulse_length;
 8000e66:	8afb      	ldrh	r3, [r7, #22]
 8000e68:	60fb      	str	r3, [r7, #12]
    TIM_OC1Init(TIM2, &TIM_OCStruct);
 8000e6a:	f107 0308 	add.w	r3, r7, #8
 8000e6e:	4619      	mov	r1, r3
 8000e70:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e74:	f7ff fd70 	bl	8000958 <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000e78:	2108      	movs	r1, #8
 8000e7a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e7e:	f7ff fe77 	bl	8000b70 <TIM_OC1PreloadConfig>
    TIM_OC2Init(TIM2, &TIM_OCStruct);
 8000e82:	f107 0308 	add.w	r3, r7, #8
 8000e86:	4619      	mov	r1, r3
 8000e88:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e8c:	f7ff fda6 	bl	80009dc <TIM_OC2Init>
    TIM_OC2PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000e90:	2108      	movs	r1, #8
 8000e92:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000e96:	f7ff fe87 	bl	8000ba8 <TIM_OC2PreloadConfig>
    TIM_OC3Init(TIM2, &TIM_OCStruct);
 8000e9a:	f107 0308 	add.w	r3, r7, #8
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ea4:	f7ff fdde 	bl	8000a64 <TIM_OC3Init>
    TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000ea8:	2108      	movs	r1, #8
 8000eaa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000eae:	f7ff fe99 	bl	8000be4 <TIM_OC3PreloadConfig>
    TIM_OC4Init(TIM2, &TIM_OCStruct);
 8000eb2:	f107 0308 	add.w	r3, r7, #8
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ebc:	f7ff fe14 	bl	8000ae8 <TIM_OC4Init>
    TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000ec0:	2108      	movs	r1, #8
 8000ec2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ec6:	f7ff fea9 	bl	8000c1c <TIM_OC4PreloadConfig>
}
 8000eca:	bf00      	nop
 8000ecc:	3718      	adds	r7, #24
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop

08000ed4 <GPIO_init>:

void GPIO_init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct, GPIO_Button;

    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000eda:	2101      	movs	r1, #1
 8000edc:	2001      	movs	r0, #1
 8000ede:	f7ff fc8d 	bl	80007fc <RCC_AHBPeriphClockCmd>
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000ee2:	2101      	movs	r1, #1
 8000ee4:	2002      	movs	r0, #2
 8000ee6:	f7ff fc89 	bl	80007fc <RCC_AHBPeriphClockCmd>
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 8000eea:	2101      	movs	r1, #1
 8000eec:	2004      	movs	r0, #4
 8000eee:	f7ff fc85 	bl	80007fc <RCC_AHBPeriphClockCmd>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	73fb      	strb	r3, [r7, #15]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000efe:	2302      	movs	r3, #2
 8000f00:	733b      	strb	r3, [r7, #12]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8000f02:	2303      	movs	r3, #3
 8000f04:	737b      	strb	r3, [r7, #13]
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource0, GPIO_AF_TIM2);
 8000f06:	2201      	movs	r2, #1
 8000f08:	2100      	movs	r1, #0
 8000f0a:	481d      	ldr	r0, [pc, #116]	; (8000f80 <GPIO_init+0xac>)
 8000f0c:	f7ff fc2e 	bl	800076c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource1, GPIO_AF_TIM2);
 8000f10:	2201      	movs	r2, #1
 8000f12:	2101      	movs	r1, #1
 8000f14:	481a      	ldr	r0, [pc, #104]	; (8000f80 <GPIO_init+0xac>)
 8000f16:	f7ff fc29 	bl	800076c <GPIO_PinAFConfig>
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1a:	f107 0308 	add.w	r3, r7, #8
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4817      	ldr	r0, [pc, #92]	; (8000f80 <GPIO_init+0xac>)
 8000f22:	f7ff fb71 	bl	8000608 <GPIO_Init>

	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_10 | GPIO_Pin_11;
 8000f26:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000f2a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	73bb      	strb	r3, [r7, #14]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	73fb      	strb	r3, [r7, #15]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8000f34:	2302      	movs	r3, #2
 8000f36:	733b      	strb	r3, [r7, #12]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_40MHz;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	737b      	strb	r3, [r7, #13]
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_TIM2);
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	210a      	movs	r1, #10
 8000f40:	4810      	ldr	r0, [pc, #64]	; (8000f84 <GPIO_init+0xb0>)
 8000f42:	f7ff fc13 	bl	800076c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 8000f46:	2201      	movs	r2, #1
 8000f48:	210b      	movs	r1, #11
 8000f4a:	480e      	ldr	r0, [pc, #56]	; (8000f84 <GPIO_init+0xb0>)
 8000f4c:	f7ff fc0e 	bl	800076c <GPIO_PinAFConfig>
    GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f50:	f107 0308 	add.w	r3, r7, #8
 8000f54:	4619      	mov	r1, r3
 8000f56:	480b      	ldr	r0, [pc, #44]	; (8000f84 <GPIO_init+0xb0>)
 8000f58:	f7ff fb56 	bl	8000608 <GPIO_Init>

    GPIO_Button.GPIO_Pin = GPIO_Pin_13;
 8000f5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f60:	603b      	str	r3, [r7, #0]
    GPIO_Button.GPIO_OType = GPIO_OType_PP;
 8000f62:	2300      	movs	r3, #0
 8000f64:	71bb      	strb	r3, [r7, #6]
    GPIO_Button.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	71fb      	strb	r3, [r7, #7]
    GPIO_Button.GPIO_Mode = GPIO_Mode_IN;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	713b      	strb	r3, [r7, #4]
    GPIO_Init(GPIOC, &GPIO_Button);
 8000f6e:	463b      	mov	r3, r7
 8000f70:	4619      	mov	r1, r3
 8000f72:	4805      	ldr	r0, [pc, #20]	; (8000f88 <GPIO_init+0xb4>)
 8000f74:	f7ff fb48 	bl	8000608 <GPIO_Init>
}
 8000f78:	bf00      	nop
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40020000 	.word	0x40020000
 8000f84:	40020400 	.word	0x40020400
 8000f88:	40020800 	.word	0x40020800

08000f8c <BLDC_Regulator_calibration>:

void BLDC_Regulator_calibration(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
	uint8_t button = 0, buttonState = 0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	2300      	movs	r3, #0
 8000f98:	71bb      	strb	r3, [r7, #6]

	while(1)
	{
	  button = GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_13);
 8000f9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f9e:	482f      	ldr	r0, [pc, #188]	; (800105c <BLDC_Regulator_calibration+0xd0>)
 8000fa0:	f7ff fbc8 	bl	8000734 <GPIO_ReadInputDataBit>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	71fb      	strb	r3, [r7, #7]


	  if (button == 0)
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d1f5      	bne.n	8000f9a <BLDC_Regulator_calibration+0xe>
	  {
		  while (button == 0)
 8000fae:	e006      	b.n	8000fbe <BLDC_Regulator_calibration+0x32>
		  {
			  button = GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_13);
 8000fb0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fb4:	4829      	ldr	r0, [pc, #164]	; (800105c <BLDC_Regulator_calibration+0xd0>)
 8000fb6:	f7ff fbbd 	bl	8000734 <GPIO_ReadInputDataBit>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
	  button = GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_13);


	  if (button == 0)
	  {
		  while (button == 0)
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d0f5      	beq.n	8000fb0 <BLDC_Regulator_calibration+0x24>
		  {
			  button = GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_13);
		  }
		  if (buttonState == 0)
 8000fc4:	79bb      	ldrb	r3, [r7, #6]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d102      	bne.n	8000fd0 <BLDC_Regulator_calibration+0x44>
		  {
			  buttonState = 1;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	71bb      	strb	r3, [r7, #6]
 8000fce:	e001      	b.n	8000fd4 <BLDC_Regulator_calibration+0x48>
		  }
		  else
		  {
			  buttonState = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	71bb      	strb	r3, [r7, #6]
		  }

		  if (buttonState == 1)
 8000fd4:	79bb      	ldrb	r3, [r7, #6]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d110      	bne.n	8000ffc <BLDC_Regulator_calibration+0x70>
		  {

			  TIM2->CCR1 = 100;
 8000fda:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fde:	2264      	movs	r2, #100	; 0x64
 8000fe0:	635a      	str	r2, [r3, #52]	; 0x34
			  TIM2->CCR2 = 100;
 8000fe2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fe6:	2264      	movs	r2, #100	; 0x64
 8000fe8:	639a      	str	r2, [r3, #56]	; 0x38
			  TIM2->CCR3 = 100;
 8000fea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fee:	2264      	movs	r2, #100	; 0x64
 8000ff0:	63da      	str	r2, [r3, #60]	; 0x3c
			  TIM2->CCR4 = 100;
 8000ff2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000ff6:	2264      	movs	r2, #100	; 0x64
 8000ff8:	641a      	str	r2, [r3, #64]	; 0x40
 8000ffa:	e7ce      	b.n	8000f9a <BLDC_Regulator_calibration+0xe>
		  }
		  else if (buttonState == 0)
 8000ffc:	79bb      	ldrb	r3, [r7, #6]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1cb      	bne.n	8000f9a <BLDC_Regulator_calibration+0xe>
		  {
			  TIM2->CCR1 = 195;
 8001002:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001006:	22c3      	movs	r2, #195	; 0xc3
 8001008:	635a      	str	r2, [r3, #52]	; 0x34
			  TIM2->CCR2 = 195;
 800100a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800100e:	22c3      	movs	r2, #195	; 0xc3
 8001010:	639a      	str	r2, [r3, #56]	; 0x38
			  TIM2->CCR3 = 195;
 8001012:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001016:	22c3      	movs	r2, #195	; 0xc3
 8001018:	63da      	str	r2, [r3, #60]	; 0x3c
			  TIM2->CCR4 = 195;
 800101a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800101e:	22c3      	movs	r2, #195	; 0xc3
 8001020:	641a      	str	r2, [r3, #64]	; 0x40
			  delay_ms(3000);
 8001022:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001026:	f7ff fe29 	bl	8000c7c <delay_ms>
			  TIM2->CCR1 = 100;
 800102a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800102e:	2264      	movs	r2, #100	; 0x64
 8001030:	635a      	str	r2, [r3, #52]	; 0x34
			  TIM2->CCR2 = 100;
 8001032:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001036:	2264      	movs	r2, #100	; 0x64
 8001038:	639a      	str	r2, [r3, #56]	; 0x38
			  TIM2->CCR3 = 100;
 800103a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800103e:	2264      	movs	r2, #100	; 0x64
 8001040:	63da      	str	r2, [r3, #60]	; 0x3c
			  TIM2->CCR4 = 100;
 8001042:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001046:	2264      	movs	r2, #100	; 0x64
 8001048:	641a      	str	r2, [r3, #64]	; 0x40
			  delay_ms(3000);
 800104a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800104e:	f7ff fe15 	bl	8000c7c <delay_ms>
			  break;
 8001052:	bf00      	nop
		  }
	  }
	}
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40020800 	.word	0x40020800

08001060 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001060:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001098 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001064:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001066:	e003      	b.n	8001070 <LoopCopyDataInit>

08001068 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001068:	4b0c      	ldr	r3, [pc, #48]	; (800109c <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 800106a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800106c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800106e:	3104      	adds	r1, #4

08001070 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001070:	480b      	ldr	r0, [pc, #44]	; (80010a0 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 8001072:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8001074:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001076:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001078:	d3f6      	bcc.n	8001068 <CopyDataInit>
  ldr r2, =_sbss
 800107a:	4a0b      	ldr	r2, [pc, #44]	; (80010a8 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 800107c:	e002      	b.n	8001084 <LoopFillZerobss>

0800107e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800107e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001080:	f842 3b04 	str.w	r3, [r2], #4

08001084 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001084:	4b09      	ldr	r3, [pc, #36]	; (80010ac <LoopFillZerobss+0x28>)
  cmp r2, r3
 8001086:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001088:	d3f9      	bcc.n	800107e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800108a:	f000 f841 	bl	8001110 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800108e:	f000 f9af 	bl	80013f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001092:	f7ff fe95 	bl	8000dc0 <main>
  bx lr
 8001096:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001098:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 800109c:	0800145c 	.word	0x0800145c
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 80010a0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80010a4:	20000020 	.word	0x20000020
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80010a8:	20000020 	.word	0x20000020
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80010ac:	20000064 	.word	0x20000064

080010b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010b0:	e7fe      	b.n	80010b0 <ADC1_IRQHandler>
	...

080010b4 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr

080010c0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 80010c4:	e7fe      	b.n	80010c4 <HardFault_Handler+0x4>
 80010c6:	bf00      	nop

080010c8 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80010cc:	e7fe      	b.n	80010cc <MemManage_Handler+0x4>
 80010ce:	bf00      	nop

080010d0 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80010d4:	e7fe      	b.n	80010d4 <BusFault_Handler+0x4>
 80010d6:	bf00      	nop

080010d8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80010dc:	e7fe      	b.n	80010dc <UsageFault_Handler+0x4>
 80010de:	bf00      	nop

080010e0 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr

080010f8 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
}
 80010fc:	bf00      	nop
 80010fe:	46bd      	mov	sp, r7
 8001100:	bc80      	pop	{r7}
 8001102:	4770      	bx	lr

08001104 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
	delay_decrement();
 8001108:	f7ff fda6 	bl	8000c58 <delay_decrement>
}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}

08001110 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001114:	4a15      	ldr	r2, [pc, #84]	; (800116c <SystemInit+0x5c>)
 8001116:	4b15      	ldr	r3, [pc, #84]	; (800116c <SystemInit+0x5c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800111e:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8001120:	4912      	ldr	r1, [pc, #72]	; (800116c <SystemInit+0x5c>)
 8001122:	4b12      	ldr	r3, [pc, #72]	; (800116c <SystemInit+0x5c>)
 8001124:	689a      	ldr	r2, [r3, #8]
 8001126:	4b12      	ldr	r3, [pc, #72]	; (8001170 <SystemInit+0x60>)
 8001128:	4013      	ands	r3, r2
 800112a:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 800112c:	4a0f      	ldr	r2, [pc, #60]	; (800116c <SystemInit+0x5c>)
 800112e:	4b0f      	ldr	r3, [pc, #60]	; (800116c <SystemInit+0x5c>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001136:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 800113a:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800113c:	4a0b      	ldr	r2, [pc, #44]	; (800116c <SystemInit+0x5c>)
 800113e:	4b0b      	ldr	r3, [pc, #44]	; (800116c <SystemInit+0x5c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001146:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001148:	4a08      	ldr	r2, [pc, #32]	; (800116c <SystemInit+0x5c>)
 800114a:	4b08      	ldr	r3, [pc, #32]	; (800116c <SystemInit+0x5c>)
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001152:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001154:	4b05      	ldr	r3, [pc, #20]	; (800116c <SystemInit+0x5c>)
 8001156:	2200      	movs	r2, #0
 8001158:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 800115a:	f000 f8b9 	bl	80012d0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800115e:	4b05      	ldr	r3, [pc, #20]	; (8001174 <SystemInit+0x64>)
 8001160:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001164:	609a      	str	r2, [r3, #8]
#endif
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40023800 	.word	0x40023800
 8001170:	88ffc00c 	.word	0x88ffc00c
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8001178:	b480      	push	{r7}
 800117a:	b087      	sub	sp, #28
 800117c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	617b      	str	r3, [r7, #20]
 8001182:	2300      	movs	r3, #0
 8001184:	613b      	str	r3, [r7, #16]
 8001186:	2300      	movs	r3, #0
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	2300      	movs	r3, #0
 800118c:	60bb      	str	r3, [r7, #8]
 800118e:	2300      	movs	r3, #0
 8001190:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001192:	4b49      	ldr	r3, [pc, #292]	; (80012b8 <SystemCoreClockUpdate+0x140>)
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	f003 030c 	and.w	r3, r3, #12
 800119a:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	2b0c      	cmp	r3, #12
 80011a0:	d864      	bhi.n	800126c <SystemCoreClockUpdate+0xf4>
 80011a2:	a201      	add	r2, pc, #4	; (adr r2, 80011a8 <SystemCoreClockUpdate+0x30>)
 80011a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a8:	080011dd 	.word	0x080011dd
 80011ac:	0800126d 	.word	0x0800126d
 80011b0:	0800126d 	.word	0x0800126d
 80011b4:	0800126d 	.word	0x0800126d
 80011b8:	080011fd 	.word	0x080011fd
 80011bc:	0800126d 	.word	0x0800126d
 80011c0:	0800126d 	.word	0x0800126d
 80011c4:	0800126d 	.word	0x0800126d
 80011c8:	08001205 	.word	0x08001205
 80011cc:	0800126d 	.word	0x0800126d
 80011d0:	0800126d 	.word	0x0800126d
 80011d4:	0800126d 	.word	0x0800126d
 80011d8:	0800120d 	.word	0x0800120d
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 80011dc:	4b36      	ldr	r3, [pc, #216]	; (80012b8 <SystemCoreClockUpdate+0x140>)
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80011e4:	0b5b      	lsrs	r3, r3, #13
 80011e6:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3301      	adds	r3, #1
 80011ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011f0:	fa02 f303 	lsl.w	r3, r2, r3
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b31      	ldr	r3, [pc, #196]	; (80012bc <SystemCoreClockUpdate+0x144>)
 80011f8:	601a      	str	r2, [r3, #0]
      break;
 80011fa:	e047      	b.n	800128c <SystemCoreClockUpdate+0x114>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80011fc:	4b2f      	ldr	r3, [pc, #188]	; (80012bc <SystemCoreClockUpdate+0x144>)
 80011fe:	4a30      	ldr	r2, [pc, #192]	; (80012c0 <SystemCoreClockUpdate+0x148>)
 8001200:	601a      	str	r2, [r3, #0]
      break;
 8001202:	e043      	b.n	800128c <SystemCoreClockUpdate+0x114>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8001204:	4b2d      	ldr	r3, [pc, #180]	; (80012bc <SystemCoreClockUpdate+0x144>)
 8001206:	4a2f      	ldr	r2, [pc, #188]	; (80012c4 <SystemCoreClockUpdate+0x14c>)
 8001208:	601a      	str	r2, [r3, #0]
      break;
 800120a:	e03f      	b.n	800128c <SystemCoreClockUpdate+0x114>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 800120c:	4b2a      	ldr	r3, [pc, #168]	; (80012b8 <SystemCoreClockUpdate+0x140>)
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001214:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8001216:	4b28      	ldr	r3, [pc, #160]	; (80012b8 <SystemCoreClockUpdate+0x140>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800121e:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	0c9b      	lsrs	r3, r3, #18
 8001224:	4a28      	ldr	r2, [pc, #160]	; (80012c8 <SystemCoreClockUpdate+0x150>)
 8001226:	5cd3      	ldrb	r3, [r2, r3]
 8001228:	b2db      	uxtb	r3, r3
 800122a:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	0d9b      	lsrs	r3, r3, #22
 8001230:	3301      	adds	r3, #1
 8001232:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001234:	4b20      	ldr	r3, [pc, #128]	; (80012b8 <SystemCoreClockUpdate+0x140>)
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800123c:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d109      	bne.n	8001258 <SystemCoreClockUpdate+0xe0>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	4a1e      	ldr	r2, [pc, #120]	; (80012c0 <SystemCoreClockUpdate+0x148>)
 8001248:	fb02 f203 	mul.w	r2, r2, r3
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001252:	4a1a      	ldr	r2, [pc, #104]	; (80012bc <SystemCoreClockUpdate+0x144>)
 8001254:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8001256:	e019      	b.n	800128c <SystemCoreClockUpdate+0x114>
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	4a1a      	ldr	r2, [pc, #104]	; (80012c4 <SystemCoreClockUpdate+0x14c>)
 800125c:	fb02 f203 	mul.w	r2, r2, r3
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	fbb2 f3f3 	udiv	r3, r2, r3
 8001266:	4a15      	ldr	r2, [pc, #84]	; (80012bc <SystemCoreClockUpdate+0x144>)
 8001268:	6013      	str	r3, [r2, #0]
      }
      break;
 800126a:	e00f      	b.n	800128c <SystemCoreClockUpdate+0x114>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 800126c:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <SystemCoreClockUpdate+0x140>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001274:	0b5b      	lsrs	r3, r3, #13
 8001276:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3301      	adds	r3, #1
 800127c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	461a      	mov	r2, r3
 8001286:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <SystemCoreClockUpdate+0x144>)
 8001288:	601a      	str	r2, [r3, #0]
      break;
 800128a:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800128c:	4b0a      	ldr	r3, [pc, #40]	; (80012b8 <SystemCoreClockUpdate+0x140>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001294:	091b      	lsrs	r3, r3, #4
 8001296:	4a0d      	ldr	r2, [pc, #52]	; (80012cc <SystemCoreClockUpdate+0x154>)
 8001298:	5cd3      	ldrb	r3, [r2, r3]
 800129a:	b2db      	uxtb	r3, r3
 800129c:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800129e:	4b07      	ldr	r3, [pc, #28]	; (80012bc <SystemCoreClockUpdate+0x144>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	fa22 f303 	lsr.w	r3, r2, r3
 80012a8:	4a04      	ldr	r2, [pc, #16]	; (80012bc <SystemCoreClockUpdate+0x144>)
 80012aa:	6013      	str	r3, [r2, #0]
}
 80012ac:	bf00      	nop
 80012ae:	371c      	adds	r7, #28
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bc80      	pop	{r7}
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	40023800 	.word	0x40023800
 80012bc:	20000000 	.word	0x20000000
 80012c0:	00f42400 	.word	0x00f42400
 80012c4:	007a1200 	.word	0x007a1200
 80012c8:	20000004 	.word	0x20000004
 80012cc:	20000010 	.word	0x20000010

080012d0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80012d6:	2300      	movs	r3, #0
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	2300      	movs	r3, #0
 80012dc:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80012de:	4a41      	ldr	r2, [pc, #260]	; (80013e4 <SetSysClock+0x114>)
 80012e0:	4b40      	ldr	r3, [pc, #256]	; (80013e4 <SetSysClock+0x114>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012e8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80012ea:	4b3e      	ldr	r3, [pc, #248]	; (80013e4 <SetSysClock+0x114>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3301      	adds	r3, #1
 80012f8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d103      	bne.n	8001308 <SetSysClock+0x38>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001306:	d1f0      	bne.n	80012ea <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001308:	4b36      	ldr	r3, [pc, #216]	; (80013e4 <SetSysClock+0x114>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001310:	2b00      	cmp	r3, #0
 8001312:	d002      	beq.n	800131a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001314:	2301      	movs	r3, #1
 8001316:	603b      	str	r3, [r7, #0]
 8001318:	e001      	b.n	800131e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800131a:	2300      	movs	r3, #0
 800131c:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d15a      	bne.n	80013da <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8001324:	4a30      	ldr	r2, [pc, #192]	; (80013e8 <SetSysClock+0x118>)
 8001326:	4b30      	ldr	r3, [pc, #192]	; (80013e8 <SetSysClock+0x118>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f043 0304 	orr.w	r3, r3, #4
 800132e:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8001330:	4a2d      	ldr	r2, [pc, #180]	; (80013e8 <SetSysClock+0x118>)
 8001332:	4b2d      	ldr	r3, [pc, #180]	; (80013e8 <SetSysClock+0x118>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f043 0302 	orr.w	r3, r3, #2
 800133a:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 800133c:	4a2a      	ldr	r2, [pc, #168]	; (80013e8 <SetSysClock+0x118>)
 800133e:	4b2a      	ldr	r3, [pc, #168]	; (80013e8 <SetSysClock+0x118>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f043 0301 	orr.w	r3, r3, #1
 8001346:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001348:	4a26      	ldr	r2, [pc, #152]	; (80013e4 <SetSysClock+0x114>)
 800134a:	4b26      	ldr	r3, [pc, #152]	; (80013e4 <SetSysClock+0x114>)
 800134c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001352:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8001354:	4b25      	ldr	r3, [pc, #148]	; (80013ec <SetSysClock+0x11c>)
 8001356:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800135a:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 800135c:	bf00      	nop
 800135e:	4b23      	ldr	r3, [pc, #140]	; (80013ec <SetSysClock+0x11c>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f003 0310 	and.w	r3, r3, #16
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1f9      	bne.n	800135e <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800136a:	4a1e      	ldr	r2, [pc, #120]	; (80013e4 <SetSysClock+0x114>)
 800136c:	4b1d      	ldr	r3, [pc, #116]	; (80013e4 <SetSysClock+0x114>)
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001372:	4a1c      	ldr	r2, [pc, #112]	; (80013e4 <SetSysClock+0x114>)
 8001374:	4b1b      	ldr	r3, [pc, #108]	; (80013e4 <SetSysClock+0x114>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 800137a:	4a1a      	ldr	r2, [pc, #104]	; (80013e4 <SetSysClock+0x114>)
 800137c:	4b19      	ldr	r3, [pc, #100]	; (80013e4 <SetSysClock+0x114>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8001382:	4a18      	ldr	r2, [pc, #96]	; (80013e4 <SetSysClock+0x114>)
 8001384:	4b17      	ldr	r3, [pc, #92]	; (80013e4 <SetSysClock+0x114>)
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800138c:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 800138e:	4a15      	ldr	r2, [pc, #84]	; (80013e4 <SetSysClock+0x114>)
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <SetSysClock+0x114>)
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8001398:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800139a:	4a12      	ldr	r2, [pc, #72]	; (80013e4 <SetSysClock+0x114>)
 800139c:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <SetSysClock+0x114>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013a4:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80013a6:	bf00      	nop
 80013a8:	4b0e      	ldr	r3, [pc, #56]	; (80013e4 <SetSysClock+0x114>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0f9      	beq.n	80013a8 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80013b4:	4a0b      	ldr	r2, [pc, #44]	; (80013e4 <SetSysClock+0x114>)
 80013b6:	4b0b      	ldr	r3, [pc, #44]	; (80013e4 <SetSysClock+0x114>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f023 0303 	bic.w	r3, r3, #3
 80013be:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80013c0:	4a08      	ldr	r2, [pc, #32]	; (80013e4 <SetSysClock+0x114>)
 80013c2:	4b08      	ldr	r3, [pc, #32]	; (80013e4 <SetSysClock+0x114>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f043 0303 	orr.w	r3, r3, #3
 80013ca:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80013cc:	bf00      	nop
 80013ce:	4b05      	ldr	r3, [pc, #20]	; (80013e4 <SetSysClock+0x114>)
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f003 030c 	and.w	r3, r3, #12
 80013d6:	2b0c      	cmp	r3, #12
 80013d8:	d1f9      	bne.n	80013ce <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40023c00 	.word	0x40023c00
 80013ec:	40007000 	.word	0x40007000

080013f0 <__libc_init_array>:
 80013f0:	4b0e      	ldr	r3, [pc, #56]	; (800142c <__libc_init_array+0x3c>)
 80013f2:	b570      	push	{r4, r5, r6, lr}
 80013f4:	461e      	mov	r6, r3
 80013f6:	4c0e      	ldr	r4, [pc, #56]	; (8001430 <__libc_init_array+0x40>)
 80013f8:	2500      	movs	r5, #0
 80013fa:	1ae4      	subs	r4, r4, r3
 80013fc:	10a4      	asrs	r4, r4, #2
 80013fe:	42a5      	cmp	r5, r4
 8001400:	d004      	beq.n	800140c <__libc_init_array+0x1c>
 8001402:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001406:	4798      	blx	r3
 8001408:	3501      	adds	r5, #1
 800140a:	e7f8      	b.n	80013fe <__libc_init_array+0xe>
 800140c:	f000 f816 	bl	800143c <_init>
 8001410:	4b08      	ldr	r3, [pc, #32]	; (8001434 <__libc_init_array+0x44>)
 8001412:	4c09      	ldr	r4, [pc, #36]	; (8001438 <__libc_init_array+0x48>)
 8001414:	461e      	mov	r6, r3
 8001416:	1ae4      	subs	r4, r4, r3
 8001418:	10a4      	asrs	r4, r4, #2
 800141a:	2500      	movs	r5, #0
 800141c:	42a5      	cmp	r5, r4
 800141e:	d004      	beq.n	800142a <__libc_init_array+0x3a>
 8001420:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001424:	4798      	blx	r3
 8001426:	3501      	adds	r5, #1
 8001428:	e7f8      	b.n	800141c <__libc_init_array+0x2c>
 800142a:	bd70      	pop	{r4, r5, r6, pc}
 800142c:	08001454 	.word	0x08001454
 8001430:	08001454 	.word	0x08001454
 8001434:	08001454 	.word	0x08001454
 8001438:	08001458 	.word	0x08001458

0800143c <_init>:
 800143c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800143e:	bf00      	nop
 8001440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001442:	bc08      	pop	{r3}
 8001444:	469e      	mov	lr, r3
 8001446:	4770      	bx	lr

08001448 <_fini>:
 8001448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800144a:	bf00      	nop
 800144c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800144e:	bc08      	pop	{r3}
 8001450:	469e      	mov	lr, r3
 8001452:	4770      	bx	lr
