<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/spi_device/rtl/spi_device_pkg.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Serial Peripheral Interface (SPI) Device module.</span>
<a name="l-6"></a><span class="c1">//</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="kn">package</span> <span class="n">spi_device_pkg</span><span class="p">;</span>
<a name="l-9"></a>
<a name="l-10"></a>  <span class="c1">// SPI Operation mode</span>
<a name="l-11"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-12"></a>    <span class="n">FwMode</span>      <span class="o">=</span> <span class="mh">&#39;h0</span><span class="p">,</span>
<a name="l-13"></a>    <span class="n">EepromRam</span>   <span class="o">=</span> <span class="mh">&#39;h1</span><span class="p">,</span>
<a name="l-14"></a>    <span class="n">EepromFlash</span> <span class="o">=</span> <span class="mh">&#39;h2</span><span class="p">,</span>
<a name="l-15"></a>    <span class="n">PassThrough</span> <span class="o">=</span> <span class="mh">&#39;h3</span>
<a name="l-16"></a>  <span class="p">}</span> <span class="n">spi_mode_e</span><span class="p">;</span>
<a name="l-17"></a>
<a name="l-18"></a>  <span class="c1">// SPI Read mode. QUAD uses additional two pins to read</span>
<a name="l-19"></a>  <span class="c1">// Bit 0: Single, Bit 1: Dual Bit 2: Quad</span>
<a name="l-20"></a>  <span class="k">typedef</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">spi_rdmode_t</span><span class="p">;</span>
<a name="l-21"></a>
<a name="l-22"></a>  <span class="k">typedef</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">spi_byte_t</span><span class="p">;</span>
<a name="l-23"></a>
<a name="l-24"></a>  <span class="c1">// eSPI utilizes Alert# signal (from device to host)</span>
<a name="l-25"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-26"></a>    <span class="n">Spi</span>    <span class="o">=</span> <span class="mh">2&#39;h0</span><span class="p">,</span>
<a name="l-27"></a>    <span class="n">Espi</span>   <span class="o">=</span> <span class="mh">2&#39;h1</span><span class="p">,</span>
<a name="l-28"></a>    <span class="n">Tpm</span>    <span class="o">=</span> <span class="mh">2&#39;h2</span>
<a name="l-29"></a>  <span class="p">}</span> <span class="n">spi_type_e</span><span class="p">;</span>
<a name="l-30"></a>
<a name="l-31"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-32"></a>    <span class="n">AddrByte</span> <span class="o">=</span> <span class="mh">2&#39;h0</span><span class="p">,</span>  <span class="c1">// 1 byte for address</span>
<a name="l-33"></a>    <span class="n">AddrWord</span> <span class="o">=</span> <span class="mh">2&#39;h1</span><span class="p">,</span>  <span class="c1">// 2 bytes for address</span>
<a name="l-34"></a>    <span class="n">AddrFull</span> <span class="o">=</span> <span class="mh">2&#39;h2</span>   <span class="c1">// 3 bytes for address</span>
<a name="l-35"></a>  <span class="p">}</span> <span class="n">spi_addr_size_e</span><span class="p">;</span>
<a name="l-36"></a>
<a name="l-37"></a>  <span class="k">localparam</span> <span class="k">int</span> <span class="n">MEM_AW</span> <span class="o">=</span> <span class="mh">12</span><span class="p">;</span> <span class="c1">// Memory Address width (Byte based)</span>
<a name="l-38"></a>
<a name="l-39"></a>  <span class="c1">// List of supported commands @ Bunker mode (SPI Manufacturing mode)</span>
<a name="l-40"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-41"></a>    <span class="n">Nop</span>    <span class="o">=</span> <span class="mh">8&#39;h00</span><span class="p">,</span>
<a name="l-42"></a>    <span class="n">WrSts</span>  <span class="o">=</span> <span class="mh">8&#39;h01</span><span class="p">,</span>   <span class="c1">// Write STATUS1 followed by STATUS2 register</span>
<a name="l-43"></a>    <span class="n">Write</span>  <span class="o">=</span> <span class="mh">8&#39;h02</span><span class="p">,</span>   <span class="c1">// Write Data</span>
<a name="l-44"></a>    <span class="n">Read</span>   <span class="o">=</span> <span class="mh">8&#39;h03</span><span class="p">,</span>   <span class="c1">// Limit to a certain speed as read data starts right after addr</span>
<a name="l-45"></a>    <span class="n">WrDi</span>   <span class="o">=</span> <span class="mh">8&#39;h04</span><span class="p">,</span>   <span class="c1">// Write Disable: Clear WEL to 0</span>
<a name="l-46"></a>    <span class="n">RdSts</span>  <span class="o">=</span> <span class="mh">8&#39;h05</span><span class="p">,</span>
<a name="l-47"></a>    <span class="n">WrEn</span>   <span class="o">=</span> <span class="mh">8&#39;h06</span><span class="p">,</span>   <span class="c1">// Write Enable: Set WEL to 1</span>
<a name="l-48"></a>    <span class="n">HsRd</span>   <span class="o">=</span> <span class="mh">8&#39;h0B</span><span class="p">,</span>   <span class="c1">// 8 cycle gap between addr/ rdata</span>
<a name="l-49"></a>    <span class="n">RdSts2</span> <span class="o">=</span> <span class="mh">8&#39;h35</span><span class="p">,</span>   <span class="c1">// Read STATUS2 register</span>
<a name="l-50"></a>    <span class="n">DlRd</span>   <span class="o">=</span> <span class="mh">8&#39;h3B</span><span class="p">,</span>   <span class="c1">// Dual Read</span>
<a name="l-51"></a>    <span class="n">QdRd</span>   <span class="o">=</span> <span class="mh">8&#39;h6B</span>    <span class="c1">// Quad Read</span>
<a name="l-52"></a>  <span class="p">}</span> <span class="n">spi_rom_cmd_e</span><span class="p">;</span>
<a name="l-53"></a>
<a name="l-54"></a><span class="k">endpackage</span> <span class="o">:</span> <span class="n">spi_device_pkg</span>
</pre></div>
</td></tr></table>
  </body>
</html>