mvn r0, r1 
eor r2, r0, r3, ror #6 
mov r3, r2, lsl #8 
mvn r1, r3 
