/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Jul  3 04:00:59 2015
 *                 Full Compile MD5 Checksum  251391a91b308e4263f6142c85438bd8
 *                     (minus title and desc)
 *                 MD5 Checksum               6253da26f158eb78a14aed0afc8a88d4
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16306
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_L2_0_2_H__
#define BCHP_MEMC_L2_0_2_H__

/***************************************************************************
 *MEMC_L2_0_2 - MEMSYS L2_2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_MEMC_L2_0_2_CPU_STATUS              0x00903400 /* [RO] CPU interrupt Status Register */
#define BCHP_MEMC_L2_0_2_CPU_SET                 0x00903404 /* [WO] CPU interrupt Set Register */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR               0x00903408 /* [WO] CPU interrupt Clear Register */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS         0x0090340c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET            0x00903410 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR          0x00903414 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_MEMC_L2_0_2_PCI_STATUS              0x00903418 /* [RO] PCI interrupt Status Register */
#define BCHP_MEMC_L2_0_2_PCI_SET                 0x0090341c /* [WO] PCI interrupt Set Register */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR               0x00903420 /* [WO] PCI interrupt Clear Register */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS         0x00903424 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET            0x00903428 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR          0x0090342c /* [WO] PCI interrupt Mask Clear Register */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS             0x00903430 /* [RO] SCPU interrupt Status Register */
#define BCHP_MEMC_L2_0_2_SCPU_SET                0x00903434 /* [WO] SCPU interrupt Set Register */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR              0x00903438 /* [WO] SCPU interrupt Clear Register */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS        0x0090343c /* [RO] SCPU interrupt Mask Status Register */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET           0x00903440 /* [WO] SCPU interrupt Mask Set Register */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR         0x00903444 /* [WO] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: CPU_STATUS :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ACTIVE_BLOCK_CLIENT_MASK       0x80000000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT      31
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ERROR_CRC_WRITE_MASK           0x40000000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ERROR_CRC_WRITE_SHIFT          30
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ERROR_CRC_WRITE_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ [29:29] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_MASK 0x20000000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_SHIFT 29
#define BCHP_MEMC_L2_0_2_CPU_STATUS_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_MASK  0x10000000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_MASK  0x08000000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_MASK  0x04000000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_MASK  0x02000000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_MASK  0x01000000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_MASK  0x00800000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_MASK  0x00400000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_MASK  0x00200000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_DFI_ERROR_MASK                 0x00100000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_DFI_ERROR_SHIFT                20
#define BCHP_MEMC_L2_0_2_CPU_STATUS_DFI_ERROR_DEFAULT              0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_EDIS_INTR_1_MASK               0x00080000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_EDIS_INTR_1_SHIFT              19
#define BCHP_MEMC_L2_0_2_CPU_STATUS_EDIS_INTR_1_DEFAULT            0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_EDIS_INTR_0_MASK               0x00040000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_EDIS_INTR_0_SHIFT              18
#define BCHP_MEMC_L2_0_2_CPU_STATUS_EDIS_INTR_0_DEFAULT            0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MCP_VIOL_INTR_1_MASK           0x00020000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MCP_VIOL_INTR_1_SHIFT          17
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MCP_VIOL_INTR_1_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MCP_VIOL_INTR_0_MASK           0x00010000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MCP_VIOL_INTR_0_SHIFT          16
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MCP_VIOL_INTR_0_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_UBUS_ALIAS_INTR_MASK           0x00008000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_UBUS_ALIAS_INTR_SHIFT          15
#define BCHP_MEMC_L2_0_2_CPU_STATUS_UBUS_ALIAS_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ALIAS_INTR_MASK                0x00004000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ALIAS_INTR_SHIFT               14
#define BCHP_MEMC_L2_0_2_CPU_STATUS_ALIAS_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_SEQ_WRDATA_ERR_MASK            0x00002000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_SEQ_WRDATA_ERR_SHIFT           13
#define BCHP_MEMC_L2_0_2_CPU_STATUS_SEQ_WRDATA_ERR_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_SEQ_TRANSID_MISMATCH_MASK      0x00001000
#define BCHP_MEMC_L2_0_2_CPU_STATUS_SEQ_TRANSID_MISMATCH_SHIFT     12
#define BCHP_MEMC_L2_0_2_CPU_STATUS_SEQ_TRANSID_MISMATCH_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_PAGE_BREAK_INTR_PFRI_7_MASK    0x00000800
#define BCHP_MEMC_L2_0_2_CPU_STATUS_PAGE_BREAK_INTR_PFRI_7_SHIFT   11
#define BCHP_MEMC_L2_0_2_CPU_STATUS_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_EOG_INTR_PFRI_7_MASK   0x00000400
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_EOG_INTR_PFRI_7_SHIFT  10
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_SOG_INTR_PFRI_7_MASK   0x00000200
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_SOG_INTR_PFRI_7_SHIFT  9
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_7_MASK    0x00000100
#define BCHP_MEMC_L2_0_2_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_7_SHIFT   8
#define BCHP_MEMC_L2_0_2_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_PAGE_BREAK_INTR_PFRI_6_MASK    0x00000080
#define BCHP_MEMC_L2_0_2_CPU_STATUS_PAGE_BREAK_INTR_PFRI_6_SHIFT   7
#define BCHP_MEMC_L2_0_2_CPU_STATUS_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_EOG_INTR_PFRI_6_MASK   0x00000040
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_EOG_INTR_PFRI_6_SHIFT  6
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_SOG_INTR_PFRI_6_MASK   0x00000020
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_SOG_INTR_PFRI_6_SHIFT  5
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_6_MASK    0x00000010
#define BCHP_MEMC_L2_0_2_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_6_SHIFT   4
#define BCHP_MEMC_L2_0_2_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_PAGE_BREAK_INTR_PFRI_5_MASK    0x00000008
#define BCHP_MEMC_L2_0_2_CPU_STATUS_PAGE_BREAK_INTR_PFRI_5_SHIFT   3
#define BCHP_MEMC_L2_0_2_CPU_STATUS_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_EOG_INTR_PFRI_5_MASK   0x00000004
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_EOG_INTR_PFRI_5_SHIFT  2
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_SOG_INTR_PFRI_5_MASK   0x00000002
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_SOG_INTR_PFRI_5_SHIFT  1
#define BCHP_MEMC_L2_0_2_CPU_STATUS_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_STATUS :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_5_MASK    0x00000001
#define BCHP_MEMC_L2_0_2_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_5_SHIFT   0
#define BCHP_MEMC_L2_0_2_CPU_STATUS_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: CPU_SET :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ACTIVE_BLOCK_CLIENT_MASK          0x80000000
#define BCHP_MEMC_L2_0_2_CPU_SET_ACTIVE_BLOCK_CLIENT_SHIFT         31
#define BCHP_MEMC_L2_0_2_CPU_SET_ACTIVE_BLOCK_CLIENT_DEFAULT       0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ERROR_CRC_WRITE_MASK              0x40000000
#define BCHP_MEMC_L2_0_2_CPU_SET_ERROR_CRC_WRITE_SHIFT             30
#define BCHP_MEMC_L2_0_2_CPU_SET_ERROR_CRC_WRITE_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ [29:29] */
#define BCHP_MEMC_L2_0_2_CPU_SET_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_MASK 0x20000000
#define BCHP_MEMC_L2_0_2_CPU_SET_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_SHIFT 29
#define BCHP_MEMC_L2_0_2_CPU_SET_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_7_MASK     0x10000000
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT    28
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_6_MASK     0x08000000
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT    27
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_5_MASK     0x04000000
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT    26
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_4_MASK     0x02000000
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT    25
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_3_MASK     0x01000000
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT    24
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_2_MASK     0x00800000
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT    23
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_1_MASK     0x00400000
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT    22
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_0_MASK     0x00200000
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT    21
#define BCHP_MEMC_L2_0_2_CPU_SET_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_CPU_SET_DFI_ERROR_MASK                    0x00100000
#define BCHP_MEMC_L2_0_2_CPU_SET_DFI_ERROR_SHIFT                   20
#define BCHP_MEMC_L2_0_2_CPU_SET_DFI_ERROR_DEFAULT                 0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_CPU_SET_EDIS_INTR_1_MASK                  0x00080000
#define BCHP_MEMC_L2_0_2_CPU_SET_EDIS_INTR_1_SHIFT                 19
#define BCHP_MEMC_L2_0_2_CPU_SET_EDIS_INTR_1_DEFAULT               0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_CPU_SET_EDIS_INTR_0_MASK                  0x00040000
#define BCHP_MEMC_L2_0_2_CPU_SET_EDIS_INTR_0_SHIFT                 18
#define BCHP_MEMC_L2_0_2_CPU_SET_EDIS_INTR_0_DEFAULT               0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_CPU_SET_MCP_VIOL_INTR_1_MASK              0x00020000
#define BCHP_MEMC_L2_0_2_CPU_SET_MCP_VIOL_INTR_1_SHIFT             17
#define BCHP_MEMC_L2_0_2_CPU_SET_MCP_VIOL_INTR_1_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_CPU_SET_MCP_VIOL_INTR_0_MASK              0x00010000
#define BCHP_MEMC_L2_0_2_CPU_SET_MCP_VIOL_INTR_0_SHIFT             16
#define BCHP_MEMC_L2_0_2_CPU_SET_MCP_VIOL_INTR_0_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_CPU_SET_UBUS_ALIAS_INTR_MASK              0x00008000
#define BCHP_MEMC_L2_0_2_CPU_SET_UBUS_ALIAS_INTR_SHIFT             15
#define BCHP_MEMC_L2_0_2_CPU_SET_UBUS_ALIAS_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_CPU_SET_ALIAS_INTR_MASK                   0x00004000
#define BCHP_MEMC_L2_0_2_CPU_SET_ALIAS_INTR_SHIFT                  14
#define BCHP_MEMC_L2_0_2_CPU_SET_ALIAS_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_CPU_SET_SEQ_WRDATA_ERR_MASK               0x00002000
#define BCHP_MEMC_L2_0_2_CPU_SET_SEQ_WRDATA_ERR_SHIFT              13
#define BCHP_MEMC_L2_0_2_CPU_SET_SEQ_WRDATA_ERR_DEFAULT            0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_CPU_SET_SEQ_TRANSID_MISMATCH_MASK         0x00001000
#define BCHP_MEMC_L2_0_2_CPU_SET_SEQ_TRANSID_MISMATCH_SHIFT        12
#define BCHP_MEMC_L2_0_2_CPU_SET_SEQ_TRANSID_MISMATCH_DEFAULT      0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_CPU_SET_PAGE_BREAK_INTR_PFRI_7_MASK       0x00000800
#define BCHP_MEMC_L2_0_2_CPU_SET_PAGE_BREAK_INTR_PFRI_7_SHIFT      11
#define BCHP_MEMC_L2_0_2_CPU_SET_PAGE_BREAK_INTR_PFRI_7_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_EOG_INTR_PFRI_7_MASK      0x00000400
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_EOG_INTR_PFRI_7_SHIFT     10
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_EOG_INTR_PFRI_7_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_SOG_INTR_PFRI_7_MASK      0x00000200
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_SOG_INTR_PFRI_7_SHIFT     9
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_SOG_INTR_PFRI_7_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_CPU_SET_GSIZE_VIOL_INTR_PFRI_7_MASK       0x00000100
#define BCHP_MEMC_L2_0_2_CPU_SET_GSIZE_VIOL_INTR_PFRI_7_SHIFT      8
#define BCHP_MEMC_L2_0_2_CPU_SET_GSIZE_VIOL_INTR_PFRI_7_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_CPU_SET_PAGE_BREAK_INTR_PFRI_6_MASK       0x00000080
#define BCHP_MEMC_L2_0_2_CPU_SET_PAGE_BREAK_INTR_PFRI_6_SHIFT      7
#define BCHP_MEMC_L2_0_2_CPU_SET_PAGE_BREAK_INTR_PFRI_6_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_EOG_INTR_PFRI_6_MASK      0x00000040
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_EOG_INTR_PFRI_6_SHIFT     6
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_EOG_INTR_PFRI_6_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_SOG_INTR_PFRI_6_MASK      0x00000020
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_SOG_INTR_PFRI_6_SHIFT     5
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_SOG_INTR_PFRI_6_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_CPU_SET_GSIZE_VIOL_INTR_PFRI_6_MASK       0x00000010
#define BCHP_MEMC_L2_0_2_CPU_SET_GSIZE_VIOL_INTR_PFRI_6_SHIFT      4
#define BCHP_MEMC_L2_0_2_CPU_SET_GSIZE_VIOL_INTR_PFRI_6_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_CPU_SET_PAGE_BREAK_INTR_PFRI_5_MASK       0x00000008
#define BCHP_MEMC_L2_0_2_CPU_SET_PAGE_BREAK_INTR_PFRI_5_SHIFT      3
#define BCHP_MEMC_L2_0_2_CPU_SET_PAGE_BREAK_INTR_PFRI_5_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_EOG_INTR_PFRI_5_MASK      0x00000004
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_EOG_INTR_PFRI_5_SHIFT     2
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_EOG_INTR_PFRI_5_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_SOG_INTR_PFRI_5_MASK      0x00000002
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_SOG_INTR_PFRI_5_SHIFT     1
#define BCHP_MEMC_L2_0_2_CPU_SET_MISSING_SOG_INTR_PFRI_5_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: CPU_SET :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_CPU_SET_GSIZE_VIOL_INTR_PFRI_5_MASK       0x00000001
#define BCHP_MEMC_L2_0_2_CPU_SET_GSIZE_VIOL_INTR_PFRI_5_SHIFT      0
#define BCHP_MEMC_L2_0_2_CPU_SET_GSIZE_VIOL_INTR_PFRI_5_DEFAULT    0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: CPU_CLEAR :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ACTIVE_BLOCK_CLIENT_MASK        0x80000000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT       31
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT     0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ERROR_CRC_WRITE_MASK            0x40000000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ERROR_CRC_WRITE_SHIFT           30
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ERROR_CRC_WRITE_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ [29:29] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_MASK 0x20000000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_SHIFT 29
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_MASK   0x10000000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT  28
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_MASK   0x08000000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT  27
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_MASK   0x04000000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT  26
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_MASK   0x02000000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT  25
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_MASK   0x01000000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT  24
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_MASK   0x00800000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT  23
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_MASK   0x00400000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT  22
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_MASK   0x00200000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT  21
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_DFI_ERROR_MASK                  0x00100000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_DFI_ERROR_SHIFT                 20
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_DFI_ERROR_DEFAULT               0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_EDIS_INTR_1_MASK                0x00080000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_EDIS_INTR_1_SHIFT               19
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_EDIS_INTR_1_DEFAULT             0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_EDIS_INTR_0_MASK                0x00040000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_EDIS_INTR_0_SHIFT               18
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_EDIS_INTR_0_DEFAULT             0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MCP_VIOL_INTR_1_MASK            0x00020000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MCP_VIOL_INTR_1_SHIFT           17
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MCP_VIOL_INTR_1_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MCP_VIOL_INTR_0_MASK            0x00010000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MCP_VIOL_INTR_0_SHIFT           16
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MCP_VIOL_INTR_0_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_UBUS_ALIAS_INTR_MASK            0x00008000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_UBUS_ALIAS_INTR_SHIFT           15
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_UBUS_ALIAS_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ALIAS_INTR_MASK                 0x00004000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ALIAS_INTR_SHIFT                14
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_ALIAS_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_SEQ_WRDATA_ERR_MASK             0x00002000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_SEQ_WRDATA_ERR_SHIFT            13
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_SEQ_WRDATA_ERR_DEFAULT          0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_SEQ_TRANSID_MISMATCH_MASK       0x00001000
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_SEQ_TRANSID_MISMATCH_SHIFT      12
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_SEQ_TRANSID_MISMATCH_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_7_MASK     0x00000800
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_7_SHIFT    11
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_7_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_EOG_INTR_PFRI_7_MASK    0x00000400
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_EOG_INTR_PFRI_7_SHIFT   10
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_SOG_INTR_PFRI_7_MASK    0x00000200
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_SOG_INTR_PFRI_7_SHIFT   9
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_7_MASK     0x00000100
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_7_SHIFT    8
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_7_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_6_MASK     0x00000080
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_6_SHIFT    7
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_6_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_EOG_INTR_PFRI_6_MASK    0x00000040
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_EOG_INTR_PFRI_6_SHIFT   6
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_SOG_INTR_PFRI_6_MASK    0x00000020
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_SOG_INTR_PFRI_6_SHIFT   5
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_6_MASK     0x00000010
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_6_SHIFT    4
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_6_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_5_MASK     0x00000008
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_5_SHIFT    3
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_PAGE_BREAK_INTR_PFRI_5_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_EOG_INTR_PFRI_5_MASK    0x00000004
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_EOG_INTR_PFRI_5_SHIFT   2
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_SOG_INTR_PFRI_5_MASK    0x00000002
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_SOG_INTR_PFRI_5_SHIFT   1
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_5_MASK     0x00000001
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_5_SHIFT    0
#define BCHP_MEMC_L2_0_2_CPU_CLEAR_GSIZE_VIOL_INTR_PFRI_5_DEFAULT  0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_MASK  0x80000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT 31
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ERROR_CRC_WRITE_MASK      0x40000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ERROR_CRC_WRITE_SHIFT     30
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ERROR_CRC_WRITE_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ERROR_CMD_PARITY [29:29] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ERROR_CMD_PARITY_MASK     0x20000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ERROR_CMD_PARITY_SHIFT    29
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ERROR_CMD_PARITY_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_MASK 0x10000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_MASK 0x08000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_MASK 0x04000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_MASK 0x02000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_MASK 0x00800000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_MASK 0x00400000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_MASK 0x00200000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_DFI_ERROR_MASK            0x00100000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_DFI_ERROR_SHIFT           20
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_DFI_ERROR_DEFAULT         0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_EDIS_INTR_1_MASK          0x00080000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_EDIS_INTR_1_SHIFT         19
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_EDIS_INTR_1_DEFAULT       0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_EDIS_INTR_0_MASK          0x00040000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_EDIS_INTR_0_SHIFT         18
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_EDIS_INTR_0_DEFAULT       0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MCP_VIOL_INTR_1_MASK      0x00020000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MCP_VIOL_INTR_1_SHIFT     17
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MCP_VIOL_INTR_1_DEFAULT   0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MCP_VIOL_INTR_0_MASK      0x00010000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MCP_VIOL_INTR_0_SHIFT     16
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MCP_VIOL_INTR_0_DEFAULT   0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_UBUS_ALIAS_INTR_MASK      0x00008000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_UBUS_ALIAS_INTR_SHIFT     15
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_UBUS_ALIAS_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ALIAS_INTR_MASK           0x00004000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ALIAS_INTR_SHIFT          14
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_ALIAS_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_SEQ_WRDATA_ERR_MASK       0x00002000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_SEQ_WRDATA_ERR_SHIFT      13
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_SEQ_WRDATA_ERR_DEFAULT    0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_SEQ_TRANSID_MISMATCH_MASK 0x00001000
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_SEQ_TRANSID_MISMATCH_SHIFT 12
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_SEQ_TRANSID_MISMATCH_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_7_MASK 0x00000800
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_7_SHIFT 11
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_7_MASK 0x00000400
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_7_SHIFT 10
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_7_MASK 0x00000200
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_7_SHIFT 9
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_7_MASK 0x00000100
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_7_SHIFT 8
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_6_MASK 0x00000080
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_6_SHIFT 7
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_6_MASK 0x00000040
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_6_SHIFT 6
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_6_MASK 0x00000020
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_6_SHIFT 5
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_6_MASK 0x00000010
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_6_SHIFT 4
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_5_MASK 0x00000008
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_5_SHIFT 3
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_5_MASK 0x00000004
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_5_SHIFT 2
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_5_MASK 0x00000002
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_5_SHIFT 1
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_5_MASK 0x00000001
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_5_SHIFT 0
#define BCHP_MEMC_L2_0_2_CPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: CPU_MASK_SET :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ACTIVE_BLOCK_CLIENT_MASK     0x80000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ACTIVE_BLOCK_CLIENT_SHIFT    31
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ACTIVE_BLOCK_CLIENT_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ERROR_CRC_WRITE_MASK         0x40000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ERROR_CRC_WRITE_SHIFT        30
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ERROR_CRC_WRITE_DEFAULT      0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ERROR_CMD_PARITY [29:29] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ERROR_CMD_PARITY_MASK        0x20000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ERROR_CMD_PARITY_SHIFT       29
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ERROR_CMD_PARITY_DEFAULT     0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_7_MASK 0x10000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_6_MASK 0x08000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_5_MASK 0x04000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_4_MASK 0x02000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_2_MASK 0x00800000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_1_MASK 0x00400000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_0_MASK 0x00200000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_SET :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_DFI_ERROR_MASK               0x00100000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_DFI_ERROR_SHIFT              20
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_DFI_ERROR_DEFAULT            0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_EDIS_INTR_1_MASK             0x00080000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_EDIS_INTR_1_SHIFT            19
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_EDIS_INTR_1_DEFAULT          0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_EDIS_INTR_0_MASK             0x00040000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_EDIS_INTR_0_SHIFT            18
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_EDIS_INTR_0_DEFAULT          0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MCP_VIOL_INTR_1_MASK         0x00020000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MCP_VIOL_INTR_1_SHIFT        17
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MCP_VIOL_INTR_1_DEFAULT      0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MCP_VIOL_INTR_0_MASK         0x00010000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MCP_VIOL_INTR_0_SHIFT        16
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MCP_VIOL_INTR_0_DEFAULT      0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_UBUS_ALIAS_INTR_MASK         0x00008000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_UBUS_ALIAS_INTR_SHIFT        15
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_UBUS_ALIAS_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ALIAS_INTR_MASK              0x00004000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ALIAS_INTR_SHIFT             14
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_ALIAS_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_SEQ_WRDATA_ERR_MASK          0x00002000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_SEQ_WRDATA_ERR_SHIFT         13
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_SEQ_WRDATA_ERR_DEFAULT       0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_SEQ_TRANSID_MISMATCH_MASK    0x00001000
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_SEQ_TRANSID_MISMATCH_SHIFT   12
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_SEQ_TRANSID_MISMATCH_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_7_MASK  0x00000800
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_7_SHIFT 11
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_7_MASK 0x00000400
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_7_SHIFT 10
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_7_MASK 0x00000200
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_7_SHIFT 9
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_7_MASK  0x00000100
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_7_SHIFT 8
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_6_MASK  0x00000080
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_6_SHIFT 7
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_6_MASK 0x00000040
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_6_SHIFT 6
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_6_MASK 0x00000020
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_6_SHIFT 5
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_6_MASK  0x00000010
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_6_SHIFT 4
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_5_MASK  0x00000008
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_5_SHIFT 3
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_5_MASK 0x00000004
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_5_SHIFT 2
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_5_MASK 0x00000002
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_5_SHIFT 1
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_5_MASK  0x00000001
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_5_SHIFT 0
#define BCHP_MEMC_L2_0_2_CPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_MASK   0x80000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT  31
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ERROR_CRC_WRITE_MASK       0x40000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ERROR_CRC_WRITE_SHIFT      30
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ERROR_CRC_WRITE_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ERROR_CMD_PARITY [29:29] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ERROR_CMD_PARITY_MASK      0x20000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ERROR_CMD_PARITY_SHIFT     29
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ERROR_CMD_PARITY_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_MASK 0x10000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_MASK 0x08000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_MASK 0x04000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_MASK 0x02000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_MASK 0x00800000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_MASK 0x00400000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_MASK 0x00200000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_DFI_ERROR_MASK             0x00100000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_DFI_ERROR_SHIFT            20
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_DFI_ERROR_DEFAULT          0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_EDIS_INTR_1_MASK           0x00080000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_EDIS_INTR_1_SHIFT          19
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_EDIS_INTR_1_DEFAULT        0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_EDIS_INTR_0_MASK           0x00040000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_EDIS_INTR_0_SHIFT          18
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_EDIS_INTR_0_DEFAULT        0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MCP_VIOL_INTR_1_MASK       0x00020000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MCP_VIOL_INTR_1_SHIFT      17
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MCP_VIOL_INTR_1_DEFAULT    0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MCP_VIOL_INTR_0_MASK       0x00010000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MCP_VIOL_INTR_0_SHIFT      16
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MCP_VIOL_INTR_0_DEFAULT    0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_UBUS_ALIAS_INTR_MASK       0x00008000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_UBUS_ALIAS_INTR_SHIFT      15
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_UBUS_ALIAS_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ALIAS_INTR_MASK            0x00004000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ALIAS_INTR_SHIFT           14
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_ALIAS_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_SEQ_WRDATA_ERR_MASK        0x00002000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_SEQ_WRDATA_ERR_SHIFT       13
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_SEQ_WRDATA_ERR_DEFAULT     0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_SEQ_TRANSID_MISMATCH_MASK  0x00001000
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_SEQ_TRANSID_MISMATCH_SHIFT 12
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_SEQ_TRANSID_MISMATCH_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_7_MASK 0x00000800
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_7_SHIFT 11
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_7_MASK 0x00000400
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_7_SHIFT 10
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_7_MASK 0x00000200
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_7_SHIFT 9
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_7_MASK 0x00000100
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_7_SHIFT 8
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_6_MASK 0x00000080
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_6_SHIFT 7
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_6_MASK 0x00000040
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_6_SHIFT 6
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_6_MASK 0x00000020
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_6_SHIFT 5
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_6_MASK 0x00000010
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_6_SHIFT 4
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_5_MASK 0x00000008
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_5_SHIFT 3
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_5_MASK 0x00000004
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_5_SHIFT 2
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_5_MASK 0x00000002
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_5_SHIFT 1
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: CPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_5_MASK 0x00000001
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_5_SHIFT 0
#define BCHP_MEMC_L2_0_2_CPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: PCI_STATUS :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ACTIVE_BLOCK_CLIENT_MASK       0x80000000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT      31
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ERROR_CRC_WRITE_MASK           0x40000000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ERROR_CRC_WRITE_SHIFT          30
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ERROR_CRC_WRITE_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ [29:29] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_MASK 0x20000000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_SHIFT 29
#define BCHP_MEMC_L2_0_2_PCI_STATUS_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_MASK  0x10000000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_MASK  0x08000000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_MASK  0x04000000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_MASK  0x02000000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_MASK  0x01000000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_MASK  0x00800000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_MASK  0x00400000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_MASK  0x00200000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_DFI_ERROR_MASK                 0x00100000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_DFI_ERROR_SHIFT                20
#define BCHP_MEMC_L2_0_2_PCI_STATUS_DFI_ERROR_DEFAULT              0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_EDIS_INTR_1_MASK               0x00080000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_EDIS_INTR_1_SHIFT              19
#define BCHP_MEMC_L2_0_2_PCI_STATUS_EDIS_INTR_1_DEFAULT            0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_EDIS_INTR_0_MASK               0x00040000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_EDIS_INTR_0_SHIFT              18
#define BCHP_MEMC_L2_0_2_PCI_STATUS_EDIS_INTR_0_DEFAULT            0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MCP_VIOL_INTR_1_MASK           0x00020000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MCP_VIOL_INTR_1_SHIFT          17
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MCP_VIOL_INTR_1_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MCP_VIOL_INTR_0_MASK           0x00010000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MCP_VIOL_INTR_0_SHIFT          16
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MCP_VIOL_INTR_0_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_UBUS_ALIAS_INTR_MASK           0x00008000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_UBUS_ALIAS_INTR_SHIFT          15
#define BCHP_MEMC_L2_0_2_PCI_STATUS_UBUS_ALIAS_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ALIAS_INTR_MASK                0x00004000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ALIAS_INTR_SHIFT               14
#define BCHP_MEMC_L2_0_2_PCI_STATUS_ALIAS_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_SEQ_WRDATA_ERR_MASK            0x00002000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_SEQ_WRDATA_ERR_SHIFT           13
#define BCHP_MEMC_L2_0_2_PCI_STATUS_SEQ_WRDATA_ERR_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_SEQ_TRANSID_MISMATCH_MASK      0x00001000
#define BCHP_MEMC_L2_0_2_PCI_STATUS_SEQ_TRANSID_MISMATCH_SHIFT     12
#define BCHP_MEMC_L2_0_2_PCI_STATUS_SEQ_TRANSID_MISMATCH_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_PAGE_BREAK_INTR_PFRI_7_MASK    0x00000800
#define BCHP_MEMC_L2_0_2_PCI_STATUS_PAGE_BREAK_INTR_PFRI_7_SHIFT   11
#define BCHP_MEMC_L2_0_2_PCI_STATUS_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_EOG_INTR_PFRI_7_MASK   0x00000400
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_EOG_INTR_PFRI_7_SHIFT  10
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_SOG_INTR_PFRI_7_MASK   0x00000200
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_SOG_INTR_PFRI_7_SHIFT  9
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_7_MASK    0x00000100
#define BCHP_MEMC_L2_0_2_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_7_SHIFT   8
#define BCHP_MEMC_L2_0_2_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_PAGE_BREAK_INTR_PFRI_6_MASK    0x00000080
#define BCHP_MEMC_L2_0_2_PCI_STATUS_PAGE_BREAK_INTR_PFRI_6_SHIFT   7
#define BCHP_MEMC_L2_0_2_PCI_STATUS_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_EOG_INTR_PFRI_6_MASK   0x00000040
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_EOG_INTR_PFRI_6_SHIFT  6
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_SOG_INTR_PFRI_6_MASK   0x00000020
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_SOG_INTR_PFRI_6_SHIFT  5
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_6_MASK    0x00000010
#define BCHP_MEMC_L2_0_2_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_6_SHIFT   4
#define BCHP_MEMC_L2_0_2_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_PAGE_BREAK_INTR_PFRI_5_MASK    0x00000008
#define BCHP_MEMC_L2_0_2_PCI_STATUS_PAGE_BREAK_INTR_PFRI_5_SHIFT   3
#define BCHP_MEMC_L2_0_2_PCI_STATUS_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_EOG_INTR_PFRI_5_MASK   0x00000004
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_EOG_INTR_PFRI_5_SHIFT  2
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_SOG_INTR_PFRI_5_MASK   0x00000002
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_SOG_INTR_PFRI_5_SHIFT  1
#define BCHP_MEMC_L2_0_2_PCI_STATUS_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_STATUS :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_5_MASK    0x00000001
#define BCHP_MEMC_L2_0_2_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_5_SHIFT   0
#define BCHP_MEMC_L2_0_2_PCI_STATUS_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: PCI_SET :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ACTIVE_BLOCK_CLIENT_MASK          0x80000000
#define BCHP_MEMC_L2_0_2_PCI_SET_ACTIVE_BLOCK_CLIENT_SHIFT         31
#define BCHP_MEMC_L2_0_2_PCI_SET_ACTIVE_BLOCK_CLIENT_DEFAULT       0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ERROR_CRC_WRITE_MASK              0x40000000
#define BCHP_MEMC_L2_0_2_PCI_SET_ERROR_CRC_WRITE_SHIFT             30
#define BCHP_MEMC_L2_0_2_PCI_SET_ERROR_CRC_WRITE_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ [29:29] */
#define BCHP_MEMC_L2_0_2_PCI_SET_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_MASK 0x20000000
#define BCHP_MEMC_L2_0_2_PCI_SET_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_SHIFT 29
#define BCHP_MEMC_L2_0_2_PCI_SET_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_7_MASK     0x10000000
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT    28
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_6_MASK     0x08000000
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT    27
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_5_MASK     0x04000000
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT    26
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_4_MASK     0x02000000
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT    25
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_3_MASK     0x01000000
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT    24
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_2_MASK     0x00800000
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT    23
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_1_MASK     0x00400000
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT    22
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_0_MASK     0x00200000
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT    21
#define BCHP_MEMC_L2_0_2_PCI_SET_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_PCI_SET_DFI_ERROR_MASK                    0x00100000
#define BCHP_MEMC_L2_0_2_PCI_SET_DFI_ERROR_SHIFT                   20
#define BCHP_MEMC_L2_0_2_PCI_SET_DFI_ERROR_DEFAULT                 0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_PCI_SET_EDIS_INTR_1_MASK                  0x00080000
#define BCHP_MEMC_L2_0_2_PCI_SET_EDIS_INTR_1_SHIFT                 19
#define BCHP_MEMC_L2_0_2_PCI_SET_EDIS_INTR_1_DEFAULT               0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_PCI_SET_EDIS_INTR_0_MASK                  0x00040000
#define BCHP_MEMC_L2_0_2_PCI_SET_EDIS_INTR_0_SHIFT                 18
#define BCHP_MEMC_L2_0_2_PCI_SET_EDIS_INTR_0_DEFAULT               0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_PCI_SET_MCP_VIOL_INTR_1_MASK              0x00020000
#define BCHP_MEMC_L2_0_2_PCI_SET_MCP_VIOL_INTR_1_SHIFT             17
#define BCHP_MEMC_L2_0_2_PCI_SET_MCP_VIOL_INTR_1_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_PCI_SET_MCP_VIOL_INTR_0_MASK              0x00010000
#define BCHP_MEMC_L2_0_2_PCI_SET_MCP_VIOL_INTR_0_SHIFT             16
#define BCHP_MEMC_L2_0_2_PCI_SET_MCP_VIOL_INTR_0_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_PCI_SET_UBUS_ALIAS_INTR_MASK              0x00008000
#define BCHP_MEMC_L2_0_2_PCI_SET_UBUS_ALIAS_INTR_SHIFT             15
#define BCHP_MEMC_L2_0_2_PCI_SET_UBUS_ALIAS_INTR_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_PCI_SET_ALIAS_INTR_MASK                   0x00004000
#define BCHP_MEMC_L2_0_2_PCI_SET_ALIAS_INTR_SHIFT                  14
#define BCHP_MEMC_L2_0_2_PCI_SET_ALIAS_INTR_DEFAULT                0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_PCI_SET_SEQ_WRDATA_ERR_MASK               0x00002000
#define BCHP_MEMC_L2_0_2_PCI_SET_SEQ_WRDATA_ERR_SHIFT              13
#define BCHP_MEMC_L2_0_2_PCI_SET_SEQ_WRDATA_ERR_DEFAULT            0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_PCI_SET_SEQ_TRANSID_MISMATCH_MASK         0x00001000
#define BCHP_MEMC_L2_0_2_PCI_SET_SEQ_TRANSID_MISMATCH_SHIFT        12
#define BCHP_MEMC_L2_0_2_PCI_SET_SEQ_TRANSID_MISMATCH_DEFAULT      0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_PCI_SET_PAGE_BREAK_INTR_PFRI_7_MASK       0x00000800
#define BCHP_MEMC_L2_0_2_PCI_SET_PAGE_BREAK_INTR_PFRI_7_SHIFT      11
#define BCHP_MEMC_L2_0_2_PCI_SET_PAGE_BREAK_INTR_PFRI_7_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_EOG_INTR_PFRI_7_MASK      0x00000400
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_EOG_INTR_PFRI_7_SHIFT     10
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_EOG_INTR_PFRI_7_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_SOG_INTR_PFRI_7_MASK      0x00000200
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_SOG_INTR_PFRI_7_SHIFT     9
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_SOG_INTR_PFRI_7_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_PCI_SET_GSIZE_VIOL_INTR_PFRI_7_MASK       0x00000100
#define BCHP_MEMC_L2_0_2_PCI_SET_GSIZE_VIOL_INTR_PFRI_7_SHIFT      8
#define BCHP_MEMC_L2_0_2_PCI_SET_GSIZE_VIOL_INTR_PFRI_7_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_PCI_SET_PAGE_BREAK_INTR_PFRI_6_MASK       0x00000080
#define BCHP_MEMC_L2_0_2_PCI_SET_PAGE_BREAK_INTR_PFRI_6_SHIFT      7
#define BCHP_MEMC_L2_0_2_PCI_SET_PAGE_BREAK_INTR_PFRI_6_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_EOG_INTR_PFRI_6_MASK      0x00000040
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_EOG_INTR_PFRI_6_SHIFT     6
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_EOG_INTR_PFRI_6_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_SOG_INTR_PFRI_6_MASK      0x00000020
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_SOG_INTR_PFRI_6_SHIFT     5
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_SOG_INTR_PFRI_6_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_PCI_SET_GSIZE_VIOL_INTR_PFRI_6_MASK       0x00000010
#define BCHP_MEMC_L2_0_2_PCI_SET_GSIZE_VIOL_INTR_PFRI_6_SHIFT      4
#define BCHP_MEMC_L2_0_2_PCI_SET_GSIZE_VIOL_INTR_PFRI_6_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_PCI_SET_PAGE_BREAK_INTR_PFRI_5_MASK       0x00000008
#define BCHP_MEMC_L2_0_2_PCI_SET_PAGE_BREAK_INTR_PFRI_5_SHIFT      3
#define BCHP_MEMC_L2_0_2_PCI_SET_PAGE_BREAK_INTR_PFRI_5_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_EOG_INTR_PFRI_5_MASK      0x00000004
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_EOG_INTR_PFRI_5_SHIFT     2
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_EOG_INTR_PFRI_5_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_SOG_INTR_PFRI_5_MASK      0x00000002
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_SOG_INTR_PFRI_5_SHIFT     1
#define BCHP_MEMC_L2_0_2_PCI_SET_MISSING_SOG_INTR_PFRI_5_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: PCI_SET :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_PCI_SET_GSIZE_VIOL_INTR_PFRI_5_MASK       0x00000001
#define BCHP_MEMC_L2_0_2_PCI_SET_GSIZE_VIOL_INTR_PFRI_5_SHIFT      0
#define BCHP_MEMC_L2_0_2_PCI_SET_GSIZE_VIOL_INTR_PFRI_5_DEFAULT    0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: PCI_CLEAR :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ACTIVE_BLOCK_CLIENT_MASK        0x80000000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT       31
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT     0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ERROR_CRC_WRITE_MASK            0x40000000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ERROR_CRC_WRITE_SHIFT           30
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ERROR_CRC_WRITE_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ [29:29] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_MASK 0x20000000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_SHIFT 29
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_MASK   0x10000000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT  28
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_MASK   0x08000000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT  27
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_MASK   0x04000000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT  26
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_MASK   0x02000000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT  25
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_MASK   0x01000000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT  24
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_MASK   0x00800000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT  23
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_MASK   0x00400000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT  22
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_MASK   0x00200000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT  21
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_DFI_ERROR_MASK                  0x00100000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_DFI_ERROR_SHIFT                 20
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_DFI_ERROR_DEFAULT               0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_EDIS_INTR_1_MASK                0x00080000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_EDIS_INTR_1_SHIFT               19
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_EDIS_INTR_1_DEFAULT             0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_EDIS_INTR_0_MASK                0x00040000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_EDIS_INTR_0_SHIFT               18
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_EDIS_INTR_0_DEFAULT             0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MCP_VIOL_INTR_1_MASK            0x00020000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MCP_VIOL_INTR_1_SHIFT           17
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MCP_VIOL_INTR_1_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MCP_VIOL_INTR_0_MASK            0x00010000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MCP_VIOL_INTR_0_SHIFT           16
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MCP_VIOL_INTR_0_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_UBUS_ALIAS_INTR_MASK            0x00008000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_UBUS_ALIAS_INTR_SHIFT           15
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_UBUS_ALIAS_INTR_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ALIAS_INTR_MASK                 0x00004000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ALIAS_INTR_SHIFT                14
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_ALIAS_INTR_DEFAULT              0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_SEQ_WRDATA_ERR_MASK             0x00002000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_SEQ_WRDATA_ERR_SHIFT            13
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_SEQ_WRDATA_ERR_DEFAULT          0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_SEQ_TRANSID_MISMATCH_MASK       0x00001000
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_SEQ_TRANSID_MISMATCH_SHIFT      12
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_SEQ_TRANSID_MISMATCH_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_7_MASK     0x00000800
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_7_SHIFT    11
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_7_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_EOG_INTR_PFRI_7_MASK    0x00000400
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_EOG_INTR_PFRI_7_SHIFT   10
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_SOG_INTR_PFRI_7_MASK    0x00000200
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_SOG_INTR_PFRI_7_SHIFT   9
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_7_MASK     0x00000100
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_7_SHIFT    8
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_7_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_6_MASK     0x00000080
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_6_SHIFT    7
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_6_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_EOG_INTR_PFRI_6_MASK    0x00000040
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_EOG_INTR_PFRI_6_SHIFT   6
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_SOG_INTR_PFRI_6_MASK    0x00000020
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_SOG_INTR_PFRI_6_SHIFT   5
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_6_MASK     0x00000010
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_6_SHIFT    4
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_6_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_5_MASK     0x00000008
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_5_SHIFT    3
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_PAGE_BREAK_INTR_PFRI_5_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_EOG_INTR_PFRI_5_MASK    0x00000004
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_EOG_INTR_PFRI_5_SHIFT   2
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_SOG_INTR_PFRI_5_MASK    0x00000002
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_SOG_INTR_PFRI_5_SHIFT   1
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_CLEAR :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_5_MASK     0x00000001
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_5_SHIFT    0
#define BCHP_MEMC_L2_0_2_PCI_CLEAR_GSIZE_VIOL_INTR_PFRI_5_DEFAULT  0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ACTIVE_BLOCK_CLIENT_MASK  0x80000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT 31
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ERROR_CRC_WRITE_MASK      0x40000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ERROR_CRC_WRITE_SHIFT     30
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ERROR_CRC_WRITE_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ERROR_CMD_PARITY [29:29] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ERROR_CMD_PARITY_MASK     0x20000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ERROR_CMD_PARITY_SHIFT    29
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ERROR_CMD_PARITY_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_MASK 0x10000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_MASK 0x08000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_MASK 0x04000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_MASK 0x02000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_MASK 0x00800000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_MASK 0x00400000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_MASK 0x00200000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_DFI_ERROR_MASK            0x00100000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_DFI_ERROR_SHIFT           20
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_DFI_ERROR_DEFAULT         0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_EDIS_INTR_1_MASK          0x00080000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_EDIS_INTR_1_SHIFT         19
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_EDIS_INTR_1_DEFAULT       0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_EDIS_INTR_0_MASK          0x00040000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_EDIS_INTR_0_SHIFT         18
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_EDIS_INTR_0_DEFAULT       0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MCP_VIOL_INTR_1_MASK      0x00020000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MCP_VIOL_INTR_1_SHIFT     17
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MCP_VIOL_INTR_1_DEFAULT   0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MCP_VIOL_INTR_0_MASK      0x00010000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MCP_VIOL_INTR_0_SHIFT     16
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MCP_VIOL_INTR_0_DEFAULT   0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_UBUS_ALIAS_INTR_MASK      0x00008000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_UBUS_ALIAS_INTR_SHIFT     15
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_UBUS_ALIAS_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ALIAS_INTR_MASK           0x00004000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ALIAS_INTR_SHIFT          14
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_ALIAS_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_SEQ_WRDATA_ERR_MASK       0x00002000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_SEQ_WRDATA_ERR_SHIFT      13
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_SEQ_WRDATA_ERR_DEFAULT    0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_SEQ_TRANSID_MISMATCH_MASK 0x00001000
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_SEQ_TRANSID_MISMATCH_SHIFT 12
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_SEQ_TRANSID_MISMATCH_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_7_MASK 0x00000800
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_7_SHIFT 11
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_7_MASK 0x00000400
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_7_SHIFT 10
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_7_MASK 0x00000200
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_7_SHIFT 9
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_7_MASK 0x00000100
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_7_SHIFT 8
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_6_MASK 0x00000080
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_6_SHIFT 7
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_6_MASK 0x00000040
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_6_SHIFT 6
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_6_MASK 0x00000020
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_6_SHIFT 5
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_6_MASK 0x00000010
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_6_SHIFT 4
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_5_MASK 0x00000008
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_5_SHIFT 3
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_5_MASK 0x00000004
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_5_SHIFT 2
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_5_MASK 0x00000002
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_5_SHIFT 1
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_5_MASK 0x00000001
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_5_SHIFT 0
#define BCHP_MEMC_L2_0_2_PCI_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: PCI_MASK_SET :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ACTIVE_BLOCK_CLIENT_MASK     0x80000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ACTIVE_BLOCK_CLIENT_SHIFT    31
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ACTIVE_BLOCK_CLIENT_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ERROR_CRC_WRITE_MASK         0x40000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ERROR_CRC_WRITE_SHIFT        30
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ERROR_CRC_WRITE_DEFAULT      0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ERROR_CMD_PARITY [29:29] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ERROR_CMD_PARITY_MASK        0x20000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ERROR_CMD_PARITY_SHIFT       29
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ERROR_CMD_PARITY_DEFAULT     0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_7_MASK 0x10000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_6_MASK 0x08000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_5_MASK 0x04000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_4_MASK 0x02000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_2_MASK 0x00800000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_1_MASK 0x00400000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_0_MASK 0x00200000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_SET :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_DFI_ERROR_MASK               0x00100000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_DFI_ERROR_SHIFT              20
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_DFI_ERROR_DEFAULT            0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_EDIS_INTR_1_MASK             0x00080000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_EDIS_INTR_1_SHIFT            19
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_EDIS_INTR_1_DEFAULT          0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_EDIS_INTR_0_MASK             0x00040000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_EDIS_INTR_0_SHIFT            18
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_EDIS_INTR_0_DEFAULT          0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MCP_VIOL_INTR_1_MASK         0x00020000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MCP_VIOL_INTR_1_SHIFT        17
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MCP_VIOL_INTR_1_DEFAULT      0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MCP_VIOL_INTR_0_MASK         0x00010000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MCP_VIOL_INTR_0_SHIFT        16
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MCP_VIOL_INTR_0_DEFAULT      0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_UBUS_ALIAS_INTR_MASK         0x00008000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_UBUS_ALIAS_INTR_SHIFT        15
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_UBUS_ALIAS_INTR_DEFAULT      0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ALIAS_INTR_MASK              0x00004000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ALIAS_INTR_SHIFT             14
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_ALIAS_INTR_DEFAULT           0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_SEQ_WRDATA_ERR_MASK          0x00002000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_SEQ_WRDATA_ERR_SHIFT         13
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_SEQ_WRDATA_ERR_DEFAULT       0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_SEQ_TRANSID_MISMATCH_MASK    0x00001000
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_SEQ_TRANSID_MISMATCH_SHIFT   12
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_SEQ_TRANSID_MISMATCH_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_7_MASK  0x00000800
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_7_SHIFT 11
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_7_MASK 0x00000400
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_7_SHIFT 10
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_7_MASK 0x00000200
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_7_SHIFT 9
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_7_MASK  0x00000100
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_7_SHIFT 8
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_6_MASK  0x00000080
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_6_SHIFT 7
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_6_MASK 0x00000040
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_6_SHIFT 6
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_6_MASK 0x00000020
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_6_SHIFT 5
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_6_MASK  0x00000010
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_6_SHIFT 4
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_5_MASK  0x00000008
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_5_SHIFT 3
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_5_MASK 0x00000004
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_5_SHIFT 2
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_5_MASK 0x00000002
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_5_SHIFT 1
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_SET :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_5_MASK  0x00000001
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_5_SHIFT 0
#define BCHP_MEMC_L2_0_2_PCI_MASK_SET_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_MASK   0x80000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT  31
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ERROR_CRC_WRITE_MASK       0x40000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ERROR_CRC_WRITE_SHIFT      30
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ERROR_CRC_WRITE_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ERROR_CMD_PARITY [29:29] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ERROR_CMD_PARITY_MASK      0x20000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ERROR_CMD_PARITY_SHIFT     29
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ERROR_CMD_PARITY_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_MASK 0x10000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_MASK 0x08000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_MASK 0x04000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_MASK 0x02000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_MASK 0x00800000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_MASK 0x00400000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_MASK 0x00200000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_DFI_ERROR_MASK             0x00100000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_DFI_ERROR_SHIFT            20
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_DFI_ERROR_DEFAULT          0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_EDIS_INTR_1_MASK           0x00080000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_EDIS_INTR_1_SHIFT          19
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_EDIS_INTR_1_DEFAULT        0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_EDIS_INTR_0_MASK           0x00040000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_EDIS_INTR_0_SHIFT          18
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_EDIS_INTR_0_DEFAULT        0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MCP_VIOL_INTR_1_MASK       0x00020000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MCP_VIOL_INTR_1_SHIFT      17
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MCP_VIOL_INTR_1_DEFAULT    0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MCP_VIOL_INTR_0_MASK       0x00010000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MCP_VIOL_INTR_0_SHIFT      16
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MCP_VIOL_INTR_0_DEFAULT    0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_UBUS_ALIAS_INTR_MASK       0x00008000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_UBUS_ALIAS_INTR_SHIFT      15
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_UBUS_ALIAS_INTR_DEFAULT    0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ALIAS_INTR_MASK            0x00004000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ALIAS_INTR_SHIFT           14
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_ALIAS_INTR_DEFAULT         0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_SEQ_WRDATA_ERR_MASK        0x00002000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_SEQ_WRDATA_ERR_SHIFT       13
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_SEQ_WRDATA_ERR_DEFAULT     0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_SEQ_TRANSID_MISMATCH_MASK  0x00001000
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_SEQ_TRANSID_MISMATCH_SHIFT 12
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_SEQ_TRANSID_MISMATCH_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_7_MASK 0x00000800
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_7_SHIFT 11
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_7_MASK 0x00000400
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_7_SHIFT 10
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_7_MASK 0x00000200
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_7_SHIFT 9
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_7_MASK 0x00000100
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_7_SHIFT 8
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_6_MASK 0x00000080
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_6_SHIFT 7
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_6_MASK 0x00000040
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_6_SHIFT 6
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_6_MASK 0x00000020
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_6_SHIFT 5
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_6_MASK 0x00000010
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_6_SHIFT 4
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_5_MASK 0x00000008
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_5_SHIFT 3
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_5_MASK 0x00000004
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_5_SHIFT 2
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_5_MASK 0x00000002
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_5_SHIFT 1
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: PCI_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_5_MASK 0x00000001
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_5_SHIFT 0
#define BCHP_MEMC_L2_0_2_PCI_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: SCPU_STATUS :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ACTIVE_BLOCK_CLIENT_MASK      0x80000000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT     31
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ERROR_CRC_WRITE_MASK          0x40000000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ERROR_CRC_WRITE_SHIFT         30
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ERROR_CRC_WRITE_DEFAULT       0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ [29:29] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_MASK 0x20000000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_SHIFT 29
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_MASK 0x10000000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_MASK 0x08000000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_MASK 0x04000000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_MASK 0x02000000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_MASK 0x00800000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_MASK 0x00400000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_MASK 0x00200000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_DFI_ERROR_MASK                0x00100000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_DFI_ERROR_SHIFT               20
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_DFI_ERROR_DEFAULT             0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_EDIS_INTR_1_MASK              0x00080000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_EDIS_INTR_1_SHIFT             19
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_EDIS_INTR_1_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_EDIS_INTR_0_MASK              0x00040000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_EDIS_INTR_0_SHIFT             18
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_EDIS_INTR_0_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MCP_VIOL_INTR_1_MASK          0x00020000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MCP_VIOL_INTR_1_SHIFT         17
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MCP_VIOL_INTR_1_DEFAULT       0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MCP_VIOL_INTR_0_MASK          0x00010000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MCP_VIOL_INTR_0_SHIFT         16
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MCP_VIOL_INTR_0_DEFAULT       0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_UBUS_ALIAS_INTR_MASK          0x00008000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_UBUS_ALIAS_INTR_SHIFT         15
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_UBUS_ALIAS_INTR_DEFAULT       0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ALIAS_INTR_MASK               0x00004000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ALIAS_INTR_SHIFT              14
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_ALIAS_INTR_DEFAULT            0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_SEQ_WRDATA_ERR_MASK           0x00002000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_SEQ_WRDATA_ERR_SHIFT          13
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_SEQ_WRDATA_ERR_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_SEQ_TRANSID_MISMATCH_MASK     0x00001000
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_SEQ_TRANSID_MISMATCH_SHIFT    12
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_SEQ_TRANSID_MISMATCH_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_7_MASK   0x00000800
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_7_SHIFT  11
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_EOG_INTR_PFRI_7_MASK  0x00000400
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_EOG_INTR_PFRI_7_SHIFT 10
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_SOG_INTR_PFRI_7_MASK  0x00000200
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_SOG_INTR_PFRI_7_SHIFT 9
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_7_MASK   0x00000100
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_7_SHIFT  8
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_6_MASK   0x00000080
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_6_SHIFT  7
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_EOG_INTR_PFRI_6_MASK  0x00000040
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_EOG_INTR_PFRI_6_SHIFT 6
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_SOG_INTR_PFRI_6_MASK  0x00000020
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_SOG_INTR_PFRI_6_SHIFT 5
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_6_MASK   0x00000010
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_6_SHIFT  4
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_5_MASK   0x00000008
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_5_SHIFT  3
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_EOG_INTR_PFRI_5_MASK  0x00000004
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_EOG_INTR_PFRI_5_SHIFT 2
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_SOG_INTR_PFRI_5_MASK  0x00000002
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_SOG_INTR_PFRI_5_SHIFT 1
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_STATUS :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_5_MASK   0x00000001
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_5_SHIFT  0
#define BCHP_MEMC_L2_0_2_SCPU_STATUS_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: SCPU_SET :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ACTIVE_BLOCK_CLIENT_MASK         0x80000000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ACTIVE_BLOCK_CLIENT_SHIFT        31
#define BCHP_MEMC_L2_0_2_SCPU_SET_ACTIVE_BLOCK_CLIENT_DEFAULT      0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ERROR_CRC_WRITE_MASK             0x40000000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ERROR_CRC_WRITE_SHIFT            30
#define BCHP_MEMC_L2_0_2_SCPU_SET_ERROR_CRC_WRITE_DEFAULT          0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ [29:29] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_MASK 0x20000000
#define BCHP_MEMC_L2_0_2_SCPU_SET_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_SHIFT 29
#define BCHP_MEMC_L2_0_2_SCPU_SET_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_7_MASK    0x10000000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT   28
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_6_MASK    0x08000000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT   27
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_5_MASK    0x04000000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT   26
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_4_MASK    0x02000000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT   25
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_3_MASK    0x01000000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT   24
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_2_MASK    0x00800000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT   23
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_1_MASK    0x00400000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT   22
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_0_MASK    0x00200000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT   21
#define BCHP_MEMC_L2_0_2_SCPU_SET_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_DFI_ERROR_MASK                   0x00100000
#define BCHP_MEMC_L2_0_2_SCPU_SET_DFI_ERROR_SHIFT                  20
#define BCHP_MEMC_L2_0_2_SCPU_SET_DFI_ERROR_DEFAULT                0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_EDIS_INTR_1_MASK                 0x00080000
#define BCHP_MEMC_L2_0_2_SCPU_SET_EDIS_INTR_1_SHIFT                19
#define BCHP_MEMC_L2_0_2_SCPU_SET_EDIS_INTR_1_DEFAULT              0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_EDIS_INTR_0_MASK                 0x00040000
#define BCHP_MEMC_L2_0_2_SCPU_SET_EDIS_INTR_0_SHIFT                18
#define BCHP_MEMC_L2_0_2_SCPU_SET_EDIS_INTR_0_DEFAULT              0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_MCP_VIOL_INTR_1_MASK             0x00020000
#define BCHP_MEMC_L2_0_2_SCPU_SET_MCP_VIOL_INTR_1_SHIFT            17
#define BCHP_MEMC_L2_0_2_SCPU_SET_MCP_VIOL_INTR_1_DEFAULT          0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_MCP_VIOL_INTR_0_MASK             0x00010000
#define BCHP_MEMC_L2_0_2_SCPU_SET_MCP_VIOL_INTR_0_SHIFT            16
#define BCHP_MEMC_L2_0_2_SCPU_SET_MCP_VIOL_INTR_0_DEFAULT          0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_UBUS_ALIAS_INTR_MASK             0x00008000
#define BCHP_MEMC_L2_0_2_SCPU_SET_UBUS_ALIAS_INTR_SHIFT            15
#define BCHP_MEMC_L2_0_2_SCPU_SET_UBUS_ALIAS_INTR_DEFAULT          0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_ALIAS_INTR_MASK                  0x00004000
#define BCHP_MEMC_L2_0_2_SCPU_SET_ALIAS_INTR_SHIFT                 14
#define BCHP_MEMC_L2_0_2_SCPU_SET_ALIAS_INTR_DEFAULT               0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_SEQ_WRDATA_ERR_MASK              0x00002000
#define BCHP_MEMC_L2_0_2_SCPU_SET_SEQ_WRDATA_ERR_SHIFT             13
#define BCHP_MEMC_L2_0_2_SCPU_SET_SEQ_WRDATA_ERR_DEFAULT           0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_SEQ_TRANSID_MISMATCH_MASK        0x00001000
#define BCHP_MEMC_L2_0_2_SCPU_SET_SEQ_TRANSID_MISMATCH_SHIFT       12
#define BCHP_MEMC_L2_0_2_SCPU_SET_SEQ_TRANSID_MISMATCH_DEFAULT     0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_PAGE_BREAK_INTR_PFRI_7_MASK      0x00000800
#define BCHP_MEMC_L2_0_2_SCPU_SET_PAGE_BREAK_INTR_PFRI_7_SHIFT     11
#define BCHP_MEMC_L2_0_2_SCPU_SET_PAGE_BREAK_INTR_PFRI_7_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_EOG_INTR_PFRI_7_MASK     0x00000400
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_EOG_INTR_PFRI_7_SHIFT    10
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_EOG_INTR_PFRI_7_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_SOG_INTR_PFRI_7_MASK     0x00000200
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_SOG_INTR_PFRI_7_SHIFT    9
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_SOG_INTR_PFRI_7_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_GSIZE_VIOL_INTR_PFRI_7_MASK      0x00000100
#define BCHP_MEMC_L2_0_2_SCPU_SET_GSIZE_VIOL_INTR_PFRI_7_SHIFT     8
#define BCHP_MEMC_L2_0_2_SCPU_SET_GSIZE_VIOL_INTR_PFRI_7_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_PAGE_BREAK_INTR_PFRI_6_MASK      0x00000080
#define BCHP_MEMC_L2_0_2_SCPU_SET_PAGE_BREAK_INTR_PFRI_6_SHIFT     7
#define BCHP_MEMC_L2_0_2_SCPU_SET_PAGE_BREAK_INTR_PFRI_6_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_EOG_INTR_PFRI_6_MASK     0x00000040
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_EOG_INTR_PFRI_6_SHIFT    6
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_EOG_INTR_PFRI_6_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_SOG_INTR_PFRI_6_MASK     0x00000020
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_SOG_INTR_PFRI_6_SHIFT    5
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_SOG_INTR_PFRI_6_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_GSIZE_VIOL_INTR_PFRI_6_MASK      0x00000010
#define BCHP_MEMC_L2_0_2_SCPU_SET_GSIZE_VIOL_INTR_PFRI_6_SHIFT     4
#define BCHP_MEMC_L2_0_2_SCPU_SET_GSIZE_VIOL_INTR_PFRI_6_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_PAGE_BREAK_INTR_PFRI_5_MASK      0x00000008
#define BCHP_MEMC_L2_0_2_SCPU_SET_PAGE_BREAK_INTR_PFRI_5_SHIFT     3
#define BCHP_MEMC_L2_0_2_SCPU_SET_PAGE_BREAK_INTR_PFRI_5_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_EOG_INTR_PFRI_5_MASK     0x00000004
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_EOG_INTR_PFRI_5_SHIFT    2
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_EOG_INTR_PFRI_5_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_SOG_INTR_PFRI_5_MASK     0x00000002
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_SOG_INTR_PFRI_5_SHIFT    1
#define BCHP_MEMC_L2_0_2_SCPU_SET_MISSING_SOG_INTR_PFRI_5_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: SCPU_SET :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_SCPU_SET_GSIZE_VIOL_INTR_PFRI_5_MASK      0x00000001
#define BCHP_MEMC_L2_0_2_SCPU_SET_GSIZE_VIOL_INTR_PFRI_5_SHIFT     0
#define BCHP_MEMC_L2_0_2_SCPU_SET_GSIZE_VIOL_INTR_PFRI_5_DEFAULT   0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: SCPU_CLEAR :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ACTIVE_BLOCK_CLIENT_MASK       0x80000000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT      31
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ERROR_CRC_WRITE_MASK           0x40000000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ERROR_CRC_WRITE_SHIFT          30
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ERROR_CRC_WRITE_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ [29:29] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_MASK 0x20000000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_SHIFT 29
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_DDR4_ERROR_CMD_PARITY_GDDR5_ERROR_CRC_READ_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_MASK  0x10000000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_MASK  0x08000000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_MASK  0x04000000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_MASK  0x02000000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_MASK  0x01000000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_MASK  0x00800000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_MASK  0x00400000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_MASK  0x00200000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_DFI_ERROR_MASK                 0x00100000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_DFI_ERROR_SHIFT                20
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_DFI_ERROR_DEFAULT              0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_EDIS_INTR_1_MASK               0x00080000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_EDIS_INTR_1_SHIFT              19
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_EDIS_INTR_1_DEFAULT            0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_EDIS_INTR_0_MASK               0x00040000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_EDIS_INTR_0_SHIFT              18
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_EDIS_INTR_0_DEFAULT            0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MCP_VIOL_INTR_1_MASK           0x00020000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MCP_VIOL_INTR_1_SHIFT          17
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MCP_VIOL_INTR_1_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MCP_VIOL_INTR_0_MASK           0x00010000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MCP_VIOL_INTR_0_SHIFT          16
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MCP_VIOL_INTR_0_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_UBUS_ALIAS_INTR_MASK           0x00008000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_UBUS_ALIAS_INTR_SHIFT          15
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_UBUS_ALIAS_INTR_DEFAULT        0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ALIAS_INTR_MASK                0x00004000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ALIAS_INTR_SHIFT               14
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_ALIAS_INTR_DEFAULT             0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_SEQ_WRDATA_ERR_MASK            0x00002000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_SEQ_WRDATA_ERR_SHIFT           13
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_SEQ_WRDATA_ERR_DEFAULT         0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_SEQ_TRANSID_MISMATCH_MASK      0x00001000
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_SEQ_TRANSID_MISMATCH_SHIFT     12
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_SEQ_TRANSID_MISMATCH_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_7_MASK    0x00000800
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_7_SHIFT   11
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_7_MASK   0x00000400
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_7_SHIFT  10
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_7_MASK   0x00000200
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_7_SHIFT  9
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_7_MASK    0x00000100
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_7_SHIFT   8
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_6_MASK    0x00000080
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_6_SHIFT   7
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_6_MASK   0x00000040
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_6_SHIFT  6
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_6_MASK   0x00000020
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_6_SHIFT  5
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_6_MASK    0x00000010
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_6_SHIFT   4
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_5_MASK    0x00000008
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_5_SHIFT   3
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_5_MASK   0x00000004
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_5_SHIFT  2
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_5_MASK   0x00000002
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_5_SHIFT  1
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_CLEAR :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_5_MASK    0x00000001
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_5_SHIFT   0
#define BCHP_MEMC_L2_0_2_SCPU_CLEAR_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_MASK 0x80000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_SHIFT 31
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ERROR_CRC_WRITE_MASK     0x40000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ERROR_CRC_WRITE_SHIFT    30
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ERROR_CRC_WRITE_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ERROR_CMD_PARITY [29:29] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ERROR_CMD_PARITY_MASK    0x20000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ERROR_CMD_PARITY_SHIFT   29
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ERROR_CMD_PARITY_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_MASK 0x10000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_MASK 0x08000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_MASK 0x04000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_MASK 0x02000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_MASK 0x00800000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_MASK 0x00400000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_MASK 0x00200000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_DFI_ERROR_MASK           0x00100000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_DFI_ERROR_SHIFT          20
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_DFI_ERROR_DEFAULT        0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_EDIS_INTR_1_MASK         0x00080000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_EDIS_INTR_1_SHIFT        19
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_EDIS_INTR_1_DEFAULT      0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_EDIS_INTR_0_MASK         0x00040000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_EDIS_INTR_0_SHIFT        18
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_EDIS_INTR_0_DEFAULT      0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MCP_VIOL_INTR_1_MASK     0x00020000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MCP_VIOL_INTR_1_SHIFT    17
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MCP_VIOL_INTR_1_DEFAULT  0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MCP_VIOL_INTR_0_MASK     0x00010000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MCP_VIOL_INTR_0_SHIFT    16
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MCP_VIOL_INTR_0_DEFAULT  0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_UBUS_ALIAS_INTR_MASK     0x00008000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_UBUS_ALIAS_INTR_SHIFT    15
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_UBUS_ALIAS_INTR_DEFAULT  0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ALIAS_INTR_MASK          0x00004000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ALIAS_INTR_SHIFT         14
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_ALIAS_INTR_DEFAULT       0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_SEQ_WRDATA_ERR_MASK      0x00002000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_SEQ_WRDATA_ERR_SHIFT     13
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_SEQ_WRDATA_ERR_DEFAULT   0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_SEQ_TRANSID_MISMATCH_MASK 0x00001000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_SEQ_TRANSID_MISMATCH_SHIFT 12
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_SEQ_TRANSID_MISMATCH_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_7_MASK 0x00000800
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_7_SHIFT 11
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_7_MASK 0x00000400
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_7_SHIFT 10
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_7_MASK 0x00000200
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_7_SHIFT 9
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_7_MASK 0x00000100
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_7_SHIFT 8
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_6_MASK 0x00000080
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_6_SHIFT 7
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_6_MASK 0x00000040
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_6_SHIFT 6
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_6_MASK 0x00000020
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_6_SHIFT 5
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_6_MASK 0x00000010
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_6_SHIFT 4
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_5_MASK 0x00000008
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_5_SHIFT 3
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_5_MASK 0x00000004
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_5_SHIFT 2
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_5_MASK 0x00000002
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_5_SHIFT 1
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_STATUS :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_5_MASK 0x00000001
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_5_SHIFT 0
#define BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ACTIVE_BLOCK_CLIENT_MASK    0x80000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ACTIVE_BLOCK_CLIENT_SHIFT   31
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ERROR_CRC_WRITE_MASK        0x40000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ERROR_CRC_WRITE_SHIFT       30
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ERROR_CRC_WRITE_DEFAULT     0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ERROR_CMD_PARITY [29:29] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ERROR_CMD_PARITY_MASK       0x20000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ERROR_CMD_PARITY_SHIFT      29
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ERROR_CMD_PARITY_DEFAULT    0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_7_MASK 0x10000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_6_MASK 0x08000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_5_MASK 0x04000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_4_MASK 0x02000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_2_MASK 0x00800000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_1_MASK 0x00400000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_0_MASK 0x00200000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_DFI_ERROR_MASK              0x00100000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_DFI_ERROR_SHIFT             20
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_DFI_ERROR_DEFAULT           0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_EDIS_INTR_1_MASK            0x00080000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_EDIS_INTR_1_SHIFT           19
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_EDIS_INTR_1_DEFAULT         0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_EDIS_INTR_0_MASK            0x00040000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_EDIS_INTR_0_SHIFT           18
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_EDIS_INTR_0_DEFAULT         0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MCP_VIOL_INTR_1_MASK        0x00020000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MCP_VIOL_INTR_1_SHIFT       17
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MCP_VIOL_INTR_1_DEFAULT     0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MCP_VIOL_INTR_0_MASK        0x00010000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MCP_VIOL_INTR_0_SHIFT       16
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MCP_VIOL_INTR_0_DEFAULT     0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_UBUS_ALIAS_INTR_MASK        0x00008000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_UBUS_ALIAS_INTR_SHIFT       15
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_UBUS_ALIAS_INTR_DEFAULT     0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ALIAS_INTR_MASK             0x00004000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ALIAS_INTR_SHIFT            14
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_ALIAS_INTR_DEFAULT          0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_SEQ_WRDATA_ERR_MASK         0x00002000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_SEQ_WRDATA_ERR_SHIFT        13
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_SEQ_WRDATA_ERR_DEFAULT      0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_SEQ_TRANSID_MISMATCH_MASK   0x00001000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_SEQ_TRANSID_MISMATCH_SHIFT  12
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_SEQ_TRANSID_MISMATCH_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_7_MASK 0x00000800
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_7_SHIFT 11
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_7_MASK 0x00000400
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_7_SHIFT 10
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_7_MASK 0x00000200
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_7_SHIFT 9
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_7_MASK 0x00000100
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_7_SHIFT 8
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_6_MASK 0x00000080
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_6_SHIFT 7
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_6_MASK 0x00000040
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_6_SHIFT 6
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_6_MASK 0x00000020
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_6_SHIFT 5
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_6_MASK 0x00000010
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_6_SHIFT 4
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_5_MASK 0x00000008
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_5_SHIFT 3
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_5_MASK 0x00000004
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_5_SHIFT 2
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_5_MASK 0x00000002
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_5_SHIFT 1
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_SET :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_5_MASK 0x00000001
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_5_SHIFT 0
#define BCHP_MEMC_L2_0_2_SCPU_MASK_SET_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ACTIVE_BLOCK_CLIENT [31:31] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_MASK  0x80000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_SHIFT 31
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ACTIVE_BLOCK_CLIENT_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ERROR_CRC_WRITE [30:30] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ERROR_CRC_WRITE_MASK      0x40000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ERROR_CRC_WRITE_SHIFT     30
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ERROR_CRC_WRITE_DEFAULT   0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ERROR_CMD_PARITY [29:29] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ERROR_CMD_PARITY_MASK     0x20000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ERROR_CMD_PARITY_SHIFT    29
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ERROR_CMD_PARITY_DEFAULT  0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_7 [28:28] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_MASK 0x10000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_SHIFT 28
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_7_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_6 [27:27] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_MASK 0x08000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_SHIFT 27
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_6_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_5 [26:26] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_MASK 0x04000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_SHIFT 26
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_5_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_4 [25:25] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_MASK 0x02000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_SHIFT 25
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_4_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_3 [24:24] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_MASK 0x01000000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_SHIFT 24
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_3_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_2 [23:23] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_MASK 0x00800000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_SHIFT 23
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_2_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_1 [22:22] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_MASK 0x00400000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_SHIFT 22
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_1_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ILLEGAL_ADDR_INTR_PFRI_0 [21:21] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_MASK 0x00200000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_SHIFT 21
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ILLEGAL_ADDR_INTR_PFRI_0_DEFAULT 0x00000000

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: DFI_ERROR [20:20] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_DFI_ERROR_MASK            0x00100000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_DFI_ERROR_SHIFT           20
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_DFI_ERROR_DEFAULT         0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: EDIS_INTR_1 [19:19] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_EDIS_INTR_1_MASK          0x00080000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_EDIS_INTR_1_SHIFT         19
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_EDIS_INTR_1_DEFAULT       0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: EDIS_INTR_0 [18:18] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_EDIS_INTR_0_MASK          0x00040000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_EDIS_INTR_0_SHIFT         18
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_EDIS_INTR_0_DEFAULT       0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: MCP_VIOL_INTR_1 [17:17] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MCP_VIOL_INTR_1_MASK      0x00020000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MCP_VIOL_INTR_1_SHIFT     17
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MCP_VIOL_INTR_1_DEFAULT   0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: MCP_VIOL_INTR_0 [16:16] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MCP_VIOL_INTR_0_MASK      0x00010000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MCP_VIOL_INTR_0_SHIFT     16
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MCP_VIOL_INTR_0_DEFAULT   0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: UBUS_ALIAS_INTR [15:15] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_UBUS_ALIAS_INTR_MASK      0x00008000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_UBUS_ALIAS_INTR_SHIFT     15
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_UBUS_ALIAS_INTR_DEFAULT   0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: ALIAS_INTR [14:14] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ALIAS_INTR_MASK           0x00004000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ALIAS_INTR_SHIFT          14
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_ALIAS_INTR_DEFAULT        0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: SEQ_WRDATA_ERR [13:13] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_SEQ_WRDATA_ERR_MASK       0x00002000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_SEQ_WRDATA_ERR_SHIFT      13
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_SEQ_WRDATA_ERR_DEFAULT    0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: SEQ_TRANSID_MISMATCH [12:12] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_SEQ_TRANSID_MISMATCH_MASK 0x00001000
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_SEQ_TRANSID_MISMATCH_SHIFT 12
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_SEQ_TRANSID_MISMATCH_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_7 [11:11] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_7_MASK 0x00000800
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_7_SHIFT 11
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_7 [10:10] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_7_MASK 0x00000400
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_7_SHIFT 10
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_7 [09:09] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_7_MASK 0x00000200
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_7_SHIFT 9
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_7 [08:08] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_7_MASK 0x00000100
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_7_SHIFT 8
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_7_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_6 [07:07] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_6_MASK 0x00000080
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_6_SHIFT 7
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_6 [06:06] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_6_MASK 0x00000040
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_6_SHIFT 6
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_6 [05:05] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_6_MASK 0x00000020
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_6_SHIFT 5
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_6 [04:04] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_6_MASK 0x00000010
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_6_SHIFT 4
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_6_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: PAGE_BREAK_INTR_PFRI_5 [03:03] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_5_MASK 0x00000008
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_5_SHIFT 3
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_PAGE_BREAK_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: MISSING_EOG_INTR_PFRI_5 [02:02] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_5_MASK 0x00000004
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_5_SHIFT 2
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_EOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: MISSING_SOG_INTR_PFRI_5 [01:01] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_5_MASK 0x00000002
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_5_SHIFT 1
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_MISSING_SOG_INTR_PFRI_5_DEFAULT 0x00000001

/* MEMC_L2_0_2 :: SCPU_MASK_CLEAR :: GSIZE_VIOL_INTR_PFRI_5 [00:00] */
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_5_MASK 0x00000001
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_5_SHIFT 0
#define BCHP_MEMC_L2_0_2_SCPU_MASK_CLEAR_GSIZE_VIOL_INTR_PFRI_5_DEFAULT 0x00000001

#endif /* #ifndef BCHP_MEMC_L2_0_2_H__ */

/* End of File */
