timestamp 1582598145
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use via_dev$13 via_dev$13_0 -1 0 0 0 1 -360
use via_dev$13 via_dev$13_1 1 0 -5 0 1 -360
use via_dev$10 via_dev$10_0 0 -1 1450 1 0 330
use via_dev$5 via_dev$5_0 1 0 -110 0 1 330
use via_dev$10 via_dev$10_1 0 1 -1450 1 0 1230
use via_dev$10 via_dev$10_2 0 1 -1450 1 0 950
use via_dev$10 via_dev$10_3 0 -1 1450 1 0 1230
use via_dev$10 via_dev$10_4 0 -1 1450 1 0 950
use via_dev$4 via_dev$4_0 0 1 -814 1 0 1548
use via_dev$4 via_dev$4_1 0 -1 810 1 0 1548
use via_dev$5 via_dev$5_1 1 0 392 0 1 1230
use via_dev$5 via_dev$5_2 1 0 -110 0 1 950
use via_dev$5 via_dev$5_3 1 0 -614 0 1 1230
use unit_nmos unit_nmos_0[0:3:700][0:1:900] 1 0 -1050 0 1 0
use guardring guardring_0 1 0 0 0 1 -360
use via_dev$5 via_dev$5_4 1 0 392 0 1 3250
use guardring guardring_1 1 0 0 0 1 2800
use via_dev$5 via_dev$5_5 1 0 -110 0 1 3530
use via_dev$5 via_dev$5_6 1 0 -614 0 1 3250
use unit_pmos unit_pmos_0[0:3:700][0:1:900] -1 0 1050 0 -1 4700
use via_dev$4 via_dev$4_2 1 0 -614 0 1 3952
use via_dev$4 via_dev$4_3 1 0 -614 0 1 3052
use via_dev$13 via_dev$13_2 -1 0 0 0 1 4940
use via_dev$13 via_dev$13_3 1 0 0 0 1 4940
use via_dev$10 via_dev$10_5 0 -1 1450 1 0 4150
use via_dev$10 via_dev$10_6 0 1 -1450 1 0 4150
use via_dev$5 via_dev$5_7 1 0 393 0 1 4150
use via_dev$5 via_dev$5_8 1 0 -110 0 1 4430
use via_dev$5 via_dev$5_9 1 0 -614 0 1 4150
port "in_n" 4 760 2136 760 2136 m3
port "out" 6 503 2554 503 2554 m3
port "in_p" 5 -763 2136 -763 2136 m3
port "vss" 2 1836 -127 1836 -127 m2
port "i_bias" 3 -1048 575 -1048 575 m2
port "vdd" 1 1867 4810 1867 4810 m2
node "m3_n110_330#" 0 239.003 -110 330 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 184800 2120 0 0 0 0
node "in_n" 1 145.344 760 2136 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76800 1736 0 0 0 0
node "out" 1 385.981 503 2554 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 690800 6720 0 0 0 0
node "m3_n110_3530#" 0 68.7343 -110 3530 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 246400 2680 0 0 0 0
node "m3_n614_1230#" 1 383.592 -614 1230 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 690800 6720 0 0 0 0
node "in_p" 1 145.984 -763 2136 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76800 1736 0 0 0 0
node "vss" 0 2331.06 1836 -127 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3200000 9600 0 0 0 0 0 0
node "m2_1146_330#" 0 82.182 1146 330 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66880 1048 0 0 0 0 0 0
node "m2_n355_330#" 0 105.995 -355 330 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 154660 1846 0 0 0 0 0 0
node "i_bias" 2 328.09 -1048 575 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 232560 4352 0 0 0 0 0 0
node "m2_1146_950#" 0 80.6989 1146 950 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66880 1048 0 0 0 0 0 0
node "m2_n565_950#" 0 224.562 -565 950 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 225280 2488 0 0 0 0 0 0
node "m2_n1450_950#" 0 78.4922 -1450 950 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66880 1048 0 0 0 0 0 0
node "m2_1146_1230#" 0 126.29 1146 1230 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66880 1048 0 0 0 0 0 0
node "m2_n1450_1230#" 0 126.29 -1450 1230 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66880 1048 0 0 0 0 0 0
node "m2_198_1548#" 1 129.614 198 1548 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61200 1424 0 0 0 0 0 0
node "m2_n814_1548#" 1 122.571 -814 1548 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61200 1424 0 0 0 0 0 0
node "m2_n1202_3052#" 2 208.541 -1202 3052 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 247400 5148 0 0 0 0 0 0
node "m2_318_3250#" 0 14.7321 318 3250 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 169840 1984 0 0 0 0 0 0
node "m2_n1090_3250#" 0 14.7321 -1090 3250 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 169840 1984 0 0 0 0 0 0
node "m2_n1041_3530#" 1 29.0093 -1041 3530 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 471020 4722 0 0 0 0 0 0
node "m2_n609_3952#" 1 9.47788 -609 3952 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 122200 2644 0 0 0 0 0 0
node "m2_1146_4150#" 0 37.3858 1146 4150 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66880 1048 0 0 0 0 0 0
node "m2_n1450_4150#" 0 40.3969 -1450 4150 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 66880 1048 0 0 0 0 0 0
node "vdd" 0 1023.38 1867 4810 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3200000 9600 0 0 0 0 0 0
node "m1_650_n360#" 5 2179.93 650 -360 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 568000 11360 0 0 0 0 0 0 0 0
node "m1_n50_n360#" 2 795.795 -50 -360 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224000 4680 0 0 0 0 0 0 0 0
node "m1_n1450_n360#" 5 1986.3 -1450 -360 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 508000 10360 0 0 0 0 0 0 0 0
node "m1_649_2800#" 5 241.98 649 2800 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 508000 10360 0 0 0 0 0 0 0 0
node "m1_n51_2800#" 2 22.8612 -51 2800 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 224000 4680 0 0 0 0 0 0 0 0
node "m1_n1450_2800#" 5 242.096 -1450 2800 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 507900 10358 0 0 0 0 0 0 0 0
node "w_n2000_2600#" 2236 31200 -2000 2600 nw 10400000 13200 0 0 1128000 22560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_n1800_n360#" 0 0 -1800 -360 ppd 0 0 0 0 0 0 1128000 22560 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m2_n1041_3530#" "m2_n1090_3250#" 307.183
cap "m1_650_n360#" "m2_1146_330#" 102.478
cap "m1_n50_n360#" "m2_n1202_3052#" 0.577468
cap "m2_n1450_4150#" "m2_n1202_3052#" 2.49734
cap "m2_n1041_3530#" "m2_n609_3952#" 226.633
cap "m1_650_n360#" "out" 23.1959
cap "m1_649_2800#" "out" 62.5139
cap "m2_n1090_3250#" "w_n2000_2600#" 110.398
cap "m1_650_n360#" "m2_198_1548#" 92.0658
cap "m3_n110_3530#" "m2_n609_3952#" 116.513
cap "m1_n1450_n360#" "m2_n814_1548#" 91.233
cap "m1_649_2800#" "m2_198_1548#" 0.393754
cap "m2_n565_950#" "m2_1146_950#" 13.951
cap "m2_n609_3952#" "w_n2000_2600#" 144.508
cap "m1_n50_n360#" "m3_n614_1230#" 17.102
cap "m2_n1450_4150#" "m3_n614_1230#" 5.94261
cap "m2_n1450_950#" "m2_n565_950#" 16.2946
cap "m2_n1041_3530#" "out" 180.327
cap "m3_n110_3530#" "out" 155.411
cap "i_bias" "vss" 149.926
cap "out" "w_n2000_2600#" 234.298
cap "m1_650_n360#" "m2_1146_1230#" 104.967
cap "m2_1146_1230#" "m1_649_2800#" 0.292942
cap "w_n2000_2600#" "m2_198_1548#" 9.95397
cap "m2_n1090_3250#" "m1_n1450_2800#" 110.364
cap "out" "m2_n565_950#" 13.4928
cap "m2_n609_3952#" "m1_n1450_2800#" 27.8307
cap "m2_n565_950#" "m2_198_1548#" 28.5002
cap "m3_n614_1230#" "m2_n1450_1230#" 5.94261
cap "i_bias" "m1_n1450_n360#" 126.672
cap "vss" "m3_n614_1230#" 2.37442
cap "m2_1146_1230#" "w_n2000_2600#" 3.50417
cap "m1_n50_n360#" "m2_n355_330#" 93.0821
cap "vdd" "m1_n51_2800#" 277.253
cap "m1_n1450_n360#" "m2_n1202_3052#" 1.18563
cap "m1_n1450_n360#" "m3_n614_1230#" 23.4913
cap "i_bias" "m2_n814_1548#" 13.6909
cap "m2_n1202_3052#" "in_n" 1.44328
cap "vdd" "m1_649_2800#" 565.401
cap "m1_649_2800#" "m1_n51_2800#" 153.808
cap "m2_n1202_3052#" "m2_n814_1548#" 19.6715
cap "m1_650_n360#" "m3_n110_330#" 13.5355
cap "vdd" "m2_n1041_3530#" 58.8361
cap "m2_n1041_3530#" "m1_n51_2800#" 121.236
cap "vss" "m2_n355_330#" 298.686
cap "m1_n50_n360#" "out" 17.1697
cap "m3_n614_1230#" "m2_n814_1548#" 118.95
cap "m2_n1450_4150#" "out" 0.108212
cap "vdd" "m3_n110_3530#" 245.64
cap "m1_n50_n360#" "m2_198_1548#" 9.72903
cap "m3_n110_3530#" "m1_n51_2800#" 47.4572
cap "m1_650_n360#" "m1_649_2800#" 8.85017
cap "m2_n1041_3530#" "in_p" 0.305702
cap "vdd" "w_n2000_2600#" 1338.71
cap "m1_n51_2800#" "w_n2000_2600#" 775.59
cap "m2_n1450_950#" "m2_n1450_1230#" 129.161
cap "m2_1146_4150#" "m2_n1202_3052#" 5.61902
cap "in_p" "w_n2000_2600#" 3.38783
cap "w_n2000_2600#" "m3_n110_330#" 1.08196
cap "m2_n1450_950#" "vss" 9.09111
cap "m1_n1450_n360#" "m2_n355_330#" 9.64348
cap "m2_n1041_3530#" "m1_649_2800#" 145.257
cap "m2_1146_4150#" "m3_n614_1230#" 0.104587
cap "m3_n110_3530#" "m1_649_2800#" 2.54342
cap "m2_n565_950#" "m3_n110_330#" 173.888
cap "m1_n50_n360#" "m2_1146_1230#" 0.421244
cap "m2_1146_330#" "vss" 129.161
cap "out" "m2_n1450_1230#" 0.108212
cap "m1_650_n360#" "w_n2000_2600#" 12.4211
cap "m1_649_2800#" "w_n2000_2600#" 1758.6
cap "vdd" "m1_n1450_2800#" 565.262
cap "m2_318_3250#" "in_n" 0.479879
cap "m1_n51_2800#" "m1_n1450_2800#" 153.808
cap "m2_n1090_3250#" "m1_n1450_n360#" 0.00172253
cap "out" "vss" 2.63437
cap "m1_n1450_n360#" "m2_n1450_950#" 85.8237
cap "i_bias" "m3_n614_1230#" 2.6171
cap "m3_n110_3530#" "m2_n1041_3530#" 164.605
cap "m1_650_n360#" "m2_n565_950#" 16.7148
cap "vss" "m2_198_1548#" 8.79819
cap "in_p" "m1_n1450_2800#" 1.70494
cap "m2_n1041_3530#" "w_n2000_2600#" 319.778
cap "m3_n110_3530#" "w_n2000_2600#" 64.4509
cap "m2_n1202_3052#" "m3_n614_1230#" 124.444
cap "m2_n565_950#" "w_n2000_2600#" 1.75614
cap "m2_n1041_3530#" "m1_n1450_2800#" 136.407
cap "m1_n50_n360#" "m1_n51_2800#" 4.40735
cap "m3_n110_3530#" "m1_n1450_2800#" 2.47909
cap "m2_n1450_4150#" "m1_n51_2800#" 0.421966
cap "vdd" "m2_n1450_4150#" 129.161
cap "out" "in_n" 274.133
cap "w_n2000_2600#" "m1_n1450_2800#" 1757.6
cap "i_bias" "m2_n355_330#" 230.13
cap "m2_198_1548#" "in_n" 41.4184
cap "out" "m2_n814_1548#" 1.02245
cap "m1_n50_n360#" "m3_n110_330#" 31.9908
cap "m2_n814_1548#" "m2_198_1548#" 10.3858
cap "m2_318_3250#" "m2_n1202_3052#" 243.785
cap "m1_650_n360#" "m1_n50_n360#" 153.808
cap "i_bias" "m2_n1450_950#" 30.0446
cap "m2_318_3250#" "m3_n614_1230#" 0.731215
cap "m2_1146_4150#" "out" 5.90818
cap "m2_n1090_3250#" "m2_n1202_3052#" 243.785
cap "m3_n110_3530#" "m2_n1450_4150#" 0.718592
cap "i_bias" "out" 2.957
cap "m1_n50_n360#" "w_n2000_2600#" 1.1155
cap "in_p" "vss" 0.491298
cap "m2_n1450_4150#" "w_n2000_2600#" 81.0142
cap "vss" "m3_n110_330#" 35.5531
cap "m2_n1090_3250#" "m3_n614_1230#" 150.251
cap "i_bias" "m2_198_1548#" 5.55334
cap "m2_n609_3952#" "m3_n614_1230#" 97.1667
cap "m1_n50_n360#" "m2_n565_950#" 120.475
cap "out" "m2_n1202_3052#" 124.901
cap "m1_650_n360#" "vss" 582.836
cap "m2_n1202_3052#" "m2_198_1548#" 19.6715
cap "m1_n1450_n360#" "m3_n110_330#" 9.98341
cap "in_p" "m1_n1450_n360#" 35.5085
cap "out" "m3_n614_1230#" 183.468
cap "m2_n1450_4150#" "m1_n1450_2800#" 106.674
cap "m3_n614_1230#" "m2_198_1548#" 1.03634
cap "m2_n1450_1230#" "w_n2000_2600#" 3.50417
cap "m2_318_3250#" "m2_n1090_3250#" 14.9882
cap "in_p" "m2_n814_1548#" 41.5556
cap "m2_1146_1230#" "m3_n614_1230#" 0.104587
cap "m2_n1450_1230#" "m1_n1450_2800#" 0.292942
cap "m1_650_n360#" "in_n" 36.8421
cap "m1_649_2800#" "in_n" 1.79176
cap "m1_n1450_n360#" "w_n2000_2600#" 12.4027
cap "m2_1146_330#" "m2_n355_330#" 12.1249
cap "m2_1146_4150#" "m1_n51_2800#" 0.420524
cap "vdd" "m2_1146_4150#" 129.161
cap "m2_318_3250#" "out" 149.958
cap "m1_n1450_n360#" "m2_n565_950#" 30.7745
cap "m2_n1041_3530#" "in_n" 0.305702
cap "m2_1146_330#" "m2_1146_950#" 31.5728
cap "w_n2000_2600#" "in_n" 3.33164
cap "m1_n1450_n360#" "m1_n1450_2800#" 8.89469
cap "i_bias" "in_p" 0.549402
cap "m2_n814_1548#" "w_n2000_2600#" 9.95397
cap "m1_649_2800#" "m2_1146_4150#" 106.594
cap "m2_n1090_3250#" "out" 0.752982
cap "i_bias" "m3_n110_330#" 111.331
cap "vdd" "m2_n1202_3052#" 3.58966
cap "m1_n51_2800#" "m2_n1202_3052#" 73.4134
cap "m2_n609_3952#" "out" 98.7432
cap "m2_n565_950#" "m2_n814_1548#" 39.6382
cap "in_p" "m2_n1202_3052#" 1.44328
cap "m1_n50_n360#" "m2_n1450_1230#" 0.421244
cap "m1_650_n360#" "i_bias" 21.7886
cap "vdd" "m3_n614_1230#" 56.4073
cap "m1_n51_2800#" "m3_n614_1230#" 22.217
cap "m3_n110_3530#" "m2_1146_4150#" 0.718592
cap "m1_n50_n360#" "vss" 272.676
cap "m2_1146_1230#" "m2_1146_950#" 129.161
cap "m2_1146_4150#" "w_n2000_2600#" 79.691
cap "in_p" "m3_n614_1230#" 271.392
cap "m1_650_n360#" "m2_n1202_3052#" 1.33164
cap "out" "m2_198_1548#" 118.892
cap "m2_n814_1548#" "m1_n1450_2800#" 0.392579
cap "m1_649_2800#" "m2_n1202_3052#" 79.9868
cap "m2_n1041_3530#" "m2_n1202_3052#" 70.5408
cap "m1_n50_n360#" "m1_n1450_n360#" 153.808
cap "m3_n110_3530#" "m2_n1202_3052#" 2.77084
cap "i_bias" "m2_n565_950#" 189.911
cap "m2_n1202_3052#" "w_n2000_2600#" 327.28
cap "m2_1146_1230#" "out" 5.90818
cap "m2_n1041_3530#" "m3_n614_1230#" 179.19
cap "m2_318_3250#" "m1_n51_2800#" 10.8217
cap "m3_n110_3530#" "m3_n614_1230#" 154.602
cap "m3_n614_1230#" "w_n2000_2600#" 235.986
cap "m1_n50_n360#" "m2_n814_1548#" 9.50613
cap "m2_n355_330#" "m3_n110_330#" 150.699
cap "m1_n1450_n360#" "m2_n1450_1230#" 102.862
cap "m2_n565_950#" "m3_n614_1230#" 34.4369
cap "m1_650_n360#" "m2_318_3250#" 0.00172253
cap "m2_n1202_3052#" "m1_n1450_2800#" 74.2412
cap "vdd" "m2_n1090_3250#" 2.26739
cap "m2_318_3250#" "m1_649_2800#" 110.049
cap "m2_n1090_3250#" "m1_n51_2800#" 10.9409
cap "m1_n1450_n360#" "vss" 572.625
cap "m2_1146_950#" "m3_n110_330#" 1.2469
cap "m1_650_n360#" "m2_n355_330#" 9.0406
cap "vdd" "m2_n609_3952#" 133.438
cap "m2_n609_3952#" "m1_n51_2800#" 71.4393
cap "in_p" "m2_n1090_3250#" 0.479879
cap "m2_n1450_950#" "m3_n110_330#" 1.2469
cap "m3_n614_1230#" "m1_n1450_2800#" 62.5811
cap "m2_318_3250#" "m2_n1041_3530#" 328.002
cap "m1_650_n360#" "m2_1146_950#" 95.7986
cap "vdd" "out" 56.304
cap "out" "m1_n51_2800#" 22.1914
cap "m2_1146_330#" "m3_n110_330#" 1.2469
cap "m2_318_3250#" "w_n2000_2600#" 106.336
cap "vss" "in_n" 0.551807
cap "m1_n50_n360#" "i_bias" 62.1591
cap "m1_649_2800#" "m2_n609_3952#" 28.6654
cap "unit_nmos_0[1,1]/m2_n266_330#" "guardring_0/m1_n1800_2120#" 0.0126063
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "a_n1800_n360#" -0.102157
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" 3.1361
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "guardring_0/m1_n1800_2120#" -5.36861
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" -1.19462
cap "a_n1800_n360#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" 6.9549
cap "a_n1800_n360#" "guardring_0/m1_n1800_2120#" -77.0427
cap "guardring_0/m1_n1800_2120#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" -5.55112e-17
cap "guardring_0/m1_n1800_2120#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" -56.6852
cap "unit_nmos_0[1,1]/m2_n266_330#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" -0.21105
cap "guardring_0/m1_1600_2140#" "unit_nmos_0[1,2]/m2_n266_330#" -0.21977
cap "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" 0.445867
cap "guardring_0/m1_1600_2140#" "unit_nmos_0[1,1]/m2_n266_330#" 0.0275763
cap "a_n1800_n360#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" 2.16764
cap "guardring_0/m1_1600_2140#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" -1.20624
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" -84.0104
cap "a_n1800_n360#" "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" 0.0169984
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" -0.962212
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "unit_nmos_0[1,2]/m2_n266_330#" -1.1951
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" 0.445332
cap "guardring_0/m1_1600_2140#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" -15.3221
cap "guardring_0/m1_1600_2140#" "a_n1800_n360#" -30.5557
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "unit_nmos_0[1,1]/m2_n266_330#" -0.203613
cap "guardring_0/m1_1600_2140#" "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" -244.912
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" -2.77667
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "guardring_0/m1_1600_2140#" -6.06245
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "guardring_0/m1_1600_2140#" 1.00263
cap "a_n1800_n360#" "guardring_0/m1_1600_2140#" -44.6538
cap "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" "guardring_0/m1_1600_2140#" -0.182015
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "a_n1800_n360#" -0.102157
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "unit_pmos_0[1,0]/pfet_0/a_254_0#" 0.0127661
cap "guardring_0/m1_n1800_2120#" "unit_pmos_0[1,1]/pfet_0/a_94_0#" -0.108212
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "unit_pmos_0[1,1]/pfet_0/a_94_0#" 0.348637
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "w_n2000_2600#" -0.694666
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "via_dev$4_3/m2_0_0#" 1.38778e-17
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" -1.02187
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "via_dev$4_3/m2_0_0#" 11.9918
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "guardring_0/m1_n1800_2120#" -4.31919
cap "guardring_0/m1_n1800_2120#" "w_n2000_2600#" 5.43674
cap "guardring_0/m1_n1800_2120#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" 75.9786
cap "guardring_0/m1_n1800_2120#" "via_dev$4_3/m2_0_0#" 17.4634
cap "guardring_1/m1_n1800_0#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" 0.87753
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" 1.48368
cap "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" 1.90242
cap "guardring_1/m1_n1800_0#" "guardring_0/m1_n1800_2120#" 23.197
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "via_dev$4_3/m2_0_0#" 1.62579
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "guardring_0/m1_n1800_2120#" -26.6399
cap "a_n1800_n360#" "via_dev$4_3/m2_0_0#" 1.23895
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "a_n1800_n360#" -2.12194
cap "guardring_0/m1_n1800_2120#" "a_n1800_n360#" -76.5036
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" -36.8005
cap "unit_pmos_0[1,0]/pfet_0/a_94_0#" "w_n2000_2600#" 1.24163
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "guardring_0/m1_1600_2140#" 103.593
cap "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" "guardring_0/m1_1600_2140#" 133.834
cap "unit_pmos_0[1,0]/pfet_0/a_94_0#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" 0.408696
cap "a_n1800_n360#" "guardring_0/m1_1600_2140#" -35.6683
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "w_n2000_2600#" -1.001
cap "unit_pmos_0[1,0]/pfet_0/a_94_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 37.0057
cap "via_dev$4_3/m2_0_0#" "guardring_0/m1_1600_2140#" 36.7552
cap "unit_pmos_0[1,0]/pfet_0/a_94_0#" "a_n1800_n360#" -2.25784
cap "unit_pmos_0[1,0]/pfet_0/a_94_0#" "via_dev$4_3/m2_0_0#" 9.39312
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" -35.2383
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" -24.0469
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "a_n1800_n360#" 1.89524
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "via_dev$4_3/m2_0_0#" -0.744337
cap "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" -2.77667
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" -0.962212
cap "unit_pmos_0[1,0]/pfet_0/a_94_0#" "guardring_0/m1_1600_2140#" 51.6122
cap "guardring_1/m1_1600_0#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" 0.799246
cap "guardring_1/m1_1600_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 1.53772
cap "via_dev$4_3/m2_0_0#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" 0.606777
cap "w_n2000_2600#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" -1.33061
cap "w_n2000_2600#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" -0.750956
cap "guardring_1/m1_1600_0#" "via_dev$4_3/m2_0_0#" 0.147216
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "guardring_0/m1_1600_2140#" -64.2555
cap "w_n2000_2600#" "via_dev$4_3/m2_0_0#" 1.24163
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "unit_pmos_0[1,0]/pfet_0/a_94_0#" 22.2662
cap "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" -8.48336
cap "unit_pmos_0[1,0]/pfet_0/a_254_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 5.55112e-17
cap "a_n1800_n360#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" -6.06305
cap "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "guardring_0/m1_1600_2140#" 0.192018
cap "a_n1800_n360#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 1.57832
cap "via_dev$4_3/m2_0_0#" "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" 25.6957
cap "via_dev$4_3/m2_0_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 1.45977
cap "unit_pmos_0[1,0]/pfet_0/a_94_0#" "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" 0.606777
cap "guardring_1/m1_1600_0#" "guardring_0/m1_1600_2140#" 26.7557
cap "a_n1800_n360#" "via_dev$4_3/m2_0_0#" -3.51203
cap "unit_pmos_0[1,0]/pfet_0/a_94_0#" "guardring_1/m1_1600_0#" 0.147216
cap "w_n2000_2600#" "guardring_0/m1_1600_2140#" 12.2773
cap "guardring_1/m1_1600_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 0.1202
cap "via_dev$4_3/m2_0_0#" "guardring_0/m1_1600_2140#" 4.90696
cap "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "guardring_0/m1_1600_2140#" -6.97552
cap "guardring_0/m1_1600_2140#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 43.4565
cap "via_dev$4_3/m2_0_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 0.0144571
cap "guardring_0/m1_1600_2140#" "unit_pmos_0[1,0]/pfet_0/a_94_0#" -2.07649
cap "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" "unit_pmos_0[1,0]/pfet_0/a_94_0#" 6.93889e-18
cap "guardring_0/m1_1600_2140#" "a_n1800_n360#" -59.5097
cap "guardring_0/m1_1600_2140#" "w_n2000_2600#" 5.23329
cap "guardring_1/m1_1600_0#" "guardring_0/m1_1600_2140#" 20.9762
cap "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" "a_n1800_n360#" -9.02803
cap "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" "w_n2000_2600#" -0.0885049
cap "via_dev$5_9/m2_0_0#" "a_n1800_n360#" -1.92653
cap "a_n1800_n360#" "via_dev$5_8/m2_0_0#" -0.00446804
cap "via_dev$5_9/m2_0_0#" "via_dev$5_8/m2_0_0#" -61.9155
cap "via_dev$5_9/m2_0_0#" "w_n2000_2600#" -73.0548
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "via_dev$5_9/m2_0_0#" 0.0151677
cap "via_dev$5_9/m2_0_0#" "guardring_0/m1_n1800_2120#" 6.1655
cap "w_n2000_2600#" "via_dev$5_8/m2_0_0#" -50.378
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "via_dev$5_8/m2_0_0#" 0.921134
cap "via_dev$5_8/m2_0_0#" "guardring_0/m1_n1800_2120#" 22.2639
cap "guardring_0/m1_1600_2140#" "via_dev$5_8/m2_0_0#" 26.7557
cap "via_dev$5_9/m2_0_0#" "via_dev$5_7/m2_0_0#" -15.9452
cap "via_dev$5_9/m2_0_0#" "via_dev$5_8/m2_0_0#" 101.417
cap "via_dev$5_8/m2_0_0#" "a_n1800_n360#" -0.00893607
cap "via_dev$5_9/m2_0_0#" "guardring_0/m1_1600_2140#" 2.17504
cap "via_dev$5_8/m2_0_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 0.748603
cap "unit_pmos_0[0,0]/w_n495_n150#" "via_dev$5_7/m2_0_0#" -111.964
cap "via_dev$5_8/m2_0_0#" "unit_pmos_0[0,0]/w_n495_n150#" -282.462
cap "via_dev$5_9/m2_0_0#" "unit_nmos_0[1,2]/nfet$1_0/a_n84_0#" 0.176446
cap "via_dev$5_9/m2_0_0#" "a_n1800_n360#" -4.45446
cap "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "via_dev$5_9/m2_0_0#" 0.578379
cap "via_dev$5_8/m2_0_0#" "via_dev$5_7/m2_0_0#" -129.61
cap "via_dev$5_9/m2_0_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 0.59203
cap "via_dev$5_9/m2_0_0#" "unit_pmos_0[0,0]/w_n495_n150#" -81.9293
cap "via_dev$5_7/m2_0_0#" "via_dev$5_8/m2_0_0#" -122.62
cap "via_dev$5_9/m2_0_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 0.00151677
cap "guardring_0/m1_1600_2140#" "via_dev$5_8/m2_0_0#" 20.0379
cap "guardring_0/m1_1600_2140#" "via_dev$5_9/m2_0_0#" 6.11412
cap "via_dev$5_8/m2_0_0#" "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" 0.147015
cap "guardring_0/m1_1600_2140#" "via_dev$5_7/m2_0_0#" 0.0527398
cap "unit_pmos_0[0,0]/w_n495_n150#" "via_dev$5_9/m2_0_0#" -2.37407
cap "unit_pmos_0[0,0]/w_n495_n150#" "via_dev$5_8/m2_0_0#" 157.272
cap "unit_pmos_0[0,0]/w_n495_n150#" "via_dev$5_7/m2_0_0#" -43.7567
cap "via_dev$5_9/m2_0_0#" "unit_nmos_0[1,0]/a_163_0#" -1.80844
cap "via_dev$5_8/m2_0_0#" "unit_nmos_0[1,0]/a_163_0#" -0.00446804
cap "via_dev$5_9/m2_0_0#" "via_dev$5_8/m2_0_0#" 104.009
cap "via_dev$5_9/m2_0_0#" "via_dev$5_7/m2_0_0#" -37.1292
cap "w_n2000_2600#" "via_dev$5_8/m2_0_0#" -696.087
cap "via_dev$5_9/m2_0_0#" "via_dev$5_8/m2_0_0#" 11.6693
cap "via_dev$5_7/m2_0_0#" "via_dev$5_8/m2_0_0#" -0.108212
cap "via_dev$5_9/m2_0_0#" "w_n2000_2600#" -19.197
cap "via_dev$5_8/m2_0_0#" "via_dev$5_9/m2_0_0#" -102.237
cap "via_dev$5_8/m2_0_0#" "via_dev$5_7/m2_0_0#" 83.8447
cap "via_dev$5_7/m2_0_0#" "via_dev$5_9/m2_0_0#" 68.98
cap "via_dev$5_8/m2_0_0#" "unit_pmos_0[0,0]/w_n495_n150#" -892.147
cap "unit_pmos_0[0,0]/w_n495_n150#" "via_dev$5_9/m2_0_0#" -129.36
cap "unit_pmos_0[0,0]/w_n495_n150#" "via_dev$5_7/m2_0_0#" -52.3957
cap "unit_pmos_0[0,0]/w_n495_n150#" "via_dev$5_9/m2_0_0#" 1.18631
cap "via_dev$5_8/m2_0_0#" "via_dev$5_7/m2_0_0#" -4.65322
cap "via_dev$5_8/m2_0_0#" "via_dev$5_9/m2_0_0#" -2.09741
cap "via_dev$5_8/m2_0_0#" "unit_pmos_0[0,0]/w_n495_n150#" -307.264
cap "via_dev$5_7/m2_0_0#" "via_dev$5_9/m2_0_0#" 0.166588
merge "unit_nmos_0[0,0]/m2_n266_50#" "guardring_0/m1_1600_2140#" -11853 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1520000 -35400 -1079000 -19860 0 0 0 0 0 0
merge "guardring_0/m1_1600_2140#" "unit_nmos_0[0,3]/m2_n266_330#"
merge "unit_nmos_0[0,3]/m2_n266_330#" "unit_nmos_0[1,3]/m2_n266_330#"
merge "unit_nmos_0[1,3]/m2_n266_330#" "unit_nmos_0[0,3]/m1_300_n100#"
merge "unit_nmos_0[0,3]/m1_300_n100#" "unit_nmos_0[1,3]/nfet$1_0/a_254_0#"
merge "unit_nmos_0[1,3]/nfet$1_0/a_254_0#" "via_dev$10_4/m1_0_0#"
merge "via_dev$10_4/m1_0_0#" "m2_1146_950#"
merge "m2_1146_950#" "via_dev$10_3/m1_0_0#"
merge "via_dev$10_3/m1_0_0#" "m2_1146_1230#"
merge "m2_1146_1230#" "via_dev$10_0/m1_0_0#"
merge "via_dev$10_0/m1_0_0#" "m2_1146_330#"
merge "m2_1146_330#" "guardring_0/m1_n1800_2120#"
merge "guardring_0/m1_n1800_2120#" "unit_nmos_0[1,0]/m2_n266_330#"
merge "unit_nmos_0[1,0]/m2_n266_330#" "unit_nmos_0[0,3]/nfet$1_0/a_n84_0#"
merge "unit_nmos_0[0,3]/nfet$1_0/a_n84_0#" "unit_nmos_0[0,2]/m1_300_n100#"
merge "unit_nmos_0[0,2]/m1_300_n100#" "unit_nmos_0[0,2]/nfet$1_0/a_n84_0#"
merge "unit_nmos_0[0,2]/nfet$1_0/a_n84_0#" "unit_nmos_0[0,1]/m1_300_n100#"
merge "unit_nmos_0[0,1]/m1_300_n100#" "unit_nmos_0[0,1]/nfet$1_0/a_n84_0#"
merge "unit_nmos_0[0,1]/nfet$1_0/a_n84_0#" "unit_nmos_0[0,0]/m1_300_n100#"
merge "unit_nmos_0[0,0]/m1_300_n100#" "unit_nmos_0[0,0]/nfet$1_0/a_n84_0#"
merge "unit_nmos_0[0,0]/nfet$1_0/a_n84_0#" "unit_nmos_0[1,0]/nfet$1_0/a_n84_0#"
merge "unit_nmos_0[1,0]/nfet$1_0/a_n84_0#" "unit_nmos_0[0,0]/m1_n400_n100#"
merge "unit_nmos_0[0,0]/m1_n400_n100#" "unit_nmos_0[0,3]/nfet$1_0/a_30_660#"
merge "unit_nmos_0[0,3]/nfet$1_0/a_30_660#" "unit_nmos_0[1,3]/nfet$1_0/a_30_660#"
merge "unit_nmos_0[1,3]/nfet$1_0/a_30_660#" "unit_nmos_0[1,0]/nfet$1_0/a_30_660#"
merge "unit_nmos_0[1,0]/nfet$1_0/a_30_660#" "via_dev$10_2/m1_0_0#"
merge "via_dev$10_2/m1_0_0#" "m2_n1450_950#"
merge "m2_n1450_950#" "via_dev$10_1/m1_0_0#"
merge "via_dev$10_1/m1_0_0#" "m2_n1450_1230#"
merge "m2_n1450_1230#" "via_dev$13_1/m1_0_0#"
merge "via_dev$13_1/m1_0_0#" "m1_650_n360#"
merge "m1_650_n360#" "via_dev$13_0/m1_0_0#"
merge "via_dev$13_0/m1_0_0#" "vss"
merge "vss" "m1_n50_n360#"
merge "m1_n50_n360#" "m1_n1450_n360#"
merge "unit_pmos_0[0,0]/w_n495_n150#" "unit_pmos_0[1,0]/w_n495_n150#" -17286 -5762000 -11330 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "unit_pmos_0[1,0]/w_n495_n150#" "w_n2000_2600#"
merge "unit_pmos_0[0,3]/m2_n264_50#" "via_dev$10_5/m1_0_0#" -9741.61 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1243780 -32478 -1356860 -22386 -96800 -1760 0 0 0 0
merge "via_dev$10_5/m1_0_0#" "unit_pmos_0[0,0]/m2_n264_330#"
merge "unit_pmos_0[0,0]/m2_n264_330#" "m2_1146_4150#"
merge "m2_1146_4150#" "unit_pmos_0[0,0]/m1_n389_n100#"
merge "unit_pmos_0[0,0]/m1_n389_n100#" "guardring_1/m1_1600_2140#"
merge "guardring_1/m1_1600_2140#" "via_dev$5_8/m2_0_0#"
merge "via_dev$5_8/m2_0_0#" "unit_pmos_0[1,3]/m2_n264_50#"
merge "unit_pmos_0[1,3]/m2_n264_50#" "unit_pmos_0[1,0]/pfet_0/a_254_0#"
merge "unit_pmos_0[1,0]/pfet_0/a_254_0#" "unit_pmos_0[1,1]/pfet_0/a_254_0#"
merge "unit_pmos_0[1,1]/pfet_0/a_254_0#" "unit_pmos_0[1,2]/pfet_0/a_254_0#"
merge "unit_pmos_0[1,2]/pfet_0/a_254_0#" "unit_pmos_0[1,3]/pfet_0/a_n92_0#"
merge "unit_pmos_0[1,3]/pfet_0/a_n92_0#" "via_dev$5_5/m2_0_0#"
merge "via_dev$5_5/m2_0_0#" "m3_n110_3530#"
merge "m3_n110_3530#" "m2_n1041_3530#"
merge "m2_n1041_3530#" "via_dev$10_6/m1_0_0#"
merge "via_dev$10_6/m1_0_0#" "unit_pmos_0[0,3]/m2_n264_330#"
merge "unit_pmos_0[0,3]/m2_n264_330#" "m2_n1450_4150#"
merge "m2_n1450_4150#" "via_dev$13_3/m1_0_0#"
merge "via_dev$13_3/m1_0_0#" "via_dev$13_2/m1_0_0#"
merge "via_dev$13_2/m1_0_0#" "unit_pmos_0[0,0]/pfet_0/a_254_0#"
merge "unit_pmos_0[0,0]/pfet_0/a_254_0#" "unit_pmos_0[0,1]/pfet_0/a_254_0#"
merge "unit_pmos_0[0,1]/pfet_0/a_254_0#" "unit_pmos_0[0,2]/pfet_0/a_254_0#"
merge "unit_pmos_0[0,2]/pfet_0/a_254_0#" "unit_pmos_0[0,3]/pfet_0/a_254_0#"
merge "unit_pmos_0[0,3]/pfet_0/a_254_0#" "vdd"
merge "vdd" "unit_pmos_0[0,0]/m1_311_n100#"
merge "unit_pmos_0[0,0]/m1_311_n100#" "unit_pmos_0[0,1]/m1_311_n100#"
merge "unit_pmos_0[0,1]/m1_311_n100#" "unit_pmos_0[0,2]/m1_311_n100#"
merge "unit_pmos_0[0,2]/m1_311_n100#" "unit_pmos_0[0,3]/m1_311_n100#"
merge "unit_pmos_0[0,3]/m1_311_n100#" "unit_pmos_0[0,0]/pfet_0/a_188_660#"
merge "unit_pmos_0[0,0]/pfet_0/a_188_660#" "unit_pmos_0[0,3]/pfet_0/a_188_660#"
merge "unit_pmos_0[0,3]/pfet_0/a_188_660#" "guardring_1/m1_n1800_2120#"
merge "guardring_1/m1_n1800_2120#" "unit_pmos_0[1,0]/m1_n389_n100#"
merge "unit_pmos_0[1,0]/m1_n389_n100#" "guardring_1/m1_1600_0#"
merge "guardring_1/m1_1600_0#" "unit_pmos_0[1,0]/m1_311_n100#"
merge "unit_pmos_0[1,0]/m1_311_n100#" "unit_pmos_0[1,1]/m1_311_n100#"
merge "unit_pmos_0[1,1]/m1_311_n100#" "unit_pmos_0[1,2]/m1_311_n100#"
merge "unit_pmos_0[1,2]/m1_311_n100#" "unit_pmos_0[1,3]/m1_311_n100#"
merge "unit_pmos_0[1,3]/m1_311_n100#" "guardring_1/m1_n1800_0#"
merge "guardring_1/m1_n1800_0#" "m1_649_2800#"
merge "m1_649_2800#" "m1_n51_2800#"
merge "m1_n51_2800#" "m1_n1450_2800#"
merge "unit_pmos_0[1,2]/m2_n264_330#" "via_dev$5_9/m2_0_0#" -2189.26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -500700 -10790 -189200 -3920 0 0 0 0
merge "via_dev$5_9/m2_0_0#" "unit_pmos_0[0,2]/m2_n264_330#"
merge "unit_pmos_0[0,2]/m2_n264_330#" "via_dev$4_2/m2_0_0#"
merge "via_dev$4_2/m2_0_0#" "unit_pmos_0[0,1]/pfet_0/a_188_660#"
merge "unit_pmos_0[0,1]/pfet_0/a_188_660#" "unit_pmos_0[0,2]/pfet_0/a_188_660#"
merge "unit_pmos_0[0,2]/pfet_0/a_188_660#" "m2_n609_3952#"
merge "m2_n609_3952#" "unit_pmos_0[1,3]/m2_n264_330#"
merge "unit_pmos_0[1,3]/m2_n264_330#" "via_dev$4_3/m2_0_0#"
merge "via_dev$4_3/m2_0_0#" "unit_pmos_0[1,0]/pfet_0/a_188_660#"
merge "unit_pmos_0[1,0]/pfet_0/a_188_660#" "unit_pmos_0[1,1]/pfet_0/a_188_660#"
merge "unit_pmos_0[1,1]/pfet_0/a_188_660#" "unit_pmos_0[1,2]/pfet_0/a_188_660#"
merge "unit_pmos_0[1,2]/pfet_0/a_188_660#" "unit_pmos_0[1,3]/pfet_0/a_188_660#"
merge "unit_pmos_0[1,3]/pfet_0/a_188_660#" "m2_n1202_3052#"
merge "m2_n1202_3052#" "unit_pmos_0[1,2]/pfet_0/a_94_0#"
merge "unit_pmos_0[1,2]/pfet_0/a_94_0#" "unit_pmos_0[1,3]/pfet_0/a_94_0#"
merge "unit_pmos_0[1,3]/pfet_0/a_94_0#" "via_dev$5_6/m2_0_0#"
merge "via_dev$5_6/m2_0_0#" "m2_n1090_3250#"
merge "m2_n1090_3250#" "unit_nmos_0[1,1]/m2_n266_330#"
merge "unit_nmos_0[1,1]/m2_n266_330#" "via_dev$5_3/m2_0_0#"
merge "via_dev$5_3/m2_0_0#" "m3_n614_1230#"
merge "via_dev$10_5/VSUBS" "via_dev$5_9/VSUBS" 0 0 0 0 0 0 0 655600 3852 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "via_dev$5_9/VSUBS" "via_dev$5_8/VSUBS"
merge "via_dev$5_8/VSUBS" "via_dev$5_7/VSUBS"
merge "via_dev$5_7/VSUBS" "via_dev$10_6/VSUBS"
merge "via_dev$10_6/VSUBS" "via_dev$13_3/VSUBS"
merge "via_dev$13_3/VSUBS" "via_dev$13_2/VSUBS"
merge "via_dev$13_2/VSUBS" "via_dev$4_2/VSUBS"
merge "via_dev$4_2/VSUBS" "via_dev$4_3/VSUBS"
merge "via_dev$4_3/VSUBS" "unit_pmos_0[1,3]/VSUBS"
merge "unit_pmos_0[1,3]/VSUBS" "unit_pmos_0[0,3]/VSUBS"
merge "unit_pmos_0[0,3]/VSUBS" "unit_pmos_0[1,2]/VSUBS"
merge "unit_pmos_0[1,2]/VSUBS" "unit_pmos_0[0,2]/VSUBS"
merge "unit_pmos_0[0,2]/VSUBS" "unit_pmos_0[1,1]/VSUBS"
merge "unit_pmos_0[1,1]/VSUBS" "unit_pmos_0[0,1]/VSUBS"
merge "unit_pmos_0[0,1]/VSUBS" "unit_pmos_0[1,0]/VSUBS"
merge "unit_pmos_0[1,0]/VSUBS" "unit_pmos_0[0,0]/VSUBS"
merge "unit_pmos_0[0,0]/VSUBS" "via_dev$5_6/VSUBS"
merge "via_dev$5_6/VSUBS" "via_dev$5_5/VSUBS"
merge "via_dev$5_5/VSUBS" "guardring_1/VSUBS"
merge "guardring_1/VSUBS" "via_dev$5_4/VSUBS"
merge "via_dev$5_4/VSUBS" "via_dev$10_4/VSUBS"
merge "via_dev$10_4/VSUBS" "via_dev$10_3/VSUBS"
merge "via_dev$10_3/VSUBS" "via_dev$10_0/VSUBS"
merge "via_dev$10_0/VSUBS" "guardring_0/VSUBS"
merge "guardring_0/VSUBS" "unit_nmos_0[1,3]/a_n413_0#"
merge "unit_nmos_0[1,3]/a_n413_0#" "unit_nmos_0[0,3]/a_n413_0#"
merge "unit_nmos_0[0,3]/a_n413_0#" "unit_nmos_0[1,2]/a_n413_0#"
merge "unit_nmos_0[1,2]/a_n413_0#" "unit_nmos_0[0,2]/a_n413_0#"
merge "unit_nmos_0[0,2]/a_n413_0#" "unit_nmos_0[1,1]/a_n413_0#"
merge "unit_nmos_0[1,1]/a_n413_0#" "unit_nmos_0[0,1]/a_n413_0#"
merge "unit_nmos_0[0,1]/a_n413_0#" "unit_nmos_0[1,0]/a_n413_0#"
merge "unit_nmos_0[1,0]/a_n413_0#" "unit_nmos_0[0,0]/a_n413_0#"
merge "unit_nmos_0[0,0]/a_n413_0#" "via_dev$5_3/VSUBS"
merge "via_dev$5_3/VSUBS" "via_dev$5_2/VSUBS"
merge "via_dev$5_2/VSUBS" "via_dev$5_1/VSUBS"
merge "via_dev$5_1/VSUBS" "via_dev$4_1/VSUBS"
merge "via_dev$4_1/VSUBS" "via_dev$4_0/VSUBS"
merge "via_dev$4_0/VSUBS" "via_dev$10_2/VSUBS"
merge "via_dev$10_2/VSUBS" "via_dev$10_1/VSUBS"
merge "via_dev$10_1/VSUBS" "via_dev$5_0/VSUBS"
merge "via_dev$5_0/VSUBS" "via_dev$13_1/VSUBS"
merge "via_dev$13_1/VSUBS" "via_dev$13_0/VSUBS"
merge "via_dev$13_0/VSUBS" "a_n1800_n360#"
merge "unit_pmos_0[1,1]/m2_n264_330#" "via_dev$5_7/m2_0_0#" -1086.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -277200 -4720 -144980 -2638 0 0 0 0
merge "via_dev$5_7/m2_0_0#" "unit_pmos_0[0,1]/m2_n264_330#"
merge "unit_pmos_0[0,1]/m2_n264_330#" "unit_pmos_0[1,0]/pfet_0/a_94_0#"
merge "unit_pmos_0[1,0]/pfet_0/a_94_0#" "unit_pmos_0[1,0]/m2_n264_330#"
merge "unit_pmos_0[1,0]/m2_n264_330#" "unit_pmos_0[1,1]/pfet_0/a_94_0#"
merge "unit_pmos_0[1,1]/pfet_0/a_94_0#" "via_dev$5_4/m2_0_0#"
merge "via_dev$5_4/m2_0_0#" "m2_318_3250#"
merge "m2_318_3250#" "unit_nmos_0[1,2]/m2_n266_330#"
merge "unit_nmos_0[1,2]/m2_n266_330#" "via_dev$5_1/m2_0_0#"
merge "via_dev$5_1/m2_0_0#" "out"
merge "unit_nmos_0[0,2]/nfet$1_0/a_30_660#" "unit_nmos_0[0,1]/nfet$1_0/a_30_660#" -313.451 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -114200 -3060 0 0 0 0 0 0
merge "unit_nmos_0[0,1]/nfet$1_0/a_30_660#" "unit_nmos_0[0,0]/nfet$1_0/a_94_0#"
merge "unit_nmos_0[0,0]/nfet$1_0/a_94_0#" "unit_nmos_0[0,0]/nfet$1_0/a_30_660#"
merge "unit_nmos_0[0,0]/nfet$1_0/a_30_660#" "i_bias"
merge "unit_nmos_0[1,1]/nfet$1_0/a_30_660#" "via_dev$4_0/m2_0_0#" -342.61 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -40000 -1200 -22000 -640 0 0 0 0
merge "via_dev$4_0/m2_0_0#" "in_p"
merge "in_p" "m2_n814_1548#"
merge "unit_nmos_0[1,2]/nfet$1_0/a_30_660#" "via_dev$4_1/m2_0_0#" -348.643 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -40000 -1200 -22000 -640 0 0 0 0
merge "via_dev$4_1/m2_0_0#" "in_n"
merge "in_n" "m2_198_1548#"
merge "unit_nmos_0[0,2]/nfet$1_0/a_94_0#" "unit_nmos_0[1,2]/nfet$1_0/a_n84_0#" -1051.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -401060 -6286 -96800 -1760 0 0 0 0
merge "unit_nmos_0[1,2]/nfet$1_0/a_n84_0#" "unit_nmos_0[0,1]/nfet$1_0/a_94_0#"
merge "unit_nmos_0[0,1]/nfet$1_0/a_94_0#" "unit_nmos_0[1,1]/nfet$1_0/a_n84_0#"
merge "unit_nmos_0[1,1]/nfet$1_0/a_n84_0#" "via_dev$5_2/m2_0_0#"
merge "via_dev$5_2/m2_0_0#" "m2_n565_950#"
merge "m2_n565_950#" "via_dev$5_0/m2_0_0#"
merge "via_dev$5_0/m2_0_0#" "m3_n110_330#"
merge "m3_n110_330#" "m2_n355_330#"
cap "unit_nmos_0[0:0,0:3]/nfet$1_0/a_30_660#" "unit_nmos_0[1:1,0:3]/nfet$1_0/a_30_660#" 39.9718
cap "unit_nmos_0[1:1,0:3]/nfet$1_0/a_n84_0#" "unit_nmos_0[0:0,0:3]/nfet$1_0/a_94_0#" 25.2347
cap "unit_nmos_0[0:0,0:3]/a_n413_0#" "unit_nmos_0[0:0,0:3]/m1_300_n100#" 1.42109e-14
cap "unit_nmos_0[0:0,0:3]/nfet$1_0/a_30_660#" "unit_nmos_0[1:1,0:3]/nfet$1_0/a_n84_0#" 74.6235
cap "unit_nmos_0[1:1,0:3]/nfet$1_0/a_n84_0#" "unit_nmos_0[0:0,0:3]/nfet$1_0/a_n84_0#" 21.3777
cap "unit_nmos_0[0:0,0:3]/a_n413_0#" "unit_nmos_0[1:1,0:3]/nfet$1_0/a_n84_0#" 1.1567
cap "unit_nmos_0[0:0,0:3]/a_n413_0#" "unit_nmos_0[0:0,0:3]/nfet$1_0/a_94_0#" 0.434168
cap "unit_nmos_0[0:0,0:3]/a_n413_0#" "unit_nmos_0[0:0,0:3]/m1_n400_n100#" 7.10543e-15
cap "unit_nmos_0[0:0,0:3]/a_n413_0#" "unit_nmos_0[0:0,0:3]/nfet$1_0/a_n84_0#" 0.0735289
cap "unit_nmos_0[0:0,0:3]/nfet$1_0/a_30_660#" "unit_nmos_0[1:1,0:3]/nfet$1_0/a_94_0#" 23.9893
cap "unit_nmos_0[0:0,0:2]/a_n413_0#" "unit_nmos_0[0:0,0:2]/m1_300_n100#" 7.10543e-15
cap "unit_nmos_0[0:1,0:2]/nfet$1_0/a_30_660#" "unit_nmos_0[0:1,1:3]/nfet$1_0/a_30_660#" 15.2102
cap "unit_nmos_0[0:1,1:3]/nfet$1_0/a_94_0#" "unit_nmos_0[0:1,0:2]/a_163_0#" 0.87478
cap "unit_nmos_0[0:1,0:2]/nfet$1_0/a_n84_0#" "unit_nmos_0[0:1,1:3]/nfet$1_0/a_n84_0#" 46.315
cap "unit_nmos_0[0:1,1:3]/m1_n400_n100#" "unit_nmos_0[0:1,0:2]/a_163_0#" -6.79791
cap "unit_nmos_0[0:1,0:2]/a_163_0#" "unit_nmos_0[0:1,0:2]/nfet$1_0/a_94_0#" 0.663491
cap "unit_nmos_0[0:1,0:2]/a_163_0#" "unit_nmos_0[0:1,1:3]/nfet$1_0/a_n84_0#" 0.87478
cap "unit_nmos_0[0:1,0:2]/nfet$1_0/a_n84_0#" "unit_nmos_0[0:1,0:2]/a_163_0#" 0.663491
cap "unit_nmos_0[0:1,1:3]/nfet$1_0/a_94_0#" "unit_nmos_0[0:1,0:2]/nfet$1_0/a_94_0#" 46.315
cap "unit_nmos_0[0:1,0:1]/nfet$1_0/a_94_0#" "unit_nmos_0[0:1,0:1]/a_163_0#" 0.6931
cap "unit_nmos_0[0:1,0:1]/nfet$1_0/a_30_660#" "unit_nmos_0[0:1,2:3]/m1_n400_n100#" 0.537412
cap "unit_nmos_0[0:1,0:1]/nfet$1_0/a_n84_0#" "unit_nmos_0[0:1,2:3]/m1_n400_n100#" 0.871775
cap "unit_nmos_0[0:1,2:3]/nfet$1_0/a_n84_0#" "unit_nmos_0[0:1,0:1]/nfet$1_0/a_n84_0#" 11.1518
cap "unit_nmos_0[0:1,2:3]/nfet$1_0/a_94_0#" "unit_nmos_0[0:1,0:1]/a_163_0#" 0.785987
cap "unit_nmos_0[0:1,0:1]/a_163_0#" "unit_nmos_0[0:1,2:3]/nfet$1_0/a_n84_0#" 0.785987
cap "unit_nmos_0[0:1,0:1]/a_163_0#" "unit_nmos_0[0:1,2:3]/m1_n400_n100#" 0.907711
cap "unit_nmos_0[0:1,0:1]/a_163_0#" "unit_nmos_0[0:1,0:1]/nfet$1_0/a_n84_0#" 0.6931
cap "unit_nmos_0[0:1,0:1]/m1_300_n100#" "unit_nmos_0[0:1,2:3]/nfet$1_0/a_30_660#" 0.541004
cap "unit_nmos_0[0:1,0:1]/m1_300_n100#" "unit_nmos_0[0:1,2:3]/nfet$1_0/a_94_0#" 0.880325
cap "unit_nmos_0[0:1,0:1]/m1_300_n100#" "unit_nmos_0[0:1,2:3]/nfet$1_0/a_n84_0#" 0.880325
cap "unit_nmos_0[0:1,0:1]/m1_300_n100#" "unit_nmos_0[0:1,2:3]/m1_n400_n100#" 61.798
cap "unit_nmos_0[0:1,2:3]/nfet$1_0/a_94_0#" "unit_nmos_0[0:1,0:1]/nfet$1_0/a_94_0#" 11.1518
cap "unit_nmos_0[0:1,0:1]/m1_300_n100#" "unit_nmos_0[0:1,0:1]/a_163_0#" 0.784677
cap "unit_nmos_0[0:1,0:1]/nfet$1_0/a_94_0#" "unit_nmos_0[0:1,2:3]/m1_n400_n100#" 0.871775
cap "unit_nmos_0[0:1,2:3]/nfet$1_0/a_30_660#" "unit_nmos_0[0:1,0:1]/nfet$1_0/a_30_660#" 5.93638
cap "unit_nmos_0[0:1,0:0]/nfet$1_0/a_94_0#" "unit_nmos_0[0:1,3:3]/m2_n266_330#" 6.33904
cap "unit_nmos_0[0:1,0:0]/nfet$1_0/a_94_0#" "unit_nmos_0[0:1,0:0]/a_163_0#" 0.280581
cap "unit_nmos_0[0:1,3:3]/nfet$1_0/a_n84_0#" "unit_nmos_0[0:1,0:0]/a_163_0#" 0.317738
cap "unit_nmos_0[0:1,3:3]/nfet$1_0/a_n84_0#" "unit_nmos_0[0:1,0:0]/nfet$1_0/a_n84_0#" 6.33904
cap "unit_nmos_0[0:1,3:3]/m1_n400_n100#" "unit_nmos_0[0:1,0:0]/m1_300_n100#" 28.2642
cap "unit_nmos_0[0:1,3:3]/via_dev$14_0/m1_0_0#" "unit_nmos_0[0:1,0:0]/m1_300_n100#" 0.0532341
cap "unit_nmos_0[0:1,3:3]/m1_n400_n100#" "unit_nmos_0[0:1,0:0]/nfet$1_0/a_30_660#" 0.0572808
cap "unit_nmos_0[0:1,3:3]/nfet$1_0/a_n84_0#" "unit_nmos_0[0:1,0:0]/m1_300_n100#" 0.253217
cap "unit_nmos_0[0:1,3:3]/m1_n400_n100#" "unit_nmos_0[0:1,0:0]/nfet$1_0/a_94_0#" 0.251873
cap "unit_nmos_0[0:1,0:0]/a_163_0#" "unit_nmos_0[0:1,3:3]/m2_n266_330#" 0.317738
cap "unit_nmos_0[0:1,0:0]/a_163_0#" "unit_nmos_0[0:1,0:0]/nfet$1_0/a_n84_0#" 0.280581
cap "unit_nmos_0[0:1,0:0]/m1_300_n100#" "unit_nmos_0[0:1,3:3]/nfet$1_0/a_30_660#" 0.00993098
cap "unit_nmos_0[0:1,0:0]/m1_300_n100#" "unit_nmos_0[0:1,3:3]/m2_n266_330#" 0.253217
cap "unit_nmos_0[0:1,0:0]/m1_300_n100#" "unit_nmos_0[0:1,0:0]/a_163_0#" 0.205499
cap "unit_nmos_0[0:1,3:3]/m1_n400_n100#" "unit_nmos_0[0:1,3:3]/m2_n266_330#" -3.55271e-15
cap "unit_nmos_0[0:1,3:3]/m1_n400_n100#" "unit_nmos_0[0:1,0:0]/a_163_0#" 0.237459
cap "unit_nmos_0[0:1,3:3]/m1_n400_n100#" "unit_nmos_0[0:1,0:0]/nfet$1_0/a_n84_0#" 0.251873
cap "unit_nmos_0[1:1,0:2]/a_n413_0#" "unit_nmos_0[0:0,1:3]/m1_n400_n100#" 7.10543e-15
cap "unit_pmos_0[1:1,3:3]/w_n495_n150#" "unit_pmos_0[0:0,0:0]/m1_311_n100#" 0.400948
cap "unit_pmos_0[0:0,0:1]/m1_311_n100#" "unit_pmos_0[1:1,2:3]/w_n495_n150#" 2.28678
cap "unit_pmos_0[1:1,1:3]/w_n495_n150#" "unit_pmos_0[0:0,0:2]/m1_n389_n100#" 0.520481
cap "unit_pmos_0[1:1,1:3]/m1_n389_n100#" "unit_pmos_0[1:1,1:3]/w_n495_n150#" 10.7259
cap "unit_pmos_0[1:1,1:3]/w_n495_n150#" "unit_pmos_0[1:1,1:3]/pfet_0/a_254_0#" 9.36558
cap "unit_pmos_0[1:1,1:3]/w_n495_n150#" "unit_pmos_0[0:0,0:2]/pfet_0/a_94_0#" 4.59399
cap "unit_pmos_0[0:0,0:2]/pfet_0/a_254_0#" "unit_pmos_0[1:1,1:3]/w_n495_n150#" 2.69798
cap "unit_pmos_0[1:1,0:3]/w_n495_n150#" "unit_pmos_0[1:1,0:3]/pfet_0/a_254_0#" 11.0918
cap "unit_pmos_0[1:1,0:3]/w_n495_n150#" "unit_pmos_0[1:1,0:3]/m1_311_n100#" 10.1928
cap "unit_pmos_0[1:1,0:3]/pfet_0/a_254_0#" "unit_pmos_0[0:0,0:3]/pfet_0/a_94_0#" 25.3309
cap "unit_pmos_0[1:1,0:3]/w_n495_n150#" "unit_pmos_0[1:1,0:3]/m1_n389_n100#" 10.0596
cap "unit_pmos_0[1:1,0:3]/w_n495_n150#" "unit_pmos_0[0:0,0:3]/pfet_0/a_188_660#" 40.6945
cap "unit_pmos_0[1:1,0:3]/pfet_0/a_94_0#" "unit_pmos_0[0:0,0:3]/pfet_0/a_188_660#" 24.036
cap "unit_pmos_0[1:1,0:3]/w_n495_n150#" "unit_pmos_0[0:0,0:3]/pfet_0/a_254_0#" 5.3832
cap "unit_pmos_0[1:1,0:3]/pfet_0/a_188_660#" "unit_pmos_0[0:0,0:3]/pfet_0/a_188_660#" 40.5224
cap "unit_pmos_0[1:1,0:3]/w_n495_n150#" "unit_pmos_0[0:0,0:3]/pfet_0/a_94_0#" 4.99763
cap "unit_pmos_0[1:1,0:3]/pfet_0/a_254_0#" "unit_pmos_0[0:0,0:3]/pfet_0/a_188_660#" 74.693
cap "unit_pmos_0[1:1,0:3]/w_n495_n150#" "unit_pmos_0[1:1,0:3]/pfet_0/a_94_0#" 0.0465655
cap "unit_pmos_0[1:1,0:3]/pfet_0/a_188_660#" "unit_pmos_0[1:1,0:3]/w_n495_n150#" 1.33513
cap "unit_pmos_0[1:1,0:3]/pfet_0/a_254_0#" "unit_pmos_0[0:0,0:3]/pfet_0/a_254_0#" 22.2399
cap "unit_pmos_0[0:1,0:0]/pfet_0/a_94_0#" "unit_pmos_0[0:1,3:3]/m1_n389_n100#" 0.201687
cap "unit_pmos_0[0:1,0:0]/pfet_0/a_254_0#" "unit_pmos_0[0:1,3:3]/pfet_0/a_254_0#" 6.33904
cap "unit_pmos_0[0:1,0:0]/m1_311_n100#" "unit_pmos_0[0:1,3:3]/pfet_0/a_188_660#" 0.0446208
cap "unit_pmos_0[0:1,0:0]/pfet_0/a_188_660#" "unit_pmos_0[0:1,3:3]/m1_n389_n100#" 0.0418811
cap "unit_pmos_0[0:1,0:0]/w_n495_n150#" "unit_pmos_0[0:1,3:3]/pfet_0/a_94_0#" 0.986102
cap "unit_pmos_0[0:1,0:0]/w_n495_n150#" "unit_pmos_0[0:1,3:3]/pfet_0/a_254_0#" 0.986102
cap "unit_pmos_0[0:1,0:0]/pfet_0/a_254_0#" "unit_pmos_0[0:1,3:3]/w_n495_n150#" 0.918991
cap "unit_pmos_0[0:1,0:0]/m1_311_n100#" "unit_pmos_0[0:1,3:3]/pfet_0/a_94_0#" 0.202224
cap "unit_pmos_0[0:1,0:0]/m1_311_n100#" "unit_pmos_0[0:1,3:3]/pfet_0/a_254_0#" 0.202224
cap "unit_pmos_0[0:1,0:0]/pfet_0/a_94_0#" "unit_pmos_0[0:1,3:3]/pfet_0/a_94_0#" 6.33904
cap "unit_pmos_0[0:1,0:0]/pfet_0/a_254_0#" "unit_pmos_0[0:1,3:3]/m1_n389_n100#" 0.201687
cap "unit_pmos_0[0:1,0:0]/m1_311_n100#" "unit_pmos_0[0:1,3:3]/w_n495_n150#" 2.26405
cap "unit_pmos_0[0:1,0:0]/pfet_0/a_94_0#" "unit_pmos_0[0:1,3:3]/w_n495_n150#" 0.918991
cap "unit_pmos_0[0:1,0:0]/w_n495_n150#" "unit_pmos_0[0:1,3:3]/m1_n389_n100#" 2.45192
cap "unit_pmos_0[0:1,0:0]/m1_311_n100#" "unit_pmos_0[0:1,3:3]/m1_n389_n100#" 27.8327
cap "unit_pmos_0[0:1,3:3]/w_n495_n150#" "unit_pmos_0[0:1,0:0]/pfet_0/a_188_660#" 0.403032
cap "unit_pmos_0[0:1,0:0]/w_n495_n150#" "unit_pmos_0[0:1,3:3]/pfet_0/a_188_660#" 0.438713
cap "unit_pmos_0[0:1,0:1]/m1_311_n100#" "unit_pmos_0[0:1,2:3]/w_n495_n150#" 8.938
cap "unit_pmos_0[0:1,0:1]/w_n495_n150#" "unit_pmos_0[0:1,2:3]/pfet_0/a_254_0#" 2.58186
cap "unit_pmos_0[0:1,2:3]/m1_n389_n100#" "unit_pmos_0[0:1,0:1]/m1_311_n100#" 59.7718
cap "unit_pmos_0[0:1,2:3]/pfet_0/a_188_660#" "unit_pmos_0[0:1,0:1]/m1_311_n100#" 0.436074
cap "unit_pmos_0[0:1,0:1]/pfet_0/a_254_0#" "unit_pmos_0[0:1,2:3]/pfet_0/a_254_0#" 11.1518
cap "unit_pmos_0[0:1,2:3]/w_n495_n150#" "unit_pmos_0[0:1,0:1]/pfet_0/a_94_0#" 2.39937
cap "unit_pmos_0[0:1,0:1]/m1_311_n100#" "unit_pmos_0[0:1,2:3]/pfet_0/a_94_0#" 0.701617
cap "unit_pmos_0[0:1,2:3]/m1_n389_n100#" "unit_pmos_0[0:1,0:1]/pfet_0/a_94_0#" 0.698205
cap "unit_pmos_0[0:1,0:1]/m1_311_n100#" "unit_pmos_0[0:1,2:3]/pfet_0/a_254_0#" 0.701617
cap "unit_pmos_0[0:1,0:1]/w_n495_n150#" "unit_pmos_0[0:1,2:3]/m1_n389_n100#" 9.72848
cap "unit_pmos_0[0:1,2:3]/pfet_0/a_94_0#" "unit_pmos_0[0:1,0:1]/pfet_0/a_94_0#" 11.1518
cap "unit_pmos_0[0:1,0:1]/pfet_0/a_188_660#" "unit_pmos_0[0:1,2:3]/w_n495_n150#" 2.6044
cap "unit_pmos_0[0:1,0:1]/w_n495_n150#" "unit_pmos_0[0:1,2:3]/pfet_0/a_188_660#" 2.71871
cap "unit_pmos_0[0:1,2:3]/m1_n389_n100#" "unit_pmos_0[0:1,0:1]/pfet_0/a_188_660#" 0.434242
cap "unit_pmos_0[0:1,0:1]/pfet_0/a_254_0#" "unit_pmos_0[0:1,2:3]/w_n495_n150#" 2.39937
cap "unit_pmos_0[0:1,2:3]/m1_n389_n100#" "unit_pmos_0[0:1,0:1]/pfet_0/a_254_0#" 0.698205
cap "unit_pmos_0[0:1,0:1]/w_n495_n150#" "unit_pmos_0[0:1,2:3]/pfet_0/a_94_0#" 2.58186
cap "unit_pmos_0[0:1,2:3]/pfet_0/a_188_660#" "unit_pmos_0[0:1,0:1]/pfet_0/a_188_660#" 5.97718
cap "unit_pmos_0[0:1,0:2]/pfet_0/a_94_0#" "unit_pmos_0[0:1,1:3]/w_n495_n150#" -2.07988
cap "unit_pmos_0[0:1,1:3]/pfet_0/a_94_0#" "unit_pmos_0[0:1,1:3]/w_n495_n150#" -1.72905
cap "unit_pmos_0[0:1,0:2]/pfet_0/a_254_0#" "unit_pmos_0[0:1,1:3]/w_n495_n150#" -2.07988
cap "unit_pmos_0[0:1,0:2]/pfet_0/a_254_0#" "unit_pmos_0[0:1,1:3]/pfet_0/a_254_0#" 46.315
cap "unit_pmos_0[0:1,0:2]/pfet_0/a_188_660#" "unit_pmos_0[0:1,1:3]/w_n495_n150#" 1.75643
cap "unit_pmos_0[0:1,0:2]/pfet_0/a_94_0#" "unit_pmos_0[0:1,1:3]/pfet_0/a_94_0#" 46.315
cap "unit_pmos_0[0:1,1:3]/w_n495_n150#" "unit_pmos_0[0:1,1:3]/pfet_0/a_254_0#" -1.72905
cap "unit_pmos_0[0:1,0:2]/m1_311_n100#" "unit_pmos_0[0:1,1:3]/w_n495_n150#" -120.781
cap "unit_pmos_0[0:1,1:3]/pfet_0/a_188_660#" "unit_pmos_0[0:1,0:2]/pfet_0/a_188_660#" 15.3244
cap "unit_pmos_0[0:1,1:3]/pfet_0/a_188_660#" "unit_pmos_0[0:1,1:3]/w_n495_n150#" 2.06128
cap "unit_pmos_0[1:1,0:0]/w_n495_n150#" "unit_pmos_0[0:0,3:3]/m1_n389_n100#" 0.411787
cap "unit_pmos_0[0:0,2:3]/m1_n389_n100#" "unit_pmos_0[1:1,0:1]/w_n495_n150#" 2.32513
cap "unit_pmos_0[0:0,1:3]/w_n495_n150#" "unit_pmos_0[1:1,0:2]/pfet_0/a_254_0#" 7.7512
cap "unit_pmos_0[0:0,1:3]/pfet_0/a_254_0#" "unit_pmos_0[0:0,1:3]/w_n495_n150#" 3.56032
cap "unit_pmos_0[0:0,1:3]/w_n495_n150#" "unit_pmos_0[1:1,0:2]/m1_311_n100#" 10.837
cap "unit_pmos_0[0:0,1:3]/pfet_0/a_94_0#" "unit_pmos_0[0:0,1:3]/w_n495_n150#" 5.37263
cap "unit_pmos_0[0:0,1:3]/m1_311_n100#" "unit_pmos_0[0:0,1:3]/w_n495_n150#" 0.565979
merge "unit_pmos_0[1,2]/VSUBS" "unit_pmos_0[1,1]/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "unit_pmos_0[1,1]/VSUBS" "unit_pmos_0[1,0]/VSUBS"
merge "unit_pmos_0[1,0]/VSUBS" "unit_pmos_0[0,3]/VSUBS"
merge "unit_pmos_0[0,3]/VSUBS" "unit_pmos_0[0,2]/VSUBS"
merge "unit_pmos_0[0,2]/VSUBS" "unit_pmos_0[0,1]/VSUBS"
merge "unit_pmos_0[0,1]/VSUBS" "unit_pmos_0[0,0]/VSUBS"
merge "unit_pmos_0[0,0]/VSUBS" "unit_nmos_0[0,3]/a_n413_0#"
merge "unit_nmos_0[0,3]/a_n413_0#" "unit_nmos_0[0,2]/a_n413_0#"
merge "unit_nmos_0[0,2]/a_n413_0#" "unit_nmos_0[0,1]/a_n413_0#"
merge "unit_nmos_0[0,1]/a_n413_0#" "unit_nmos_0[1,3]/a_n413_0#"
merge "unit_nmos_0[1,3]/a_n413_0#" "unit_nmos_0[1,2]/a_n413_0#"
merge "unit_nmos_0[1,2]/a_n413_0#" "unit_nmos_0[1,1]/a_n413_0#"
merge "unit_nmos_0[1,1]/a_n413_0#" "unit_nmos_0[1,0]/a_n413_0#"
merge "unit_nmos_0[1,0]/a_n413_0#" "a_n1800_n360#"
merge "unit_pmos_0[0:0,0:2]/m1_311_n100#" "unit_pmos_0[1:1,1:3]/m1_n389_n100#" -42.2707 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -160 0 0 0 0 0 0 0 0
merge "unit_pmos_0[0:0,0:3]/m1_n389_n100#" "unit_pmos_0[1:1,0:3]/m1_n389_n100#" -41.6044 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -160 0 0 0 0 0 0 0 0
merge "unit_pmos_0[0:1,0:2]/w_n495_n150#" "unit_pmos_0[0:1,1:3]/w_n495_n150#" -810 -270000 -2400 0 0 -76800 -1456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "unit_pmos_0[0:0,0:2]/w_n495_n150#" "unit_pmos_0[1:1,1:3]/w_n495_n150#" 0 0 -600 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "unit_nmos_0[1:1,1:3]/m1_n400_n100#" "unit_nmos_0[0:0,0:2]/m1_300_n100#" -39.431 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0
merge "unit_pmos_0[0:0,0:3]/m1_311_n100#" "unit_pmos_0[1:1,0:3]/m1_311_n100#" -41.7376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -160 0 0 0 0 0 0 0 0
merge "unit_pmos_0[1:1,0:2]/w_n495_n150#" "unit_pmos_0[0:0,1:3]/w_n495_n150#" 0 0 -600 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "unit_pmos_0[0:1,0:2]/m1_311_n100#" "unit_pmos_0[0:1,1:3]/m1_n389_n100#" -321.368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -72000 -1960 0 0 0 0 0 0 0 0
merge "unit_pmos_0[0:0,0:3]/w_n495_n150#" "unit_pmos_0[1:1,0:3]/w_n495_n150#" 0 0 -2000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "unit_nmos_0[1:1,0:3]/m1_n400_n100#" "unit_nmos_0[0:0,0:3]/m1_n400_n100#" -39.431 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0
merge "unit_nmos_0[1:1,0:3]/m1_300_n100#" "unit_nmos_0[0:0,0:3]/m1_300_n100#" -39.431 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0
merge "unit_pmos_0[1:1,0:2]/m1_311_n100#" "unit_pmos_0[0:0,1:3]/m1_n389_n100#" -42.3818 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -160 0 0 0 0 0 0 0 0
merge "unit_nmos_0[0:1,1:3]/m1_n400_n100#" "unit_nmos_0[0:1,0:2]/m1_300_n100#" -454.069 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -90000 -2000 0 0 0 0 0 0 0 0
merge "unit_nmos_0[0:1,1:3]/a_n413_0#" "unit_nmos_0[0:1,0:2]/a_163_0#" 0 0 0 0 0 0 0 -76800 -1456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "unit_nmos_0[0:0,1:3]/m1_n400_n100#" "unit_nmos_0[1:1,0:2]/m1_300_n100#" -39.431 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200 0 0 0 0 0 0 0 0
