$date
	Sat Aug 10 22:20:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module eightBitShiftRegisterTestBench $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ reset $end
$scope module tb $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 8 % data_out [7:0] $end
$var wire 1 $ reset $end
$var reg 8 & shift_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
1$
x#
0"
bx !
$end
#10
1"
#20
0"
0#
#30
bx0 !
bx0 %
bx0 &
1"
#40
0"
1#
#50
bx01 !
bx01 %
bx01 &
1"
#60
0"
0#
#70
bx010 !
bx010 %
bx010 &
1"
#80
0"
1#
#90
bx0101 !
bx0101 %
bx0101 &
1"
#100
0"
#110
bx01011 !
bx01011 %
bx01011 &
1"
#120
0"
0#
#130
bx010110 !
bx010110 %
bx010110 &
1"
#140
0"
#150
bx0101100 !
bx0101100 %
bx0101100 &
1"
#160
0"
1#
#170
b1011001 !
b1011001 %
b1011001 &
1"
#180
0"
#190
b10110011 !
b10110011 %
b10110011 &
1"
#200
bx !
bx %
bx &
0"
0$
#210
1"
#220
0"
1$
#230
bx1 !
bx1 %
bx1 &
1"
#240
0"
0#
#250
bx10 !
bx10 %
bx10 &
1"
#260
0"
#270
bx100 !
bx100 %
bx100 &
1"
#280
0"
1#
#290
bx1001 !
bx1001 %
bx1001 &
1"
#300
0"
0#
#310
bx10010 !
bx10010 %
bx10010 &
1"
#320
0"
1#
#330
bx100101 !
bx100101 %
bx100101 &
1"
#340
0"
#350
bx1001011 !
bx1001011 %
bx1001011 &
1"
#360
0"
0#
#370
b10010110 !
b10010110 %
b10010110 &
1"
#380
0"
#390
b101100 !
b101100 %
b101100 &
1"
#400
0"
1#
#410
b1011001 !
b1011001 %
b1011001 &
1"
#420
0"
0#
#430
b10110010 !
b10110010 %
b10110010 &
1"
#440
0"
#450
b1100100 !
b1100100 %
b1100100 &
1"
#460
0"
#470
b11001000 !
b11001000 %
b11001000 &
1"
#480
0"
#490
b10010000 !
b10010000 %
b10010000 &
1"
#500
0"
1#
#510
b100001 !
b100001 %
b100001 &
1"
#520
0"
