<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Test: ADC_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Test
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">OurEDA B1S Projext</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_a_d_c___type_def.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">成员变量</a>  </div>
  <div class="headertitle">
<div class="title">ADC_TypeDef结构体 参考<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h750xx.html">Stm32h750xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;stm32h750xx.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
成员变量</h2></td></tr>
<tr class="memitem:add06351bbb4cf771125247d62b145d75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75">ISR</a></td></tr>
<tr class="separator:add06351bbb4cf771125247d62b145d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d24b9deed83e90a2ff96c95ba94934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934">IER</a></td></tr>
<tr class="separator:a78d24b9deed83e90a2ff96c95ba94934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6126350919b341bfb13c0b24b30dc22a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a6126350919b341bfb13c0b24b30dc22a">CR</a></td></tr>
<tr class="separator:a6126350919b341bfb13c0b24b30dc22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a83116e2176d7197fc4b7d0eb08609"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a40a83116e2176d7197fc4b7d0eb08609">CFGR</a></td></tr>
<tr class="separator:a40a83116e2176d7197fc4b7d0eb08609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4c0d337b0e546e549678b77ea63246"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a0a4c0d337b0e546e549678b77ea63246">CFGR2</a></td></tr>
<tr class="separator:a0a4c0d337b0e546e549678b77ea63246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73009a8122fcc628f467a4e997109347"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a73009a8122fcc628f467a4e997109347">SMPR1</a></td></tr>
<tr class="separator:a73009a8122fcc628f467a4e997109347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e68fe36c4c8fbbac294b5496ccf7130"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a9e68fe36c4c8fbbac294b5496ccf7130">SMPR2</a></td></tr>
<tr class="separator:a9e68fe36c4c8fbbac294b5496ccf7130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbdc4567a740bd74ee52aa6ee0cd87d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#aecbdc4567a740bd74ee52aa6ee0cd87d">PCSEL</a></td></tr>
<tr class="separator:aecbdc4567a740bd74ee52aa6ee0cd87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d96e593628ce1a37370986b850a013"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a67d96e593628ce1a37370986b850a013">LTR1</a></td></tr>
<tr class="separator:a67d96e593628ce1a37370986b850a013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78c40e6dc1c536ca876717e2bb3ee54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ae78c40e6dc1c536ca876717e2bb3ee54">HTR1</a></td></tr>
<tr class="separator:ae78c40e6dc1c536ca876717e2bb3ee54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d49ecc780f3fd305613ecf4f817f80"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a54d49ecc780f3fd305613ecf4f817f80">RESERVED1</a></td></tr>
<tr class="separator:a54d49ecc780f3fd305613ecf4f817f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30aca300e6a05f1afa16406770c0dd52"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a30aca300e6a05f1afa16406770c0dd52">RESERVED2</a></td></tr>
<tr class="separator:a30aca300e6a05f1afa16406770c0dd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0185aa54962ba987f192154fb7a2d673"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a0185aa54962ba987f192154fb7a2d673">SQR1</a></td></tr>
<tr class="separator:a0185aa54962ba987f192154fb7a2d673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6e55e6c667042e5a46a76518b73d5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a6b6e55e6c667042e5a46a76518b73d5a">SQR2</a></td></tr>
<tr class="separator:a6b6e55e6c667042e5a46a76518b73d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dbdba74c4d3559157392109af68fc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a51dbdba74c4d3559157392109af68fc6">SQR3</a></td></tr>
<tr class="separator:a51dbdba74c4d3559157392109af68fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab66c9816c1ca151a6ec728ec55655264"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ab66c9816c1ca151a6ec728ec55655264">SQR4</a></td></tr>
<tr class="separator:ab66c9816c1ca151a6ec728ec55655264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84114accead82bd11a0e12a429cdfed9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a84114accead82bd11a0e12a429cdfed9">DR</a></td></tr>
<tr class="separator:a84114accead82bd11a0e12a429cdfed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ffd02fea1594fdd917132e217e466a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ad4ffd02fea1594fdd917132e217e466a">RESERVED3</a></td></tr>
<tr class="separator:ad4ffd02fea1594fdd917132e217e466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09db4799beea24a29003049cd0c37c0f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a09db4799beea24a29003049cd0c37c0f">RESERVED4</a></td></tr>
<tr class="separator:a09db4799beea24a29003049cd0c37c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5438a76a93ac1bd2526e92ef298dc193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a5438a76a93ac1bd2526e92ef298dc193">JSQR</a></td></tr>
<tr class="separator:a5438a76a93ac1bd2526e92ef298dc193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a493d06dfdd25a614290df54467a78348"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a493d06dfdd25a614290df54467a78348">RESERVED5</a> [4]</td></tr>
<tr class="separator:a493d06dfdd25a614290df54467a78348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97988c41c381690e8a38fec8d2d24ca5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a97988c41c381690e8a38fec8d2d24ca5">OFR1</a></td></tr>
<tr class="separator:a97988c41c381690e8a38fec8d2d24ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae446fdae782b6dd059e348fc877681a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ae446fdae782b6dd059e348fc877681a6">OFR2</a></td></tr>
<tr class="separator:ae446fdae782b6dd059e348fc877681a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23083f97baee16e0002366547c8cb5ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a23083f97baee16e0002366547c8cb5ea">OFR3</a></td></tr>
<tr class="separator:a23083f97baee16e0002366547c8cb5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232fcdf46374a9c267c2a6533a777fac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a232fcdf46374a9c267c2a6533a777fac">OFR4</a></td></tr>
<tr class="separator:a232fcdf46374a9c267c2a6533a777fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e899f86a7e3c7af30d561c59673812"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a88e899f86a7e3c7af30d561c59673812">RESERVED6</a> [4]</td></tr>
<tr class="separator:a88e899f86a7e3c7af30d561c59673812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b0a79a9e4a9d5b0a24d7285cf55bdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">JDR1</a></td></tr>
<tr class="separator:ab4b0a79a9e4a9d5b0a24d7285cf55bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898b87cab4f099bcca981cc4c9318b51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a898b87cab4f099bcca981cc4c9318b51">JDR2</a></td></tr>
<tr class="separator:a898b87cab4f099bcca981cc4c9318b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40999cd0a255ef62b2340e2726695063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a40999cd0a255ef62b2340e2726695063">JDR3</a></td></tr>
<tr class="separator:a40999cd0a255ef62b2340e2726695063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae6e9d688b16ef350878998f5e21c0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#abae6e9d688b16ef350878998f5e21c0b">JDR4</a></td></tr>
<tr class="separator:abae6e9d688b16ef350878998f5e21c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc7bf8bf72fa68fa6fe17e3f70ed892"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a5bc7bf8bf72fa68fa6fe17e3f70ed892">RESERVED7</a> [4]</td></tr>
<tr class="separator:a5bc7bf8bf72fa68fa6fe17e3f70ed892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a34c693903ef6ac7326ed02582fdcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a02a34c693903ef6ac7326ed02582fdcf">AWD2CR</a></td></tr>
<tr class="separator:a02a34c693903ef6ac7326ed02582fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be9b42a9cf52d1b6776c2cfa439592f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a3be9b42a9cf52d1b6776c2cfa439592f">AWD3CR</a></td></tr>
<tr class="separator:a3be9b42a9cf52d1b6776c2cfa439592f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba5631f55ff82a9a375d4b0e6b63467"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a0ba5631f55ff82a9a375d4b0e6b63467">RESERVED8</a></td></tr>
<tr class="separator:a0ba5631f55ff82a9a375d4b0e6b63467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35454801a099515a661b1fee41e4736b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a35454801a099515a661b1fee41e4736b">RESERVED9</a></td></tr>
<tr class="separator:a35454801a099515a661b1fee41e4736b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae901120335b4c4055bea0efa344587"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#aeae901120335b4c4055bea0efa344587">LTR2</a></td></tr>
<tr class="separator:aeae901120335b4c4055bea0efa344587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd585e999826e202973988865bb4d7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#afdd585e999826e202973988865bb4d7c">HTR2</a></td></tr>
<tr class="separator:afdd585e999826e202973988865bb4d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb65ed7e5ceabdd802f2ee0d20273597"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#aeb65ed7e5ceabdd802f2ee0d20273597">LTR3</a></td></tr>
<tr class="separator:aeb65ed7e5ceabdd802f2ee0d20273597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61f8fe64d9e8a4bc6f2bf2be1f6cf17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#ad61f8fe64d9e8a4bc6f2bf2be1f6cf17">HTR3</a></td></tr>
<tr class="separator:ad61f8fe64d9e8a4bc6f2bf2be1f6cf17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c97f0e1681230af109fddac27de9271"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a6c97f0e1681230af109fddac27de9271">DIFSEL</a></td></tr>
<tr class="separator:a6c97f0e1681230af109fddac27de9271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685111833b5ed05fa8199fcac1f404b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a685111833b5ed05fa8199fcac1f404b6">CALFACT</a></td></tr>
<tr class="separator:a685111833b5ed05fa8199fcac1f404b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5be01e4f26d1a8040ba6cef64ec7e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html#a7f5be01e4f26d1a8040ba6cef64ec7e9">CALFACT2</a></td></tr>
<tr class="separator:a7f5be01e4f26d1a8040ba6cef64ec7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">结构体成员变量说明</h2>
<a id="add06351bbb4cf771125247d62b145d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add06351bbb4cf771125247d62b145d75">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Interrupt and Status Register, Address offset: 0x00 </p>

</div>
</div>
<a id="a78d24b9deed83e90a2ff96c95ba94934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d24b9deed83e90a2ff96c95ba94934">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Interrupt Enable Register, Address offset: 0x04 </p>

</div>
</div>
<a id="a6126350919b341bfb13c0b24b30dc22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6126350919b341bfb13c0b24b30dc22a">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC control register, Address offset: 0x08 </p>

</div>
</div>
<a id="a40a83116e2176d7197fc4b7d0eb08609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a83116e2176d7197fc4b7d0eb08609">&#9670;&nbsp;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration register, Address offset: 0x0C </p>

</div>
</div>
<a id="a0a4c0d337b0e546e549678b77ea63246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4c0d337b0e546e549678b77ea63246">&#9670;&nbsp;</a></span>CFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration register 2, Address offset: 0x10 </p>

</div>
</div>
<a id="a73009a8122fcc628f467a4e997109347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73009a8122fcc628f467a4e997109347">&#9670;&nbsp;</a></span>SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SMPR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sample time register 1, Address offset: 0x14 </p>

</div>
</div>
<a id="a9e68fe36c4c8fbbac294b5496ccf7130"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e68fe36c4c8fbbac294b5496ccf7130">&#9670;&nbsp;</a></span>SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SMPR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC sample time register 2, Address offset: 0x18 </p>

</div>
</div>
<a id="aecbdc4567a740bd74ee52aa6ee0cd87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbdc4567a740bd74ee52aa6ee0cd87d">&#9670;&nbsp;</a></span>PCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::PCSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC pre-channel selection, Address offset: 0x1C </p>

</div>
</div>
<a id="a67d96e593628ce1a37370986b850a013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d96e593628ce1a37370986b850a013">&#9670;&nbsp;</a></span>LTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::LTR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog Lower threshold register 1, Address offset: 0x20 </p>

</div>
</div>
<a id="ae78c40e6dc1c536ca876717e2bb3ee54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78c40e6dc1c536ca876717e2bb3ee54">&#9670;&nbsp;</a></span>HTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::HTR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog higher threshold register 1, Address offset: 0x24 </p>

</div>
</div>
<a id="a54d49ecc780f3fd305613ecf4f817f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d49ecc780f3fd305613ecf4f817f80">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x028 </p>

</div>
</div>
<a id="a30aca300e6a05f1afa16406770c0dd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30aca300e6a05f1afa16406770c0dd52">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x02C </p>

</div>
</div>
<a id="a0185aa54962ba987f192154fb7a2d673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0185aa54962ba987f192154fb7a2d673">&#9670;&nbsp;</a></span>SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 1, Address offset: 0x30 </p>

</div>
</div>
<a id="a6b6e55e6c667042e5a46a76518b73d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6e55e6c667042e5a46a76518b73d5a">&#9670;&nbsp;</a></span>SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 2, Address offset: 0x34 </p>

</div>
</div>
<a id="a51dbdba74c4d3559157392109af68fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51dbdba74c4d3559157392109af68fc6">&#9670;&nbsp;</a></span>SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 3, Address offset: 0x38 </p>

</div>
</div>
<a id="ab66c9816c1ca151a6ec728ec55655264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab66c9816c1ca151a6ec728ec55655264">&#9670;&nbsp;</a></span>SQR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::SQR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular sequence register 4, Address offset: 0x3C </p>

</div>
</div>
<a id="a84114accead82bd11a0e12a429cdfed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84114accead82bd11a0e12a429cdfed9">&#9670;&nbsp;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC regular data register, Address offset: 0x40 </p>

</div>
</div>
<a id="ad4ffd02fea1594fdd917132e217e466a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ffd02fea1594fdd917132e217e466a">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x044 </p>

</div>
</div>
<a id="a09db4799beea24a29003049cd0c37c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09db4799beea24a29003049cd0c37c0f">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x048 </p>

</div>
</div>
<a id="a5438a76a93ac1bd2526e92ef298dc193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5438a76a93ac1bd2526e92ef298dc193">&#9670;&nbsp;</a></span>JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JSQR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected sequence register, Address offset: 0x4C </p>

</div>
</div>
<a id="a493d06dfdd25a614290df54467a78348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a493d06dfdd25a614290df54467a78348">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x050 - 0x05C </p>

</div>
</div>
<a id="a97988c41c381690e8a38fec8d2d24ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97988c41c381690e8a38fec8d2d24ca5">&#9670;&nbsp;</a></span>OFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::OFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 1, Address offset: 0x60 </p>

</div>
</div>
<a id="ae446fdae782b6dd059e348fc877681a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae446fdae782b6dd059e348fc877681a6">&#9670;&nbsp;</a></span>OFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::OFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 2, Address offset: 0x64 </p>

</div>
</div>
<a id="a23083f97baee16e0002366547c8cb5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23083f97baee16e0002366547c8cb5ea">&#9670;&nbsp;</a></span>OFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::OFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 3, Address offset: 0x68 </p>

</div>
</div>
<a id="a232fcdf46374a9c267c2a6533a777fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a232fcdf46374a9c267c2a6533a777fac">&#9670;&nbsp;</a></span>OFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::OFR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC offset register 4, Address offset: 0x6C </p>

</div>
</div>
<a id="a88e899f86a7e3c7af30d561c59673812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88e899f86a7e3c7af30d561c59673812">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED6[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x070 - 0x07C </p>

</div>
</div>
<a id="ab4b0a79a9e4a9d5b0a24d7285cf55bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4b0a79a9e4a9d5b0a24d7285cf55bdc">&#9670;&nbsp;</a></span>JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 1, Address offset: 0x80 </p>

</div>
</div>
<a id="a898b87cab4f099bcca981cc4c9318b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a898b87cab4f099bcca981cc4c9318b51">&#9670;&nbsp;</a></span>JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 2, Address offset: 0x84 </p>

</div>
</div>
<a id="a40999cd0a255ef62b2340e2726695063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40999cd0a255ef62b2340e2726695063">&#9670;&nbsp;</a></span>JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 3, Address offset: 0x88 </p>

</div>
</div>
<a id="abae6e9d688b16ef350878998f5e21c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae6e9d688b16ef350878998f5e21c0b">&#9670;&nbsp;</a></span>JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::JDR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC injected data register 4, Address offset: 0x8C </p>

</div>
</div>
<a id="a5bc7bf8bf72fa68fa6fe17e3f70ed892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc7bf8bf72fa68fa6fe17e3f70ed892">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED7[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x090 - 0x09C </p>

</div>
</div>
<a id="a02a34c693903ef6ac7326ed02582fdcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a34c693903ef6ac7326ed02582fdcf">&#9670;&nbsp;</a></span>AWD2CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::AWD2CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Analog Watchdog 2 Configuration Register, Address offset: 0xA0 </p>

</div>
</div>
<a id="a3be9b42a9cf52d1b6776c2cfa439592f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be9b42a9cf52d1b6776c2cfa439592f">&#9670;&nbsp;</a></span>AWD3CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::AWD3CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Analog Watchdog 3 Configuration Register, Address offset: 0xA4 </p>

</div>
</div>
<a id="a0ba5631f55ff82a9a375d4b0e6b63467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba5631f55ff82a9a375d4b0e6b63467">&#9670;&nbsp;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0A8 </p>

</div>
</div>
<a id="a35454801a099515a661b1fee41e4736b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35454801a099515a661b1fee41e4736b">&#9670;&nbsp;</a></span>RESERVED9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADC_TypeDef::RESERVED9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x0AC </p>

</div>
</div>
<a id="aeae901120335b4c4055bea0efa344587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae901120335b4c4055bea0efa344587">&#9670;&nbsp;</a></span>LTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::LTR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog Lower threshold register 2, Address offset: 0xB0 </p>

</div>
</div>
<a id="afdd585e999826e202973988865bb4d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd585e999826e202973988865bb4d7c">&#9670;&nbsp;</a></span>HTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::HTR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog Higher threshold register 2, Address offset: 0xB4 </p>

</div>
</div>
<a id="aeb65ed7e5ceabdd802f2ee0d20273597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb65ed7e5ceabdd802f2ee0d20273597">&#9670;&nbsp;</a></span>LTR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::LTR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog Lower threshold register 3, Address offset: 0xB8 </p>

</div>
</div>
<a id="ad61f8fe64d9e8a4bc6f2bf2be1f6cf17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61f8fe64d9e8a4bc6f2bf2be1f6cf17">&#9670;&nbsp;</a></span>HTR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::HTR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC watchdog Higher threshold register 3, Address offset: 0xBC </p>

</div>
</div>
<a id="a6c97f0e1681230af109fddac27de9271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c97f0e1681230af109fddac27de9271">&#9670;&nbsp;</a></span>DIFSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::DIFSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Differential Mode Selection Register, Address offset: 0xC0 </p>

</div>
</div>
<a id="a685111833b5ed05fa8199fcac1f404b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a685111833b5ed05fa8199fcac1f404b6">&#9670;&nbsp;</a></span>CALFACT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CALFACT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Calibration Factors, Address offset: 0xC4 </p>

</div>
</div>
<a id="a7f5be01e4f26d1a8040ba6cef64ec7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5be01e4f26d1a8040ba6cef64ec7e9">&#9670;&nbsp;</a></span>CALFACT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_TypeDef::CALFACT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Linearity Calibration Factors, Address offset: 0xC8 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></li>
    <li class="footer">生成于 2022年 二月 12日 星期六 02:15:49 , 为 Test使用 
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
