<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>doCorner</ModuleName>
<InstancesList>
<Instance>
<InstName>FAST_t_opr_U0</InstName>
<ModuleName>FAST_t_opr</ModuleName>
<ID>318</ID>
<InstancesList>
<Instance>
<InstName>tmp_76_1_min_int_s_fu_581</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>581</ID>
</Instance>
<Instance>
<InstName>tmp_76_3_min_int_s_fu_587</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>587</ID>
</Instance>
<Instance>
<InstName>tmp_76_5_min_int_s_fu_593</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>593</ID>
</Instance>
<Instance>
<InstName>tmp_76_7_min_int_s_fu_599</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>599</ID>
</Instance>
<Instance>
<InstName>tmp_76_9_min_int_s_fu_605</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>605</ID>
</Instance>
<Instance>
<InstName>tmp_76_s_min_int_s_fu_611</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>611</ID>
</Instance>
<Instance>
<InstName>tmp_76_2_min_int_s_fu_617</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>617</ID>
</Instance>
<Instance>
<InstName>tmp_76_4_min_int_s_fu_623</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>623</ID>
</Instance>
<Instance>
<InstName>tmp_83_1_min_int_s_fu_629</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>629</ID>
</Instance>
<Instance>
<InstName>tmp_83_3_min_int_s_fu_635</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>635</ID>
</Instance>
<Instance>
<InstName>tmp_83_5_min_int_s_fu_641</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>641</ID>
</Instance>
<Instance>
<InstName>tmp_83_7_min_int_s_fu_647</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>647</ID>
</Instance>
<Instance>
<InstName>tmp_83_9_min_int_s_fu_653</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>653</ID>
</Instance>
<Instance>
<InstName>tmp_83_s_min_int_s_fu_659</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>659</ID>
</Instance>
<Instance>
<InstName>tmp_83_2_min_int_s_fu_665</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>665</ID>
</Instance>
<Instance>
<InstName>tmp_83_4_min_int_s_fu_671</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>671</ID>
</Instance>
<Instance>
<InstName>tmp_90_1_min_int_s_fu_677</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>677</ID>
</Instance>
<Instance>
<InstName>tmp_90_3_min_int_s_fu_683</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>683</ID>
</Instance>
<Instance>
<InstName>tmp_90_5_min_int_s_fu_689</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>689</ID>
</Instance>
<Instance>
<InstName>tmp_90_7_min_int_s_fu_695</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>695</ID>
</Instance>
<Instance>
<InstName>tmp_90_9_min_int_s_fu_701</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>701</ID>
</Instance>
<Instance>
<InstName>tmp_90_s_min_int_s_fu_707</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>707</ID>
</Instance>
<Instance>
<InstName>tmp_90_2_min_int_s_fu_713</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>713</ID>
</Instance>
<Instance>
<InstName>tmp_90_4_min_int_s_fu_719</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>719</ID>
</Instance>
<Instance>
<InstName>tmp_27_min_int_s_fu_725</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>725</ID>
</Instance>
<Instance>
<InstName>tmp_29_min_int_s_fu_731</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>731</ID>
</Instance>
<Instance>
<InstName>tmp_98_1_min_int_s_fu_737</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>737</ID>
</Instance>
<Instance>
<InstName>tmp_101_1_min_int_s_fu_743</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>743</ID>
</Instance>
<Instance>
<InstName>tmp_98_2_min_int_s_fu_749</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>749</ID>
</Instance>
<Instance>
<InstName>tmp_101_2_min_int_s_fu_755</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>755</ID>
</Instance>
<Instance>
<InstName>b0_min_int_s_fu_761</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>761</ID>
</Instance>
<Instance>
<InstName>b0_1_min_int_s_fu_768</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>768</ID>
</Instance>
<Instance>
<InstName>b0_s_min_int_s_fu_775</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>775</ID>
</Instance>
<Instance>
<InstName>b0_1_1_min_int_s_fu_782</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>782</ID>
</Instance>
<Instance>
<InstName>b0_2_min_int_s_fu_789</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>789</ID>
</Instance>
<Instance>
<InstName>tmp_98_3_min_int_s_fu_796</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>796</ID>
</Instance>
<Instance>
<InstName>tmp_101_3_min_int_s_fu_802</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>802</ID>
</Instance>
<Instance>
<InstName>tmp_98_4_min_int_s_fu_808</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>808</ID>
</Instance>
<Instance>
<InstName>tmp_101_4_min_int_s_fu_814</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>814</ID>
</Instance>
<Instance>
<InstName>tmp_98_5_min_int_s_fu_820</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>820</ID>
</Instance>
<Instance>
<InstName>tmp_101_5_min_int_s_fu_826</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>826</ID>
</Instance>
<Instance>
<InstName>b0_1_2_min_int_s_fu_832</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>832</ID>
</Instance>
<Instance>
<InstName>b0_3_min_int_s_fu_838</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>838</ID>
</Instance>
<Instance>
<InstName>b0_1_3_min_int_s_fu_845</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>845</ID>
</Instance>
<Instance>
<InstName>b0_4_min_int_s_fu_852</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>852</ID>
</Instance>
<Instance>
<InstName>b0_1_4_min_int_s_fu_859</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>859</ID>
</Instance>
<Instance>
<InstName>b0_5_min_int_s_fu_866</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>866</ID>
</Instance>
<Instance>
<InstName>tmp_98_6_min_int_s_fu_873</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>873</ID>
</Instance>
<Instance>
<InstName>tmp_101_6_min_int_s_fu_879</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>879</ID>
</Instance>
<Instance>
<InstName>tmp_98_7_min_int_s_fu_885</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>885</ID>
</Instance>
<Instance>
<InstName>tmp_101_7_min_int_s_fu_891</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>891</ID>
</Instance>
<Instance>
<InstName>b0_1_5_min_int_s_fu_897</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>897</ID>
</Instance>
<Instance>
<InstName>b0_6_min_int_s_fu_903</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>903</ID>
</Instance>
<Instance>
<InstName>b0_1_6_min_int_s_fu_910</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>910</ID>
</Instance>
<Instance>
<InstName>b0_7_min_int_s_fu_917</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>917</ID>
</Instance>
<Instance>
<InstName>b0_1_7_min_int_s_fu_924</InstName>
<ModuleName>min_int_s</ModuleName>
<ID>924</ID>
</Instance>
<Instance>
<InstName>tmp_78_1_max_int_s_fu_931</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>931</ID>
</Instance>
<Instance>
<InstName>tmp_78_3_max_int_s_fu_937</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>937</ID>
</Instance>
<Instance>
<InstName>tmp_78_5_max_int_s_fu_943</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>943</ID>
</Instance>
<Instance>
<InstName>tmp_78_7_max_int_s_fu_949</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>949</ID>
</Instance>
<Instance>
<InstName>tmp_78_9_max_int_s_fu_955</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>955</ID>
</Instance>
<Instance>
<InstName>tmp_78_s_max_int_s_fu_961</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>961</ID>
</Instance>
<Instance>
<InstName>tmp_78_2_max_int_s_fu_967</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>967</ID>
</Instance>
<Instance>
<InstName>tmp_78_4_max_int_s_fu_973</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>973</ID>
</Instance>
<Instance>
<InstName>tmp_85_1_max_int_s_fu_979</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>979</ID>
</Instance>
<Instance>
<InstName>tmp_85_3_max_int_s_fu_985</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>985</ID>
</Instance>
<Instance>
<InstName>tmp_85_5_max_int_s_fu_991</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>991</ID>
</Instance>
<Instance>
<InstName>tmp_85_7_max_int_s_fu_997</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>997</ID>
</Instance>
<Instance>
<InstName>tmp_85_9_max_int_s_fu_1003</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1003</ID>
</Instance>
<Instance>
<InstName>tmp_85_s_max_int_s_fu_1009</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1009</ID>
</Instance>
<Instance>
<InstName>tmp_85_2_max_int_s_fu_1015</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1015</ID>
</Instance>
<Instance>
<InstName>tmp_85_4_max_int_s_fu_1021</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1021</ID>
</Instance>
<Instance>
<InstName>tmp_92_1_max_int_s_fu_1027</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1027</ID>
</Instance>
<Instance>
<InstName>tmp_92_3_max_int_s_fu_1033</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1033</ID>
</Instance>
<Instance>
<InstName>tmp_92_5_max_int_s_fu_1039</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1039</ID>
</Instance>
<Instance>
<InstName>tmp_92_7_max_int_s_fu_1045</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1045</ID>
</Instance>
<Instance>
<InstName>tmp_92_9_max_int_s_fu_1051</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1051</ID>
</Instance>
<Instance>
<InstName>tmp_92_s_max_int_s_fu_1057</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1057</ID>
</Instance>
<Instance>
<InstName>tmp_92_2_max_int_s_fu_1063</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1063</ID>
</Instance>
<Instance>
<InstName>tmp_92_4_max_int_s_fu_1069</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1069</ID>
</Instance>
<Instance>
<InstName>a0_max_int_s_fu_1075</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1075</ID>
</Instance>
<Instance>
<InstName>a0_1_max_int_s_fu_1083</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1083</ID>
</Instance>
<Instance>
<InstName>a0_s_max_int_s_fu_1091</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1091</ID>
</Instance>
<Instance>
<InstName>a0_1_1_max_int_s_fu_1099</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1099</ID>
</Instance>
<Instance>
<InstName>a0_2_max_int_s_fu_1107</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1107</ID>
</Instance>
<Instance>
<InstName>tmp_30_max_int_s_fu_1115</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1115</ID>
</Instance>
<Instance>
<InstName>tmp_31_max_int_s_fu_1122</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1122</ID>
</Instance>
<Instance>
<InstName>tmp_106_1_max_int_s_fu_1129</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1129</ID>
</Instance>
<Instance>
<InstName>tmp_109_1_max_int_s_fu_1136</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1136</ID>
</Instance>
<Instance>
<InstName>tmp_106_2_max_int_s_fu_1143</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1143</ID>
</Instance>
<Instance>
<InstName>tmp_109_2_max_int_s_fu_1150</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1150</ID>
</Instance>
<Instance>
<InstName>a0_1_2_max_int_s_fu_1156</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1156</ID>
</Instance>
<Instance>
<InstName>a0_3_max_int_s_fu_1162</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1162</ID>
</Instance>
<Instance>
<InstName>a0_1_3_max_int_s_fu_1170</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1170</ID>
</Instance>
<Instance>
<InstName>a0_4_max_int_s_fu_1178</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1178</ID>
</Instance>
<Instance>
<InstName>a0_1_4_max_int_s_fu_1186</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1186</ID>
</Instance>
<Instance>
<InstName>a0_5_max_int_s_fu_1194</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1194</ID>
</Instance>
<Instance>
<InstName>tmp_106_3_max_int_s_fu_1202</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1202</ID>
</Instance>
<Instance>
<InstName>tmp_109_3_max_int_s_fu_1209</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1209</ID>
</Instance>
<Instance>
<InstName>tmp_106_4_max_int_s_fu_1216</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1216</ID>
</Instance>
<Instance>
<InstName>tmp_109_4_max_int_s_fu_1223</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1223</ID>
</Instance>
<Instance>
<InstName>tmp_106_5_max_int_s_fu_1230</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1230</ID>
</Instance>
<Instance>
<InstName>tmp_109_5_max_int_s_fu_1237</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1237</ID>
</Instance>
<Instance>
<InstName>a0_1_5_max_int_s_fu_1243</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1243</ID>
</Instance>
<Instance>
<InstName>a0_6_max_int_s_fu_1249</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1249</ID>
</Instance>
<Instance>
<InstName>a0_1_6_max_int_s_fu_1257</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1257</ID>
</Instance>
<Instance>
<InstName>a0_7_max_int_s_fu_1265</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1265</ID>
</Instance>
<Instance>
<InstName>a0_1_7_max_int_s_fu_1273</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1273</ID>
</Instance>
<Instance>
<InstName>tmp_106_6_max_int_s_fu_1281</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1281</ID>
</Instance>
<Instance>
<InstName>tmp_109_6_max_int_s_fu_1288</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1288</ID>
</Instance>
<Instance>
<InstName>tmp_106_7_max_int_s_fu_1295</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1295</ID>
</Instance>
<Instance>
<InstName>tmp_109_7_max_int_s_fu_1302</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1302</ID>
</Instance>
<Instance>
<InstName>tmp_10_max_int_s_fu_1309</InstName>
<ModuleName>max_int_s</ModuleName>
<ID>1309</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3701</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3701</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3708</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3708</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3715</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3715</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3723</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3723</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3731</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3731</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3739</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3739</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3747</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3747</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3755</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3755</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3763</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3763</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3771</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3771</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3779</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3779</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3786</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3786</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3813</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3813</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3821</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3821</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3829</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3829</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3837</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3837</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3845</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3845</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3852</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3852</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3859</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3859</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3866</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3866</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3873</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3873</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3881</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3881</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3889</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3889</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3896</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3896</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3903</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3903</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3910</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3910</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3917</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3917</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3925</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3925</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3933</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3933</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3941</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3941</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3949</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3949</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3957</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3957</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3965</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3965</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3973</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3973</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3981</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3981</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3989</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3989</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_3997</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>3997</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4005</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4005</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4013</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4013</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4021</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4021</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4029</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4029</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4037</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4037</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4045</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4045</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4053</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4053</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4061</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4061</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4068</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4068</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4075</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4075</ID>
</Instance>
<Instance>
<InstName>grp_reg_int_s_fu_4082</InstName>
<ModuleName>reg_int_s</ModuleName>
<ID>4082</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>Dilate_U0</InstName>
<ModuleName>Dilate</ModuleName>
<ID>324</ID>
</Instance>
<Instance>
<InstName>AXIvideo2Mat_U0</InstName>
<ModuleName>AXIvideo2Mat</ModuleName>
<ID>330</ID>
</Instance>
<Instance>
<InstName>Mat2AXIvideo_U0</InstName>
<ModuleName>Mat2AXIvideo</ModuleName>
<ID>351</ID>
</Instance>
<Instance>
<InstName>PaintMask_U0</InstName>
<ModuleName>PaintMask</ModuleName>
<ID>372</ID>
</Instance>
<Instance>
<InstName>rgb2gray_U0</InstName>
<ModuleName>rgb2gray</ModuleName>
<ID>383</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>AXIvideo2Mat</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>3.401</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>790275</Best-caseLatency>
<Average-caseLatency>790275</Average-caseLatency>
<Worst-caseLatency>790275</Worst-caseLatency>
<PipelineInitiationInterval>790275</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<loop_wait_for_start>
<Name>loop_wait_for_start</Name>
<TripCount>0</TripCount>
<Latency>0</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</loop_wait_for_start>
<loop_height>
<Name>loop_height</Name>
<TripCount>768</TripCount>
<Latency>790272</Latency>
<IterationLatency>1029</IterationLatency>
<PipelineDepth>1029</PipelineDepth>
<loop_width>
<Name>loop_width</Name>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</loop_width>
<loop_wait_for_eol>
<Name>loop_wait_for_eol</Name>
<TripCount>0</TripCount>
<Latency>0</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</loop_wait_for_eol>
</loop_height>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>262</FF>
<LUT>148</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>AXIvideo2Mat</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>AXIvideo2Mat</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>AXIvideo2Mat</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>AXIvideo2Mat</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>AXIvideo2Mat</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>AXIvideo2Mat</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>AXIvideo2Mat</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>AXIvideo2Mat</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>AXIvideo2Mat</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>AXIvideo2Mat</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_TDATA</name>
<Object>AXI_video_strm_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_TVALID</name>
<Object>AXI_video_strm_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_TREADY</name>
<Object>AXI_video_strm_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_TDEST</name>
<Object>AXI_video_strm_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_TKEEP</name>
<Object>AXI_video_strm_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>3</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_TSTRB</name>
<Object>AXI_video_strm_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>3</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_TUSER</name>
<Object>AXI_video_strm_V_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_TLAST</name>
<Object>AXI_video_strm_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_TID</name>
<Object>AXI_video_strm_V_id_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_0_V_din</name>
<Object>img_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_0_V_full_n</name>
<Object>img_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_0_V_write</name>
<Object>img_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_1_V_din</name>
<Object>img_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_1_V_full_n</name>
<Object>img_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_1_V_write</name>
<Object>img_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_2_V_din</name>
<Object>img_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_2_V_full_n</name>
<Object>img_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_2_V_write</name>
<Object>img_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>rgb2gray</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>15.082</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>787969</Best-caseLatency>
<Average-caseLatency>787969</Average-caseLatency>
<Worst-caseLatency>787969</Worst-caseLatency>
<PipelineInitiationInterval>787969</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>768</TripCount>
<Latency>787968</Latency>
<IterationLatency>1026</IterationLatency>
<PipelineDepth>1026</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop1.1>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP48E>2</DSP48E>
<FF>36</FF>
<LUT>83</LUT>
<BRAM_18K>0</BRAM_18K>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>rgb2gray</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>rgb2gray</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>rgb2gray</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>rgb2gray</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>rgb2gray</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>rgb2gray</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>rgb2gray</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>rgb2gray</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>rgb2gray</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>rgb2gray</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgIn_data_stream_0_V_dout</name>
<Object>imgIn_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgIn_data_stream_0_V_empty_n</name>
<Object>imgIn_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgIn_data_stream_0_V_read</name>
<Object>imgIn_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgIn_data_stream_1_V_dout</name>
<Object>imgIn_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgIn_data_stream_1_V_empty_n</name>
<Object>imgIn_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgIn_data_stream_1_V_read</name>
<Object>imgIn_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgIn_data_stream_2_V_dout</name>
<Object>imgIn_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgIn_data_stream_2_V_empty_n</name>
<Object>imgIn_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgIn_data_stream_2_V_read</name>
<Object>imgIn_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_3C_data_stream_0_V_din</name>
<Object>imgOut_3C_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_3C_data_stream_0_V_full_n</name>
<Object>imgOut_3C_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_3C_data_stream_0_V_write</name>
<Object>imgOut_3C_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_3C_data_stream_1_V_din</name>
<Object>imgOut_3C_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_3C_data_stream_1_V_full_n</name>
<Object>imgOut_3C_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_3C_data_stream_1_V_write</name>
<Object>imgOut_3C_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_3C_data_stream_2_V_din</name>
<Object>imgOut_3C_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_3C_data_stream_2_V_full_n</name>
<Object>imgOut_3C_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_3C_data_stream_2_V_write</name>
<Object>imgOut_3C_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_1C_data_stream_V_din</name>
<Object>imgOut_1C_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_1C_data_stream_V_full_n</name>
<Object>imgOut_1C_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgOut_1C_data_stream_V_write</name>
<Object>imgOut_1C_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>min_int_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>2.671</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>1</PipelineDepth>
<PipelineType>function</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>0</FF>
<LUT>44</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_ready</name>
<Object>min&lt;int&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>min&lt;int&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>x</name>
<Object>x</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>y</name>
<Object>y</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>reg_int_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>0.000</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1</Best-caseLatency>
<Average-caseLatency>1</Average-caseLatency>
<Worst-caseLatency>1</Worst-caseLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>2</PipelineDepth>
<PipelineType>function</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>65</FF>
<LUT>3</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>reg&lt;int&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>reg&lt;int&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>reg&lt;int&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ce</name>
<Object>reg&lt;int&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_r</name>
<Object>in_r</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>max_int_s</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>2.671</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>1</PipelineDepth>
<PipelineType>function</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>0</FF>
<LUT>44</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_ready</name>
<Object>max&lt;int&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>max&lt;int&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>x</name>
<Object>x</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>y</name>
<Object>y</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>FAST_t_opr</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>17.108</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>802109</Best-caseLatency>
<Average-caseLatency>802109</Average-caseLatency>
<Worst-caseLatency>802109</Worst-caseLatency>
<PipelineInitiationInterval>802109</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<loop_height>
<Name>loop_height</Name>
<TripCount>772</TripCount>
<Latency>802108</Latency>
<IterationLatency>1039</IterationLatency>
<PipelineDepth>1039</PipelineDepth>
<loop_width>
<Name>loop_width</Name>
<TripCount>1028</TripCount>
<Latency>1036</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>10</PipelineDepth>
</loop_width>
</loop_height>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>10</BRAM_18K>
<FF>7080</FF>
<LUT>6936</LUT>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>FAST_t_opr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>FAST_t_opr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>FAST_t_opr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>FAST_t_opr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>FAST_t_opr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>FAST_t_opr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>FAST_t_opr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>FAST_t_opr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>FAST_t_opr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>FAST_t_opr</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_V_dout</name>
<Object>p_src_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_V_empty_n</name>
<Object>p_src_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_V_read</name>
<Object>p_src_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_mask_data_stream_V_din</name>
<Object>p_mask_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_mask_data_stream_V_full_n</name>
<Object>p_mask_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_mask_data_stream_V_write</name>
<Object>p_mask_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>Dilate</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>12.986</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>793101</Best-caseLatency>
<Average-caseLatency>793101</Average-caseLatency>
<Worst-caseLatency>793101</Worst-caseLatency>
<PipelineInitiationInterval>793101</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<loop_height>
<Name>loop_height</Name>
<TripCount>770</TripCount>
<Latency>793100</Latency>
<IterationLatency>1030</IterationLatency>
<PipelineDepth>1030</PipelineDepth>
<loop_width>
<Name>loop_width</Name>
<TripCount>1026</TripCount>
<Latency>1027</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</loop_width>
</loop_height>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>3</BRAM_18K>
<FF>175</FF>
<LUT>361</LUT>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Dilate</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Dilate</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Dilate</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Dilate</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>Dilate</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Dilate</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Dilate</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_V_dout</name>
<Object>p_src_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_V_empty_n</name>
<Object>p_src_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_V_read</name>
<Object>p_src_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_V_din</name>
<Object>p_dst_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_V_full_n</name>
<Object>p_dst_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_V_write</name>
<Object>p_dst_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>PaintMask</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>8.564</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>788737</Best-caseLatency>
<Average-caseLatency>788737</Average-caseLatency>
<Worst-caseLatency>788737</Worst-caseLatency>
<PipelineInitiationInterval>788737</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<loop_height>
<Name>loop_height</Name>
<TripCount>768</TripCount>
<Latency>788736</Latency>
<IterationLatency>1027</IterationLatency>
<PipelineDepth>1027</PipelineDepth>
<loop_width>
<Name>loop_width</Name>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</loop_width>
</loop_height>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>40</FF>
<LUT>106</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>PaintMask</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>PaintMask</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>PaintMask</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>PaintMask</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>PaintMask</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>PaintMask</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>PaintMask</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>PaintMask</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>PaintMask</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>PaintMask</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_0_V_dout</name>
<Object>p_src_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_0_V_empty_n</name>
<Object>p_src_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_0_V_read</name>
<Object>p_src_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_1_V_dout</name>
<Object>p_src_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_1_V_empty_n</name>
<Object>p_src_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_1_V_read</name>
<Object>p_src_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_2_V_dout</name>
<Object>p_src_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_2_V_empty_n</name>
<Object>p_src_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_src_data_stream_2_V_read</name>
<Object>p_src_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_mask_data_stream_V_dout</name>
<Object>p_mask_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_mask_data_stream_V_empty_n</name>
<Object>p_mask_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_mask_data_stream_V_read</name>
<Object>p_mask_data_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_0_V_din</name>
<Object>p_dst_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_0_V_full_n</name>
<Object>p_dst_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_0_V_write</name>
<Object>p_dst_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_1_V_din</name>
<Object>p_dst_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_1_V_full_n</name>
<Object>p_dst_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_1_V_write</name>
<Object>p_dst_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_2_V_din</name>
<Object>p_dst_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_2_V_full_n</name>
<Object>p_dst_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_dst_data_stream_2_V_write</name>
<Object>p_dst_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>Mat2AXIvideo</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>3.401</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>789505</Best-caseLatency>
<Average-caseLatency>789505</Average-caseLatency>
<Worst-caseLatency>789505</Worst-caseLatency>
<PipelineInitiationInterval>789505</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<loop_height>
<Name>loop_height</Name>
<TripCount>768</TripCount>
<Latency>789504</Latency>
<IterationLatency>1028</IterationLatency>
<PipelineDepth>1028</PipelineDepth>
<loop_width>
<Name>loop_width</Name>
<TripCount>1024</TripCount>
<Latency>1025</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</loop_width>
</loop_height>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>119</FF>
<LUT>117</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP48E>0</DSP48E>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Mat2AXIvideo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Mat2AXIvideo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Mat2AXIvideo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Mat2AXIvideo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>Mat2AXIvideo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Mat2AXIvideo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Mat2AXIvideo</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_0_V_dout</name>
<Object>img_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_0_V_empty_n</name>
<Object>img_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_0_V_read</name>
<Object>img_data_stream_0_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_1_V_dout</name>
<Object>img_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_1_V_empty_n</name>
<Object>img_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_1_V_read</name>
<Object>img_data_stream_1_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_2_V_dout</name>
<Object>img_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_2_V_empty_n</name>
<Object>img_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_data_stream_2_V_read</name>
<Object>img_data_stream_2_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>outStream_TDATA</name>
<Object>AXI_video_strm_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>outStream_TVALID</name>
<Object>AXI_video_strm_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>outStream_TREADY</name>
<Object>AXI_video_strm_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>outStream_TDEST</name>
<Object>AXI_video_strm_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>outStream_TKEEP</name>
<Object>AXI_video_strm_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>outStream_TSTRB</name>
<Object>AXI_video_strm_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>outStream_TUSER</name>
<Object>AXI_video_strm_V_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>outStream_TLAST</name>
<Object>AXI_video_strm_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>outStream_TID</name>
<Object>AXI_video_strm_V_id_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>doCorner</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>2.50</ClockUncertainty>
<EstimatedClockPeriod>17.108</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>802113</Best-caseLatency>
<Average-caseLatency>802113</Average-caseLatency>
<Worst-caseLatency>802113</Worst-caseLatency>
<DataflowPipelineThroughput>802110</DataflowPipelineThroughput>
<PipelineInitiationInterval>802110</PipelineInitiationInterval>
<PipelineType>dataflow</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>61</BRAM_18K>
<DSP48E>2</DSP48E>
<FF>8441</FF>
<LUT>9836</LUT>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>s_axi_CTRL_BUS_AWVALID</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_AWREADY</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_AWADDR</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_WVALID</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_WREADY</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_WDATA</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_WSTRB</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_ARVALID</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_ARREADY</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_ARADDR</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_RVALID</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_RREADY</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_RDATA</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_RRESP</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_BVALID</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_BREADY</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BUS_BRESP</name>
<Object>CTRL_BUS</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>doCorner</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>doCorner</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>doCorner</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>inStream_TDATA</name>
<Object>inStream_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inStream_TKEEP</name>
<Object>inStream_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>3</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inStream_TSTRB</name>
<Object>inStream_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>3</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inStream_TUSER</name>
<Object>inStream_V_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inStream_TLAST</name>
<Object>inStream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inStream_TID</name>
<Object>inStream_V_id_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inStream_TDEST</name>
<Object>inStream_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inStream_TVALID</name>
<Object>inStream_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inStream_TREADY</name>
<Object>inStream_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_TDATA</name>
<Object>outStream_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>24</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_TKEEP</name>
<Object>outStream_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_TSTRB</name>
<Object>outStream_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_TUSER</name>
<Object>outStream_V_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_TLAST</name>
<Object>outStream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_TID</name>
<Object>outStream_V_id_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_TDEST</name>
<Object>outStream_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_TVALID</name>
<Object>outStream_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outStream_TREADY</name>
<Object>outStream_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
