Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  8 15:42:14 2021
| Host         : DESKTOP-5AR01AB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sequence_detection_control_sets_placed.rpt
| Design       : sequence_detection
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|     14 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               6 |            2 |
| Yes          | Yes                   | No                     |              14 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                        |                             |                1 |              2 |
|  clk_IBUF_BUFG | led_i_1_n_0                            | rst_IBUF                    |                1 |              2 |
|  clk_IBUF_BUFG | FSM_sequential_device_state[1]_i_1_n_0 | rst_IBUF                    |                1 |              4 |
|  clk_IBUF_BUFG | current_char_pos[2]_i_2_n_0            | current_char_pos[2]_i_1_n_0 |                2 |             14 |
+----------------+----------------------------------------+-----------------------------+------------------+----------------+


