{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 1080 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 620 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 210 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 640 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 230 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 560 -defaultsOSRD
preplace port SPIClock_AI_0 -pg 1 -y 580 -defaultsOSRD
preplace port IMUInterrupt_AI_0 -pg 1 -y 660 -defaultsOSRD
preplace port SyncOutClock_CO_0 -pg 1 -y 720 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 250 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 580 -defaultsOSRD
preplace port SyncInSignal2_AI_0 -pg 1 -y 740 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 640 -defaultsOSRD
preplace port SyncInClock_AI_0 -pg 1 -y 680 -defaultsOSRD
preplace port SPIMOSI_AI_0 -pg 1 -y 600 -defaultsOSRD
preplace port SPIMISO_DZO_0 -pg 1 -y 540 -defaultsOSRD
preplace port SyncInSignal1_AI_0 -pg 1 -y 720 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1100 -defaultsOSRD
preplace port IMUFSync_SO_0 -pg 1 -y 700 -defaultsOSRD
preplace port IMUClock_CZO_0 -pg 1 -y 660 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1530 -defaultsOSRD
preplace port IMUData_DZIO_0 -pg 1 -y 680 -defaultsOSRD
preplace port SyncOutSignal_SO_0 -pg 1 -y 740 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 600 -defaultsOSRD
preplace port SyncInSignal_AI_0 -pg 1 -y 700 -defaultsOSRD
preplace port SPISlaveSelect_ABI_0 -pg 1 -y 560 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 1550 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 620 -defaultsOSRD
preplace portBus led_0 -pg 1 -y 1350 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 1510 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 1570 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 7 -y 1350 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -y 810 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 1520 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 1160 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 6 -y 1360 -defaultsOSRD
preplace inst v_tpg_0 -pg 1 -lvl 4 -y 940 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 1130 -defaultsOSRD
preplace inst EVRawStreamToXYTSStr_0 -pg 1 -lvl 2 -y 240 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 480 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 820 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 800 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 1520 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 5 -y 950 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 6 -y 630 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -y 210 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 900 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 1650 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 7 -y 400 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 5 -y 1770 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 220 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 1160 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 1 -y 150 -defaultsOSRD
preplace netloc eventStreamToConstEn_0_frameStream 1 3 1 1490
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 N
preplace netloc regX_V_ap_vld 1 3 1 1440
preplace netloc vCnt_V_ap_vld 1 3 1 1450
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 2 2800J 570 3160J
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 6 2 2770J 210 NJ
preplace netloc util_vector_logic_0_Res 1 2 2 830J 20 1390
preplace netloc processing_system7_0_FIXED_IO 1 6 2 NJ 1100 NJ
preplace netloc SPIMOSI_AI_0_1 1 0 6 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 N
preplace netloc axi_smc_M00_AXI 1 5 1 2240
preplace netloc EVRawStreamToXYTSStr_0_yStreamOut_V_V_TDATA 1 2 1 920
preplace netloc EVRawStreamToXYTSStr_0_xStreamOut_V_V 1 2 2 850 40 1530
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 1 N
preplace netloc hCnt_V 1 3 1 1430
preplace netloc fifo_generator_0_empty 1 2 5 950 420 1460J 430 1900J 420 NJ 420 NJ
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 6 2 NJ 620 NJ
preplace netloc fifo_generator_0_almost_full 1 5 2 2300 320 N
preplace netloc hCnt_V_ap_vld 1 3 1 1420
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 1880 1040 2230J
preplace netloc count_V_ap_vld 1 3 1 1400
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 4 N 840 960 710 1520J 700 1880J
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 6 2 NJ 640 NJ
preplace netloc LEDShifter_0_led 1 7 1 NJ
preplace netloc SPISlaveSelect_ABI_0_1 1 0 6 NJ 560 NJ 560 NJ 560 NJ 560 NJ 560 NJ
preplace netloc v_tc_0_vtiming_out 1 5 1 N
preplace netloc count_V 1 3 1 1470
preplace netloc vgaEn_V 1 3 1 1440
preplace netloc SyncInSignal_AI_0_1 1 0 6 NJ 700 NJ 700 850J 680 NJ 680 1900J 700 NJ
preplace netloc vCnt_V 1 3 1 1480
preplace netloc testAERDVSSM_0_SyncOutSignal_SO 1 6 2 NJ 740 NJ
preplace netloc processing_system7_0_DDR 1 6 2 NJ 1080 NJ
preplace netloc regY_V_ap_vld 1 3 1 1420
preplace netloc ap_idle 1 1 1 N
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 6 2 2790J 240 3160J
preplace netloc SPIClock_AI_0_1 1 0 6 NJ 580 NJ 580 NJ 580 NJ 580 NJ 580 NJ
preplace netloc SyncInSignal1_AI_0_1 1 0 6 0J 710 NJ 710 910J 690 1420J 710 NJ 710 2280J
preplace netloc regX_V 1 3 1 1460
preplace netloc testAERDVSSM_0_IMUClock_CZO 1 6 2 NJ 660 NJ
preplace netloc ap_ready 1 1 1 N
preplace netloc fifo_generator_0_dout 1 2 5 840J 30 1520J 420 1880J 400 NJ 400 2840
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 1540
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 6 1 2810
preplace netloc ap_done 1 1 1 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 1300 NJ 1300 NJ 1300 1450 1300 NJ 1300 2260J 1020 2780
preplace netloc xlslice_1_Dout 1 6 1 NJ
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1420
preplace netloc EVRawStreamToXYTSStr_0_yStreamOut_V_V_TVALID 1 2 1 900
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 390 470 940 410 1530 1290 1890J
preplace netloc EVRawStreamToXYTSStr_0_eventFIFOIn_V_read 1 2 5 810J 10 1510J 440 NJ 440 2290J 410 2800
preplace netloc v_tpg_0_m_axis_video 1 4 1 N
preplace netloc xlslice_0_Dout 1 5 2 2290 840 2840
preplace netloc EVRawStreamToXYTSStr_0_xStreamOut_V_V_TDATA 1 2 1 880
preplace netloc IMUInterrupt_AI_0_1 1 0 6 NJ 660 NJ 660 NJ 660 NJ 660 NJ 660 NJ
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 6 2 2780J 230 NJ
preplace netloc SyncInClock_AI_0_1 1 0 6 0J 670 NJ 670 NJ 670 NJ 670 NJ 670 2280J
preplace netloc EVRawStreamToXYTSStr_0_yStreamOut_V_V 1 2 1 890
preplace netloc SyncInSignal2_AI_0_1 1 0 6 10J 720 NJ 720 950J 700 1510J 690 1890J 740 NJ
preplace netloc regY_V 1 3 1 N
preplace netloc vgaEn_V_ap_vld 1 3 1 1410
preplace netloc Net 1 6 2 NJ 680 NJ
preplace netloc tsStreamOut_V_V_TVALID 1 2 1 N
preplace netloc Net1 1 5 1 2310
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 20 440 380 440 930 400 1500 1020 1890 1030 2270 850 2830
preplace netloc tsStreamOut_V_V_TDATA 1 2 1 N
preplace netloc processing_system7_0_FCLK_CLK1 1 3 4 1530 1420 1880 1410 2290 1300 2830
preplace netloc Net2 1 5 1 2240
preplace netloc eventStreamToConstEn_0_yStream_V_V_TREADY 1 2 1 910
preplace netloc fifo_generator_0_full 1 5 2 2310 340 N
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 6 1 2820
preplace netloc eventStreamToConstEn_0_xStream_V_V_TREADY 1 2 1 870
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 2 NJ 1510 NJ
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 6 2 NJ 580 NJ
preplace netloc testAERDVSSM_0_SyncOutClock_CO 1 6 2 NJ 720 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 1890 1430 2220J
preplace netloc DVSAERData_AI_0_1 1 0 6 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 6 2 NJ 600 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 1900 1420 NJ 1420 2780
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 2 NJ 1530 NJ
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 2 NJ 1550 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 970 720 NJ 720 NJ 720 2250J 860 2810
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 6 2 NJ 560 NJ
preplace netloc const_VCC_dout 1 1 2 380 40 820
preplace netloc DVSAERReq_ABI_0_1 1 0 6 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ
preplace netloc axi_gpio_0_gpio_io_o 1 4 2 1900 870 2250J
preplace netloc EVRawStreamToXYTSStr_0_xStreamOut_V_V_TVALID 1 2 1 860
preplace netloc testAERDVSSM_0_IMUFSync_SO 1 6 2 NJ 700 NJ
levelinfo -pg 1 -20 210 600 1180 1710 2060 2540 3010 3190 -top 0 -bot 1850
",
}
0
