---
# yaml-language-server: $schema=../docs-resources/schemas/defs-schema.json

$schema: "../docs-resources/schemas/defs-schema.json#"

# Used to create normative rules for smctr file.
# Tags refer to anchors in any adoc file for any ISA manual.

chapter_name: SmCtr (Ctrl Xfer Records)

normative_rule_definitions:
  - name: Smctr_Ssctr_dependencies
    summary: Smctr and Ssctr depend on both the implementation of S-mode and the Sscsrind extension.
    tags: ["norm:Smctr_Ssctr_depend"]

  - name: CTR_DEPTH
    summary: CTR buffer depth depends on implementation maximum and software-selected configuration.
    tags: ["norm:CTR_DEPTH", "norm:sctrdepth-depth_param"]

  - name: Smctr_recording_criteria
    summary: Only transfers meeting filtering criteria (privilege mode, transfer type) are recorded.
    tags: ["norm:Smctr_recording_criteria"]

  - name: Smctr_transfer_steps
    summary: Recorded transfers are inserted at write pointer; overwrites on full buffer; optional RAS mode.
    tags: ["norm:Smctr_transfer_steps"]

  - name: Smctr_CTR_CSR_interface
    summary: CTR buffer accessed via indirect CSR; logical entry 0 = youngest transfer.
    tags: ["norm:Smctr_CTR_CSR_interface"]

  - name: Smctr_scope
    summary: Smctr covers machine-level CSRs, instructions, and behavior; Ssctr excludes machine-level only.
    tags: ["norm:Smctr_scope", "norm:Ssctr_transfer_steps"]

  - name: mctrctl
    summary: 64-bit R/W register to enable and configure CTR.
    tags: ["norm:Ssctr_mctrctl-sz_acc_op"]

  - name: mctrctl-mode_en
    summary: Enable transfer recording in selected privilege mode(s).
    tags: ["norm:mctrctl-mode_op"]

  - name: mctrctl-rasemu
    summary: Enables RAS (Return Address Stack) emulation mode.
    tags: ["norm:mctrctl-rasemu_op"]

  - name: mctrctl-mte
    summary: Enables recording of traps to M-mode when M=0.
    tags: ["norm:mctrctl-mte_op"]

  - name: mctrctl-ste
    summary: Enables recording of traps to S-mode when S=0.
    tags: ["norm:mctrctl-ste_op"]

  - name: mctrctl-bpfrz
    summary: Sets sctrstatus.FROZEN on breakpoint trap to M or S mode.
    tags: ["norm:mctrctl-bpfrz_op"]

  - name: mctrctl-lcofifrz
    summary: Sets sctrstatus.FROZEN on local-counter-overflow trap to M or S.
    tags: ["norm:mctrctl-lcofifrz_op"]

  - name: mctrctl-excinh
    summary: Inhibit recording of exceptions.
    tags: ["norm:mctrctl-excinh_op"]

  - name: mctrctl-intrinh
    summary: Inhibit recording of interrupts.
    tags: ["norm:mctrctl-intrinh_op"]

  - name: mctrctl-tretinh
    summary: Inhibit recording of trap returns.
    tags: ["norm:mctrctl-tretinh_op"]

  - name: mctrctl-ntbren
    summary: Enable recording of not-taken branches.
    tags: ["norm:mctrctl-ntbren_op"]

  - name: mctrctl-tkbrinh
    summary: Inhibit recording of taken branches.
    tags: ["norm:mctrctl-tkbrinh_op"]

  - name: mctrctl-indcallinh
    summary: Inhibit recording of indirect calls.
    tags: ["norm:mctrctl-indcallinh_op"]

  - name: mctrctl-dircallinh
    summary: Inhibit recording of direct calls.
    tags: ["norm:mctrctl-dircallinh_op"]

  - name: mctrctl-indjmpinh
    summary: Inhibit recording of indirect jumps (no linkage).
    tags: ["norm:mctrctl-indjmpinh_op"]

  - name: mctrctl-dirjmpinh
    summary: Inhibit recording of direct jumps (no linkage).
    tags: ["norm:mctrctl-dirjmpinh_op"]

  - name: mctrctl-corswapinh
    summary: Inhibit recording of co-routine swaps.
    tags: ["norm:mctrctl-corswapinh_op"]

  - name: mctrctl-retinh
    summary: Inhibit recording of function returns.
    tags: ["norm:mctrctl-retinh_op"]

  - name: mctrctl-indljmpinh
    summary: Inhibit recording of other indirect jumps (with linkage).
    tags: ["norm:mctrctl-indljmpinh_op"]

  - name: mctrctl-dirljmpinh
    summary: Inhibit recording of other direct jumps (with linkage).
    tags: ["norm:mctrctl-dirljmpinh_op"]

  - name: mctrctl-custom
    summary: WARL custom bits; value 0 = standard behavior.
    tags: ["norm:mctrctl-custom_op"]

  - name: mctrctl-impl
    summary: All fields optional except M, S, U, BPFRZ; unimplemented = read-only 0.
    tags: ["norm:mctrctl-impl"]

  - name: sctrctl
    summary: Supervisor access subset of mctrctl; M and MTE excluded.
    tags: ["norm:Ssctr_sctrctl_op", "norm:Ssctr_sctrctl_acc"]

  - name: vsctrctl
    summary: VS-mode’s version of sctrctl; used when V=1.
    tags: ["norm:Ssctr_vsctrctl_sz_acc_op"]

  - name: vsctr-s
    summary: Enable transfer recording in VS-mode.
    tags: ["norm:vsctr-s_op"]

  - name: vsctrctl-u
    summary: Enable transfer recording in VU-mode.
    tags: ["norm:vsctrctl-u_op"]

  - name: vsctrctl-ste
    summary: Enables recording of traps to VS-mode when S=0.
    tags: ["norm:vsctrctl-ste_op"]

  - name: vsctrctl-bpfrz
    summary: Sets FROZEN on breakpoint trap to VS-mode.
    tags: ["norm:vsctrctl-bpfrz_op"]

  - name: vsctrctl-lcofifrz
    summary: Sets FROZEN on local-counter-overflow trap to VS-mode.
    tags: ["norm:vsctrctl-lcofifrz_op"]

  - name: sctrdepth
    summary: 32-bit register selecting CTR buffer depth.
    tags: ["norm:sctrdepth", "norm:sctrdepth-depth_param"]

  - name: sctrdepth-depth
    summary: WARL field encoding CTR buffer depth (16–256, reserved encodings).
    tags: ["norm:sctrdepth-depth_op0", "norm:sctrdepth-depth_op1", "norm:sctrdepth-depth_param"]

  - name: sctrdepth_mode
    summary: VS/VU-mode access to sctrdepth raises virtual-instruction exception unless enabled.
    tags: ["norm:sctrdepth_mode"]

  - name: sctrstatus
    summary: 32-bit register with CTR status; active when privilege mode enabled and not frozen.
    tags: ["norm:sctrstatus"]

  - name: sctrstatus-wrptr
    summary: WARL field pointing to next CTR buffer entry; wraps on depth.
    tags: ["norm:sctrstatus-wrptr"]

  - name: sctrstatus-frozen_op
    summary: FROZEN bit inhibits transfer recording.
    tags: ["norm:sctrstatus-frozen_op"]

  - name: sctrstatus_acc
    summary: Undefined bits WPRI, read-only 0 unless custom extension.
    tags: ["norm:Ssctr_sctrstatus_acc"]

  - name: siselect_acc_op
    summary: Indirect CSR index range 0x200..0x2FF reserved for CTR entries.
    tags: ["norm:siselect_acc_op"]

  - name: vsiselect_op
    summary: VS-mode indirect entry registers mirror S-mode.
    tags: ["norm:vsiselect_op"]

  - name: ctrsource_op
    summary: ctrsource holds source PC or epc of trap.
    tags: ["norm:ctrsource_op"]

  - name: ctrsource_validbit
    summary: V bit indicates valid data in ctrsource/ctrtarget/ctrdata.
    tags: ["norm:ctrsource_ctrtartget_ctrdata_Vbit"]

  - name: ctrsource_sz_acc
    summary: MXLEN WARL register; must hold valid PC addresses; zero-extended if XLEN<MXLEN.
    tags: ["norm:Ssctr_ctrsource_sz_acc_op"]

  - name: ctrtarget_op
    summary: ctrtarget holds destination PC of recorded transfer.
    tags: ["norm:ctrtarget_op"]

  - name: ctrtarget_misp
    summary: Optional MISP bit shows branch misprediction; read-only 0 if unimplemented.
    tags: ["norm:ctrtarget_misp"]

  - name: ctrtarget_sz_acc
    summary: MXLEN WARL register; holds valid PC addresses; zero-extended if XLEN<MXLEN.
    tags: ["norm:ctrtarget_sz_acc"]

  - name: ctrdata_sz_acc
    summary: ctrdata holds metadata; mandatory register, fields optional, 64-bit.
    tags: ["norm:ctrdata_sz_acc"]

  - name: ctrdata_cc_supported
    kind: parameter
    summary: ctrdata register may optionally include a count of CPU cycles
    tags: ["norm:ctrdata_cc_supported_param"]


  - name: ctrdata-type
    summary: TYPE encodes control transfer type; 0 if not supported.
    tags: ["norm:ctrdata-type"]

  - name: ctrdata-ccv
    summary: Cycle Count Valid bit.
    tags: ["norm:ctrdata-ccv"]

  - name: ctrdata-cc
    summary: Cycle Count value (mantissa + exponent).
    tags: ["norm:ctrdata-cc"]

  - name: ctrdata_undef
    summary: Undefined ctrdata bits WPRI, read-only 0 unless custom extension.
    tags: ["norm:ctrdata_undef"]

  - name: sctrclr
    summary: Instruction clears entry registers and cycle counter.
    tags: ["norm:sctrclr_op1", "norm:sctrclr_op2", "norm:sctrclr_acc", "norm:sctrclr_exceptions"]

  - name: mstateen_ctr
    summary: mstateen0.CTR controls CTR access for lower modes.
    tags: ["norm:mstateen_ctr1", "norm:mstateen_ctr0", "norm:mstateen_ctr0_execpt1", "norm:mstateen_ctr0_execpt2", "norm:mstateen_ctr0_execpt3", "norm:mstateen_ctr0_qualified_transfer"]

  - name: hstateen_ctr
    summary: hstateen0.CTR controls VS-mode access to CTR; read-only 0 if mstateen0.CTR=0.
    tags: ["norm:hstateen_ctr", "norm:hstateen_vs"]

  - name: hstateen0_CTR0-V1_update_sctrstatus
    summary: hstateen0.CTR=0 and V=1 updates sctrstatus implicitly
    tags: ["norm:hstateen0_CTR0-V1_op"]

  - name: ctr_behavior
    summary: CTR records transfers if mode enabled, type not inhibited, not frozen, and retired.
    tags: ["norm:ctr_behavior", "norm:ctr_behavior_criteria0", "norm:ctr_behavior_criteri1", "norm:ctr_behavior_criteria2", "norm:ctr_behavior_criteria3"]

  - name: ctr_stack
    summary: CTR buffer operates as circular stack; overwrites oldest entries when full.
    tags: ["norm:ctr_stack"]

  - name: ctr_validbit
    summary: Recorded transfers set ctrsource.V=1 and update fields.
    tags: ["norm:ctr_validbit"]

  - name: trap_rules
    summary: Defines when traps/trap returns are recorded depending on enabled/disabled modes.
    tags: ["norm:trap_enabled", "norm:trap_disabled_src", "norm:trap_disabled_tgt", "norm:trapret_enabled", "norm:trapret_to_disabled", "norm:trapret_from_disabled",
      "norm:trap_ee", "norm:trap_ed", "norm:trap_de", "norm:trap_dd", "norm:trapret_ee", "norm:trapret_ed", "norm:trapret_de", "norm:trapret_dd"]

  - name: debug_recording_inhibited
    summary: Debug mode inhibits recording
    tags: ["norm:debug_recording_inhibited"]

  - name: exttrap
    summary: External traps not recorded by default; can opt-in with TE bits.
    tags: ["norm:exttrap_def", "norm:exttrap_requirements", "norm:exttrap_us", "norm:exttrap_um", "norm:exttrap_sm", "norm:exttrap_vuvs", "norm:exttrap_vuhs",
      "norm:exttrap_vum", "norm:exttrap_vshs", "norm:exttrap_vsm", "norm:exttrap_ctrtarget0", "norm:exttrap_implreq"]

  - name: ttf_default
    summary: Default is to record all transfers unless filtered by type bits.
    tags: ["norm:ttf_default"]

  - name: ttype
    summary: Transfer type encodings 0–15 with specific meanings.
    tags: ["norm:ttype0", "norm:ttype1", "norm:ttype2", "norm:ttype3", "norm:ttype4", "norm:ttype5", "norm:ttype8", "norm:ttype9", "norm:ttype10", "norm:ttype11",
      "norm:ttype12", "norm:ttype13", "norm:ttype14", "norm:ttype15"]

  - name: varios_jump_enc
    summary: encodings for various indirect jumps with linkage.
    tags: ["norm:various_jump_enc"]


  - name: ccounter
    summary: Cycle counter increments with mcycle; reset on ctrctl writes and SCTRCLR; CCV/CC fields define elapsed cycles.
    tags: ["norm:ccounter_inc", "norm:ccounter_reset", "norm:ccounter_impl", "norm:ccsize0", "norm:ccsize1", "norm:ccsize2", "norm:ccsize3", "norm:ccsize4",
      "norm:ccounter_sat", "norm:ccounter_ccv"]

  - name: ctrctl_rasemu
    summary: RASEMU bit enables RAS emulation mode with altered recording behavior.
    tags: ["norm:ctrctl_rasemu_op"]

  - name: freeze
    summary: FROZEN bit inhibits CTR recording; set on LCOFI or breakpoint traps.
    tags: ["norm:sctrstatus-frozen_set", "norm:freeze_bp", "norm:freeze_vs"]

  - name: custom_bits
    summary: Non-zero custom bits in ctrctl enable custom extensions; must revert to standard when zero.
    tags: ["norm:custom_bits"]
