`timescale 10ns/10ns
module elec_piano_tb;
reg clk;
reg rst=1'b0;
wire[7:0]row;
wire[7:0]green;
wire[7:0]red;
wire clk_out;
sanjiao u1(
.clk(clk),
.rst(rst),
.row(row),
.green(green),
.red(red),
.clk_out(clk_out)
);
initial begin
clk=1'b0;
forever #10 clk<=~clk;
//rst=1'b0;
//#10 rst=1'b1;
end
endmodule 