<profile>

<section name = "Vivado HLS Report for 'intersect'" level="0">
<item name = "Date">Mon Apr 15 00:18:03 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">hls</item>
<item name = "Solution">solution</item>
<item name = "Product family">kintexuplus</item>
<item name = "Target device">xcku5p-sfvb784-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">3.33</item>
<item name = "Clock uncertainty (ns)">0.42</item>
<item name = "Estimated clock period (ns)">2.636</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">104, 104, 104, 104, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_readCompare_fu_163">readCompare, 35, 35, 35, 35, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- readAdj1">32, 32, 2, 1, 1, 32, yes</column>
<column name="- WriteResult">32, 32, 2, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6565, -</column>
<column name="FIFO">0, -, 10, 88, -</column>
<column name="Instance">0, -, 2166, 4895, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 104, -</column>
<column name="Register">-, -, 3107, -, -</column>
<specialColumn name="Available">960, 1824, 433920, 216960, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="intersect_control_s_axi_U">intersect_control_s_axi, 0, 0, 2090, 4136</column>
<column name="grp_readCompare_fu_163">readCompare, 0, 0, 76, 759</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="items1_stream_V_fifo_U">0, 5, 44, 1, 32, 32</column>
<column name="items2_stream_V_fifo_U">0, 5, 44, 1, 32, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_305_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_fu_176_p2">+, 0, 0, 15, 6, 1</column>
<column name="tmp_12_fu_264_p2">-, 0, 0, 18, 10, 11</column>
<column name="tmp_6_fu_223_p2">-, 0, 0, 18, 11, 11</column>
<column name="tmp_8_fu_235_p2">-, 0, 0, 18, 11, 11</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_s_fu_289_p2">and, 0, 0, 1024, 1024, 1024</column>
<column name="exitcond_i1_fu_299_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="exitcond_i_fu_170_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="tmp_2_fu_200_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="tmp_15_fu_274_p2">lshr, 0, 0, 2171, 1024, 1024</column>
<column name="tmp_16_fu_283_p2">lshr, 0, 0, 2171, 2, 1024</column>
<column name="Hi_assign_fu_194_p2">or, 0, 0, 10, 5, 10</column>
<column name="tmp_10_fu_249_p3">select, 0, 0, 1021, 1, 1024</column>
<column name="tmp_11_fu_256_p3">select, 0, 0, 11, 1, 11</column>
<column name="tmp_9_fu_241_p3">select, 0, 0, 11, 1, 11</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="tmp_7_fu_229_p2">xor, 0, 0, 11, 11, 10</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="i_assign_1_reg_152">9, 2, 6, 12</column>
<column name="i_assign_reg_141">9, 2, 6, 12</column>
<column name="items1_stream_V_read">9, 2, 1, 2</column>
<column name="items2_stream_V_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="adj1_data_V_read_reg_316">1024, 0, 1024, 0</column>
<column name="adj2_data_V_read_reg_311">1024, 0, 1024, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="exitcond_i1_reg_353">1, 0, 1, 0</column>
<column name="exitcond_i_reg_334">1, 0, 1, 0</column>
<column name="grp_readCompare_fu_163_ap_start_reg">1, 0, 1, 0</column>
<column name="i_assign_1_reg_152">6, 0, 6, 0</column>
<column name="i_assign_reg_141">6, 0, 6, 0</column>
<column name="tmp_12_reg_343">10, 0, 11, 1</column>
<column name="tmp_15_reg_348">1024, 0, 1024, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 9, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 9, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, intersect, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, intersect, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, intersect, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, intersect, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, intersect, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, intersect, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">2.64</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'i'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;i&apos;, intersect.cc:12-&gt;intersect.cc:57</column>
<column name="'tmp', intersect.cc:12->intersect.cc:57">trunc, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'Lo', ../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57">bitconcatenate, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_2', ../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57">icmp, 0.87, 0.87, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_10', ../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57">select, 0.00, 0.87, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_15', ../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57">lshr, 1.76, 2.64, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
