# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/qcom,npucc-sm8150.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Qualcomm Technologies, Inc. NPU Clock & Reset Controller

maintainers:
  - Taniya Das <quic_tdas@quicinc.com>

description: |
  NPU clock controller module which support NPU clock

  See also:
  - dt-bindings/clock/qcom,npucc-sm8150.h

properties:
  compatible:
    enum:
      - qcom,sm8150-npucc
      - qcom,sa8155-npucc

  clocks:
    items:
      - description: Board XO source
      - description: GPLL0 main branch source
      - description: GPLL0 div branch source
      - description: npu axi clock

  clock-names:
    items:
      - const: bi_tcxo
      - const: gcc_gpu_gpll0_clk_src
      - const: gcc_gpu_gpll0_div_clk_src
      - const: gcc_npu_axi_clk

  '#clock-cells':
    const: 1

  '#reset-cells':
    const: 1

  reg:
    maxItems: 1

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - '#clock-cells'
  - '#reset-cells'

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/qcom,npucc-sm8150.h>
    #include <dt-bindings/clock/qcom,rpmh.h>
    npucc: clock-controller@9910000 {
             compatible = "qcom,sm8150-npucc", "syscon";
             reg = <0x9910000 0x10000>;
             reg-names = "cc_base";
             vdd_cx-supply = <&VDD_CX_LEVEL>;
             vdd_gdsc-supply = <&npu_core_gdsc>;
             clocks =
                     <&rpmhcc RPMH_CXO_CLK>,
                     <&gcc GCC_NPU_GPLL0_DIV_CLK_SRC>,
                     <&gcc GCC_NPU_GPLL0_CLK_SRC>,
                     <&gcc GCC_NPU_AXI_CLK>;
             clock-names = "bi_tcxo",
                           "gcc_npu_gpll0_div_clk_src",
                           "gcc_npu_gpll0_clk_src",
                           "gcc_npu_axi_clk";
             #clock-cells = <1>;
             #reset-cells = <1>;
    };
...
