[
  {
   "pins": [
      [
        "VGND",
        "VPWR"
      ], [
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "pins": [
      [
        "D",
        "Q",
        "Q_N",
        "RESET_B",
        "CLK",
        "VGND",
        "VPWR"
      ], [
        "D",
        "Q",
        "Q_N",
        "RESET_B",
        "CLK",
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "pins": [
      [
        "DIODE",
        "VGND",
        "VPWR"
      ], [
        "DIODE",
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "pins": [
      [
        "A",
        "X",
        "VGND",
        "VPWR"
      ], [
        "A",
        "X",
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "pins": [
      [
        "LO",
        "VGND",
        "VPWR"
      ], [
        "LO",
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "pins": [
      [
        "A",
        "X",
        "VGND",
        "VPWR"
      ], [
        "A",
        "X",
        "VGND",
        "VPWR"
      ]
   ]
  },
  {
   "name": [
      "sb_0__3_",
      "sb_0__3_"
   ],
   "devices": [
       [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 2383],
         ["sky130_fd_sc_hd__dfrbp_1", 36],
         ["sky130_fd_sc_hd__diode_2", 115],
         ["sky130_fd_sc_hd__clkbuf_1", 6],
         ["sky130_fd_sc_hd__conb_1", 18],
         ["sky130_fd_sc_hd__clkbuf_16", 1 ]
       ], [
         ["sky130_fd_sc_hd__tapvpwrvgnd_1", 2383 ],
         ["sky130_fd_sc_hd__dfrbp_1", 36 ],
         ["sky130_fd_sc_hd__diode_2", 115 ],
         ["sky130_fd_sc_hd__clkbuf_1", 6 ],
         ["sky130_fd_sc_hd__conb_1", 18 ],
         ["sky130_fd_sc_hd__clkbuf_16", 1 ]
       ]
   ],
   "nets": [
    102,
    102
   ],
   "badnets": [
   ],
   "badelements": [
   ],
   "pins": [
      [
        "ccff_head",
        "prog_clk",
        "pReset",
        "chanx_right_out[8]",
        "chanx_right_out[7]",
        "chanx_right_out[6]",
        "chanx_right_out[5]",
        "chanx_right_out[4]",
        "chanx_right_out[3]",
        "chanx_right_out[2]",
        "chanx_right_out[1]",
        "chanx_right_out[0]",
        "chany_bottom_out[8]",
        "chany_bottom_out[7]",
        "chany_bottom_out[6]",
        "chany_bottom_out[5]",
        "chany_bottom_out[4]",
        "chany_bottom_out[3]",
        "chany_bottom_out[2]",
        "chany_bottom_out[1]",
        "chany_bottom_out[0]",
        "ccff_tail",
        "VGND",
        "VPWR",
        "right_bottom_grid_pin_12_",
        "chanx_right_in[0]",
        "chanx_right_in[1]",
        "chanx_right_in[2]",
        "chanx_right_in[3]",
        "chanx_right_in[4]",
        "chanx_right_in[5]",
        "chanx_right_in[6]",
        "chanx_right_in[7]",
        "chanx_right_in[8]",
        "right_top_grid_pin_1_",
        "right_top_grid_pin_3_",
        "right_top_grid_pin_5_",
        "right_top_grid_pin_7_",
        "right_top_grid_pin_9_",
        "right_top_grid_pin_11_",
        "right_top_grid_pin_13_",
        "right_top_grid_pin_15_",
        "bottom_left_grid_pin_1_",
        "bottom_left_grid_pin_3_",
        "bottom_left_grid_pin_5_",
        "bottom_left_grid_pin_7_",
        "bottom_left_grid_pin_9_",
        "bottom_left_grid_pin_11_",
        "bottom_left_grid_pin_13_",
        "bottom_left_grid_pin_15_",
        "chany_bottom_in[0]",
        "chany_bottom_in[1]",
        "chany_bottom_in[2]",
        "chany_bottom_in[3]",
        "chany_bottom_in[4]",
        "chany_bottom_in[5]",
        "chany_bottom_in[6]",
        "chany_bottom_in[7]",
        "chany_bottom_in[8]",
        "bottom_right_grid_pin_11_"
      ], [
        "ccff_head",
        "prog_clk",
        "pReset",
        "chanx_right_out[8]",
        "chanx_right_out[7]",
        "chanx_right_out[6]",
        "chanx_right_out[5]",
        "chanx_right_out[4]",
        "chanx_right_out[3]",
        "chanx_right_out[2]",
        "chanx_right_out[1]",
        "chanx_right_out[0]",
        "chany_bottom_out[8]",
        "chany_bottom_out[7]",
        "chany_bottom_out[6]",
        "chany_bottom_out[5]",
        "chany_bottom_out[4]",
        "chany_bottom_out[3]",
        "chany_bottom_out[2]",
        "chany_bottom_out[1]",
        "chany_bottom_out[0]",
        "ccff_tail",
        "VGND",
        "VPWR",
        "right_bottom_grid_pin_12_",
        "chanx_right_in[0]",
        "chanx_right_in[1]",
        "chanx_right_in[2]",
        "chanx_right_in[3]",
        "chanx_right_in[4]",
        "chanx_right_in[5]",
        "chanx_right_in[6]",
        "chanx_right_in[7]",
        "chanx_right_in[8]",
        "right_top_grid_pin_1_",
        "right_top_grid_pin_3_",
        "right_top_grid_pin_5_",
        "right_top_grid_pin_7_",
        "right_top_grid_pin_9_",
        "right_top_grid_pin_11_",
        "right_top_grid_pin_13_",
        "right_top_grid_pin_15_",
        "bottom_left_grid_pin_1_",
        "bottom_left_grid_pin_3_",
        "bottom_left_grid_pin_5_",
        "bottom_left_grid_pin_7_",
        "bottom_left_grid_pin_9_",
        "bottom_left_grid_pin_11_",
        "bottom_left_grid_pin_13_",
        "bottom_left_grid_pin_15_",
        "chany_bottom_in[0]",
        "chany_bottom_in[1]",
        "chany_bottom_in[2]",
        "chany_bottom_in[3]",
        "chany_bottom_in[4]",
        "chany_bottom_in[5]",
        "chany_bottom_in[6]",
        "chany_bottom_in[7]",
        "chany_bottom_in[8]",
        "bottom_right_grid_pin_11_"
      ]
   ]
  }
]
