// Seed: 1940261598
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign {id_3, 1 ==? id_4, 1'b0 == 1, id_1} = id_1 == {1{1'd0}};
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output wire id_2,
    output supply0 id_3,
    output supply0 id_4
);
  wor id_6 = 1'h0;
  module_0(
      id_6, id_6, id_6, id_6
  );
  assign id_6 = id_6;
endmodule
