0.7
2020.2
May 22 2024
19:03:11
E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/SynchronousRAM/SynchronousRAM.gen/sources_1/ip/block_ram/sim/block_ram.v,1733227507,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/block_ram_top.v,,block_ram,,,,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/SynchronousRAM/SynchronousRAM.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/block_ram_top.v,1733218141,verilog,,E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram_tb.v,,ram_top,,,,,,,,
E:/robot/project/Architecture_and_Design_of_Microprocessors/exp3/sources/ram_tb.v,1733227583,verilog,,,,tb_top,,,,,,,,
