#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 17 00:35:31 2022
# Process ID: 15868
# Current directory: C:/Users/hao/Desktop/code/verilog/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11580 C:\Users\hao\Desktop\code\verilog\cpu\cpu.xpr
# Log file: C:/Users/hao/Desktop/code/verilog/cpu/vivado.log
# Journal file: C:/Users/hao/Desktop/code/verilog/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hao/Desktop/code/verilog/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/hao/Desktop/cpu/cpu.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Jul 17 00:36:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Jul 17 00:37:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {115} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.CLKOUT1_JITTER {257.407} CONFIG.CLKOUT1_PHASE_ERROR {303.235}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
[Sun Jul 17 00:43:26 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Jul 17 00:43:39 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
[Sun Jul 17 00:43:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Jul 17 00:44:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {110} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {44} CONFIG.CLKOUT1_JITTER {271.600} CONFIG.CLKOUT1_PHASE_ERROR {307.118}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = dcb639f1abb961d0; cache size = 25.637 MB.
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
INFO: [Project 1-386] Moving file 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci' from fileset 'cpuclk' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Sun Jul 17 00:51:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Sun Jul 17 00:51:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 17 01:03:58 2022...
