

================================================================
== Vivado HLS Report for 'dut_pad'
================================================================
* Date:           Tue Oct 25 16:03:06 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5396|  18018|  5396|  18018|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+
        |                 |    Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+
        |- Loop 1         |  5184|   5184|          1|          -|          -|    5184|    no    |
        |- Loop 2         |   210|  12832| 210 ~ 802 |          -|          -| 1 ~ 16 |    no    |
        | + Loop 2.1      |   208|    800|  26 ~ 50  |          -|          -| 8 ~ 16 |    no    |
        |  ++ Loop 2.1.1  |    24|     48|          3|          -|          -| 8 ~ 16 |    no    |
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    103|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     52|
|Register         |        -|      -|     148|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     148|    155|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp4_fu_267_p2       |     *    |      1|  0|   0|           6|           8|
    |tmp6_fu_288_p2       |     *    |      1|  0|   0|           9|           5|
    |tmp_4_fu_210_p2      |     *    |      1|  0|   5|           5|           5|
    |i_1_fu_166_p2        |     +    |      0|  0|  13|          13|           1|
    |i_index_fu_281_p2    |     +    |      0|  0|  13|          13|          13|
    |m_1_fu_204_p2        |     +    |      0|  0|   5|           5|           1|
    |next_mul_fu_186_p2   |     +    |      0|  0|   8|           8|           8|
    |o_index_fu_293_p2    |     +    |      0|  0|  13|          13|          13|
    |tmp5_fu_276_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_257_p2        |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_146_p2      |     +    |      0|  0|   5|           2|           5|
    |x_2_fu_228_p2        |     +    |      0|  0|   5|           5|           1|
    |y_2_fu_251_p2        |     +    |      0|  0|   5|           5|           1|
    |exitcond1_fu_160_p2  |   icmp   |      0|  0|   5|          13|          13|
    |exitcond_fu_246_p2   |   icmp   |      0|  0|   3|           6|           6|
    |tmp_2_fu_199_p2      |   icmp   |      0|  0|   3|           6|           6|
    |tmp_5_fu_223_p2      |   icmp   |      0|  0|   3|           6|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 103|         132|         109|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   2|          8|    1|          8|
    |i_reg_86           |  13|          2|   13|         26|
    |m_reg_97           |   5|          2|    5|         10|
    |output_r_address0  |  13|          3|   13|         39|
    |output_r_d0        |   1|          3|    1|          3|
    |phi_mul_reg_108    |   8|          2|    8|         16|
    |x_reg_120          |   5|          2|    5|         10|
    |y_reg_131          |   5|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  52|         24|   51|        122|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |I_cast7_reg_343         |   6|   0|    8|          2|
    |I_cast_reg_348          |   6|   0|   13|          7|
    |ap_CS_fsm               |   7|   0|    7|          0|
    |i_reg_86                |  13|   0|   13|          0|
    |m_1_reg_361             |   5|   0|    5|          0|
    |m_reg_97                |   5|   0|    5|          0|
    |next_mul_reg_353        |   8|   0|    8|          0|
    |o_index_reg_407         |  13|   0|   13|          0|
    |phi_mul_reg_108         |   8|   0|    8|          0|
    |tmp4_reg_397            |  13|   0|   13|          0|
    |tmp5_reg_402            |   9|   0|    9|          0|
    |tmp_4_reg_366           |   9|   0|    9|          0|
    |tmp_6_cast_reg_384      |   5|   0|   13|          8|
    |tmp_6_reg_338           |   6|   0|    6|          0|
    |tmp_cast6_cast_reg_320  |   5|   0|   13|          8|
    |tmp_cast_cast_reg_325   |   5|   0|    9|          4|
    |x_2_reg_379             |   5|   0|    5|          0|
    |x_cast2_reg_371         |   5|   0|   13|          8|
    |x_reg_120               |   5|   0|    5|          0|
    |y_2_reg_392             |   5|   0|    5|          0|
    |y_reg_131               |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 148|   0|  185|         37|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (tmp_2)
4 --> 
	3  / (!tmp_5)
	5  / (tmp_5)
5 --> 
	4  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	5  / true
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: I_read [1/1] 1.04ns
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: M_read [1/1] 1.04ns
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

ST_1: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = trunc i6 %I_read to i5

ST_1: tmp_s [1/1] 1.72ns
:3  %tmp_s = add i5 2, %tmp_3

ST_1: tmp_cast6_cast [1/1] 0.00ns
:4  %tmp_cast6_cast = zext i5 %tmp_s to i13

ST_1: tmp_cast_cast [1/1] 0.00ns
:5  %tmp_cast_cast = zext i5 %tmp_s to i9

ST_1: stg_14 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i13 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond1 [1/1] 2.18ns
:1  %exitcond1 = icmp eq i13 %i, -3008

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

ST_2: i_1 [1/1] 1.96ns
:3  %i_1 = add i13 %i, 1

ST_2: stg_19 [1/1] 0.00ns
:4  br i1 %exitcond1, label %.preheader3.preheader, label %2

ST_2: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = zext i13 %i to i64

ST_2: output_addr [1/1] 0.00ns
:1  %output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_1

ST_2: stg_22 [1/1] 2.71ns
:2  store i1 false, i1* %output_addr, align 1

ST_2: stg_23 [1/1] 0.00ns
:3  br label %1

ST_2: tmp_6 [1/1] 0.00ns
.preheader3.preheader:0  %tmp_6 = trunc i7 %M_read to i6

ST_2: I_cast7 [1/1] 0.00ns
.preheader3.preheader:1  %I_cast7 = zext i6 %I_read to i8

ST_2: I_cast [1/1] 0.00ns
.preheader3.preheader:2  %I_cast = zext i6 %I_read to i13

ST_2: stg_27 [1/1] 1.57ns
.preheader3.preheader:3  br label %.preheader3


 <State 3>: 2.60ns
ST_3: m [1/1] 0.00ns
.preheader3:0  %m = phi i5 [ 0, %.preheader3.preheader ], [ %m_1, %.preheader2 ]

ST_3: phi_mul [1/1] 0.00ns
.preheader3:1  %phi_mul = phi i8 [ 0, %.preheader3.preheader ], [ %next_mul, %.preheader2 ]

ST_3: next_mul [1/1] 1.72ns
.preheader3:2  %next_mul = add i8 %phi_mul, %I_cast7

ST_3: m_cast4_cast [1/1] 0.00ns
.preheader3:3  %m_cast4_cast = zext i5 %m to i9

ST_3: m_cast [1/1] 0.00ns
.preheader3:4  %m_cast = zext i5 %m to i6

ST_3: tmp_2 [1/1] 1.94ns
.preheader3:5  %tmp_2 = icmp slt i6 %m_cast, %tmp_6

ST_3: empty_10 [1/1] 0.00ns
.preheader3:6  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

ST_3: m_1 [1/1] 1.72ns
.preheader3:7  %m_1 = add i5 %m, 1

ST_3: stg_36 [1/1] 0.00ns
.preheader3:8  br i1 %tmp_2, label %.preheader2.preheader, label %4

ST_3: tmp_4 [1/1] 2.60ns
.preheader2.preheader:0  %tmp_4 = mul i9 %m_cast4_cast, %tmp_cast_cast

ST_3: stg_38 [1/1] 1.57ns
.preheader2.preheader:1  br label %.preheader2

ST_3: stg_39 [1/1] 0.00ns
:0  ret void


 <State 4>: 1.94ns
ST_4: x [1/1] 0.00ns
.preheader2:0  %x = phi i5 [ 0, %.preheader2.preheader ], [ %x_2, %.preheader ]

ST_4: x_cast2 [1/1] 0.00ns
.preheader2:1  %x_cast2 = zext i5 %x to i13

ST_4: x_cast [1/1] 0.00ns
.preheader2:2  %x_cast = zext i5 %x to i6

ST_4: tmp_5 [1/1] 1.94ns
.preheader2:3  %tmp_5 = icmp slt i6 %x_cast, %I_read

ST_4: empty_11 [1/1] 0.00ns
.preheader2:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_4: x_2 [1/1] 1.72ns
.preheader2:5  %x_2 = add i5 %x, 1

ST_4: stg_46 [1/1] 0.00ns
.preheader2:6  br i1 %tmp_5, label %.preheader.preheader, label %.preheader3

ST_4: tmp_6_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_6_cast = zext i5 %x_2 to i13

ST_4: stg_48 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 5>: 8.10ns
ST_5: y [1/1] 0.00ns
.preheader:0  %y = phi i5 [ %y_2, %3 ], [ 0, %.preheader.preheader ]

ST_5: y_cast1 [1/1] 0.00ns
.preheader:1  %y_cast1 = zext i5 %y to i8

ST_5: y_cast [1/1] 0.00ns
.preheader:2  %y_cast = zext i5 %y to i6

ST_5: exitcond [1/1] 1.94ns
.preheader:3  %exitcond = icmp eq i6 %y_cast, %I_read

ST_5: empty_12 [1/1] 0.00ns
.preheader:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_5: y_2 [1/1] 1.72ns
.preheader:5  %y_2 = add i5 %y, 1

ST_5: stg_55 [1/1] 0.00ns
.preheader:6  br i1 %exitcond, label %.preheader2, label %3

ST_5: tmp [1/1] 1.72ns
:0  %tmp = add i8 %y_cast1, %phi_mul

ST_5: tmp_cast [1/1] 0.00ns
:1  %tmp_cast = zext i8 %tmp to i13

ST_5: tmp4 [1/1] 6.38ns
:2  %tmp4 = mul i13 %I_cast, %tmp_cast

ST_5: y_2_cast [1/1] 0.00ns
:4  %y_2_cast = zext i5 %y_2 to i9

ST_5: tmp5 [1/1] 1.84ns
:5  %tmp5 = add i9 %y_2_cast, %tmp_4


 <State 6>: 8.34ns
ST_6: i_index [1/1] 1.96ns
:3  %i_index = add i13 %tmp4, %x_cast2

ST_6: tmp5_cast_cast [1/1] 0.00ns
:6  %tmp5_cast_cast = zext i9 %tmp5 to i13

ST_6: tmp6 [1/1] 6.38ns
:7  %tmp6 = mul i13 %tmp5_cast_cast, %tmp_cast6_cast

ST_6: o_index [1/1] 1.96ns
:8  %o_index = add i13 %tmp_6_cast, %tmp6

ST_6: tmp_7 [1/1] 0.00ns
:9  %tmp_7 = zext i13 %i_index to i64

ST_6: input_addr [1/1] 0.00ns
:10  %input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %tmp_7

ST_6: input_load [2/2] 2.71ns
:11  %input_load = load i1* %input_addr, align 1


 <State 7>: 5.42ns
ST_7: input_load [1/2] 2.71ns
:11  %input_load = load i1* %input_addr, align 1

ST_7: tmp_8 [1/1] 0.00ns
:12  %tmp_8 = zext i13 %o_index to i64

ST_7: output_addr_1 [1/1] 0.00ns
:13  %output_addr_1 = getelementptr [5184 x i1]* %output_r, i64 0, i64 %tmp_8

ST_7: stg_71 [1/1] 2.71ns
:14  store i1 %input_load, i1* %output_addr_1, align 1

ST_7: stg_72 [1/1] 0.00ns
:15  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
I_read         (read             ) [ 00111111]
M_read         (read             ) [ 00100000]
tmp_3          (trunc            ) [ 00000000]
tmp_s          (add              ) [ 00000000]
tmp_cast6_cast (zext             ) [ 00111111]
tmp_cast_cast  (zext             ) [ 00111111]
stg_14         (br               ) [ 01100000]
i              (phi              ) [ 00100000]
exitcond1      (icmp             ) [ 00100000]
empty          (speclooptripcount) [ 00000000]
i_1            (add              ) [ 01100000]
stg_19         (br               ) [ 00000000]
tmp_1          (zext             ) [ 00000000]
output_addr    (getelementptr    ) [ 00000000]
stg_22         (store            ) [ 00000000]
stg_23         (br               ) [ 01100000]
tmp_6          (trunc            ) [ 00011111]
I_cast7        (zext             ) [ 00011111]
I_cast         (zext             ) [ 00011111]
stg_27         (br               ) [ 00111111]
m              (phi              ) [ 00010000]
phi_mul        (phi              ) [ 00010111]
next_mul       (add              ) [ 00111111]
m_cast4_cast   (zext             ) [ 00000000]
m_cast         (zext             ) [ 00000000]
tmp_2          (icmp             ) [ 00011111]
empty_10       (speclooptripcount) [ 00000000]
m_1            (add              ) [ 00111111]
stg_36         (br               ) [ 00000000]
tmp_4          (mul              ) [ 00001111]
stg_38         (br               ) [ 00011111]
stg_39         (ret              ) [ 00000000]
x              (phi              ) [ 00001000]
x_cast2        (zext             ) [ 00000111]
x_cast         (zext             ) [ 00000000]
tmp_5          (icmp             ) [ 00011111]
empty_11       (speclooptripcount) [ 00000000]
x_2            (add              ) [ 00011111]
stg_46         (br               ) [ 00111111]
tmp_6_cast     (zext             ) [ 00000111]
stg_48         (br               ) [ 00011111]
y              (phi              ) [ 00000100]
y_cast1        (zext             ) [ 00000000]
y_cast         (zext             ) [ 00000000]
exitcond       (icmp             ) [ 00011111]
empty_12       (speclooptripcount) [ 00000000]
y_2            (add              ) [ 00011111]
stg_55         (br               ) [ 00011111]
tmp            (add              ) [ 00000000]
tmp_cast       (zext             ) [ 00000000]
tmp4           (mul              ) [ 00000010]
y_2_cast       (zext             ) [ 00000000]
tmp5           (add              ) [ 00000010]
i_index        (add              ) [ 00000000]
tmp5_cast_cast (zext             ) [ 00000000]
tmp6           (mul              ) [ 00000000]
o_index        (add              ) [ 00000001]
tmp_7          (zext             ) [ 00000000]
input_addr     (getelementptr    ) [ 00000001]
input_load     (load             ) [ 00000000]
tmp_8          (zext             ) [ 00000000]
output_addr_1  (getelementptr    ) [ 00000000]
stg_71         (store            ) [ 00000000]
stg_72         (br               ) [ 00011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="I_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="6" slack="0"/>
<pin id="42" dir="0" index="1" bw="6" slack="0"/>
<pin id="43" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="M_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="7" slack="0"/>
<pin id="48" dir="0" index="1" bw="7" slack="0"/>
<pin id="49" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="output_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="13" slack="0"/>
<pin id="56" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="13" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/2 stg_71/7 "/>
</bind>
</comp>

<comp id="65" class="1004" name="input_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="13" slack="0"/>
<pin id="69" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="13" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="output_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="13" slack="0"/>
<pin id="81" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/7 "/>
</bind>
</comp>

<comp id="86" class="1005" name="i_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="13" slack="1"/>
<pin id="88" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="m_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="1"/>
<pin id="99" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="m_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="phi_mul_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="1"/>
<pin id="110" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="phi_mul_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="x_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="131" class="1005" name="y_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="1"/>
<pin id="133" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="y_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_3_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="5" slack="0"/>
<pin id="149" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_cast6_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="0"/>
<pin id="154" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast6_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_cast_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="13" slack="0"/>
<pin id="162" dir="0" index="1" bw="13" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="13" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="13" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_6_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="1"/>
<pin id="179" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="I_cast7_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="1"/>
<pin id="182" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast7/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="I_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="1"/>
<pin id="185" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="next_mul_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="1"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="m_cast4_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast4_cast/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="m_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="1"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="m_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="2"/>
<pin id="213" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="x_cast2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast2/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="x_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_5_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="3"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="x_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_6_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="y_cast1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast1/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="y_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="exitcond_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="4"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="y_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="2"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="3"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="y_2_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_2_cast/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="9" slack="2"/>
<pin id="279" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_index_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="1"/>
<pin id="283" dir="0" index="1" bw="5" slack="2"/>
<pin id="284" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp5_cast_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="1"/>
<pin id="287" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast_cast/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="5"/>
<pin id="291" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="o_index_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="2"/>
<pin id="295" dir="0" index="1" bw="13" slack="0"/>
<pin id="296" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="13" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="307" class="1005" name="I_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="I_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="M_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="1"/>
<pin id="317" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="M_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_cast6_cast_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="13" slack="5"/>
<pin id="322" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast6_cast "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_cast_cast_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="2"/>
<pin id="327" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast_cast "/>
</bind>
</comp>

<comp id="333" class="1005" name="i_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="13" slack="0"/>
<pin id="335" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_6_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="1"/>
<pin id="340" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="343" class="1005" name="I_cast7_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="1"/>
<pin id="345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="I_cast7 "/>
</bind>
</comp>

<comp id="348" class="1005" name="I_cast_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="3"/>
<pin id="350" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="353" class="1005" name="next_mul_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="361" class="1005" name="m_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="9" slack="2"/>
<pin id="368" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="x_cast2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="13" slack="2"/>
<pin id="373" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="x_cast2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="x_2_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_6_cast_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="13" slack="2"/>
<pin id="386" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="392" class="1005" name="y_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp4_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="13" slack="1"/>
<pin id="399" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp5_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="1"/>
<pin id="404" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="407" class="1005" name="o_index_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="1"/>
<pin id="409" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="412" class="1005" name="input_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="13" slack="1"/>
<pin id="414" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="76"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="72" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="85"><net_src comp="77" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="40" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="146" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="90" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="90" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="90" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="190"><net_src comp="112" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="101" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="101" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="101" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="191" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="124" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="124" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="124" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="135" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="135" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="135" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="238" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="108" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="251" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="281" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="310"><net_src comp="40" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="318"><net_src comp="46" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="323"><net_src comp="152" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="328"><net_src comp="156" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="336"><net_src comp="166" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="341"><net_src comp="177" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="346"><net_src comp="180" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="351"><net_src comp="183" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="356"><net_src comp="186" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="364"><net_src comp="204" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="369"><net_src comp="210" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="374"><net_src comp="215" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="382"><net_src comp="228" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="387"><net_src comp="234" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="395"><net_src comp="251" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="400"><net_src comp="267" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="405"><net_src comp="276" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="410"><net_src comp="293" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="415"><net_src comp="65" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: output_r | {2 7 }
 - Input state : 
	Port: dut_pad : input_r | {6 7 }
	Port: dut_pad : M | {1 }
	Port: dut_pad : I | {1 }
  - Chain level:
	State 1
		tmp_s : 1
		tmp_cast6_cast : 2
		tmp_cast_cast : 2
	State 2
		exitcond1 : 1
		i_1 : 1
		stg_19 : 2
		tmp_1 : 1
		output_addr : 2
		stg_22 : 3
	State 3
		next_mul : 1
		m_cast4_cast : 1
		m_cast : 1
		tmp_2 : 2
		m_1 : 1
		stg_36 : 3
		tmp_4 : 2
	State 4
		x_cast2 : 1
		x_cast : 1
		tmp_5 : 2
		x_2 : 1
		stg_46 : 3
		tmp_6_cast : 2
	State 5
		y_cast1 : 1
		y_cast : 1
		exitcond : 2
		y_2 : 1
		stg_55 : 3
		tmp : 2
		tmp_cast : 3
		tmp4 : 4
		y_2_cast : 2
		tmp5 : 3
	State 6
		tmp6 : 1
		o_index : 2
		tmp_7 : 1
		input_addr : 2
		input_load : 3
	State 7
		output_addr_1 : 1
		stg_71 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_146     |    0    |    0    |    5    |
|          |       i_1_fu_166      |    0    |    0    |    13   |
|          |    next_mul_fu_186    |    0    |    0    |    8    |
|          |       m_1_fu_204      |    0    |    0    |    5    |
|    add   |       x_2_fu_228      |    0    |    0    |    5    |
|          |       y_2_fu_251      |    0    |    0    |    5    |
|          |       tmp_fu_257      |    0    |    0    |    8    |
|          |      tmp5_fu_276      |    0    |    0    |    9    |
|          |     i_index_fu_281    |    0    |    0    |    13   |
|          |     o_index_fu_293    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond1_fu_160   |    0    |    0    |    5    |
|   icmp   |      tmp_2_fu_199     |    0    |    0    |    3    |
|          |      tmp_5_fu_223     |    0    |    0    |    3    |
|          |    exitcond_fu_246    |    0    |    0    |    3    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_4_fu_210     |    1    |    0    |    5    |
|    mul   |      tmp4_fu_267      |    1    |    0    |    0    |
|          |      tmp6_fu_288      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   |   I_read_read_fu_40   |    0    |    0    |    0    |
|          |   M_read_read_fu_46   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |      tmp_3_fu_142     |    0    |    0    |    0    |
|          |      tmp_6_fu_177     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | tmp_cast6_cast_fu_152 |    0    |    0    |    0    |
|          |  tmp_cast_cast_fu_156 |    0    |    0    |    0    |
|          |      tmp_1_fu_172     |    0    |    0    |    0    |
|          |     I_cast7_fu_180    |    0    |    0    |    0    |
|          |     I_cast_fu_183     |    0    |    0    |    0    |
|          |  m_cast4_cast_fu_191  |    0    |    0    |    0    |
|          |     m_cast_fu_195     |    0    |    0    |    0    |
|          |     x_cast2_fu_215    |    0    |    0    |    0    |
|   zext   |     x_cast_fu_219     |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_234   |    0    |    0    |    0    |
|          |     y_cast1_fu_238    |    0    |    0    |    0    |
|          |     y_cast_fu_242     |    0    |    0    |    0    |
|          |    tmp_cast_fu_263    |    0    |    0    |    0    |
|          |    y_2_cast_fu_272    |    0    |    0    |    0    |
|          | tmp5_cast_cast_fu_285 |    0    |    0    |    0    |
|          |      tmp_7_fu_298     |    0    |    0    |    0    |
|          |      tmp_8_fu_303     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |    0    |   103   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    I_cast7_reg_343   |    8   |
|    I_cast_reg_348    |   13   |
|    I_read_reg_307    |    6   |
|    M_read_reg_315    |    7   |
|      i_1_reg_333     |   13   |
|       i_reg_86       |   13   |
|  input_addr_reg_412  |   13   |
|      m_1_reg_361     |    5   |
|       m_reg_97       |    5   |
|   next_mul_reg_353   |    8   |
|    o_index_reg_407   |   13   |
|    phi_mul_reg_108   |    8   |
|     tmp4_reg_397     |   13   |
|     tmp5_reg_402     |    9   |
|     tmp_4_reg_366    |    9   |
|  tmp_6_cast_reg_384  |   13   |
|     tmp_6_reg_338    |    6   |
|tmp_cast6_cast_reg_320|   13   |
| tmp_cast_cast_reg_325|    9   |
|      x_2_reg_379     |    5   |
|    x_cast2_reg_371   |   13   |
|       x_reg_120      |    5   |
|      y_2_reg_392     |    5   |
|       y_reg_131      |    5   |
+----------------------+--------+
|         Total        |   217  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  13  |   26   ||    13   |
| grp_access_fu_59 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_72 |  p0  |   2  |  13  |   26   ||    13   |
|  phi_mul_reg_108 |  p0  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   70   ||  6.284  ||    35   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   35   |
|  Register |    -   |    -   |   217  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   217  |   138  |
+-----------+--------+--------+--------+--------+
