ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI1_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_SPI1_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/spi.c"
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI1 init function */
  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
  32:Core/Src/spi.c **** {
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  41:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  36              		.loc 1 41 3 view .LVU1
  37              		.loc 1 41 18 is_stmt 0 view .LVU2
  38 0002 0E48     		ldr	r0, .L5
  39 0004 0E4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  42:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 42 3 is_stmt 1 view .LVU3
  42              		.loc 1 42 19 is_stmt 0 view .LVU4
  43 0008 4FF48273 		mov	r3, #260
  44 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  45              		.loc 1 43 3 is_stmt 1 view .LVU5
  46              		.loc 1 43 24 is_stmt 0 view .LVU6
  47 000e 0023     		movs	r3, #0
  48 0010 8360     		str	r3, [r0, #8]
  44:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  49              		.loc 1 44 3 is_stmt 1 view .LVU7
  50              		.loc 1 44 23 is_stmt 0 view .LVU8
  51 0012 C360     		str	r3, [r0, #12]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  52              		.loc 1 45 3 is_stmt 1 view .LVU9
  53              		.loc 1 45 26 is_stmt 0 view .LVU10
  54 0014 0361     		str	r3, [r0, #16]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  55              		.loc 1 46 3 is_stmt 1 view .LVU11
  56              		.loc 1 46 23 is_stmt 0 view .LVU12
  57 0016 4361     		str	r3, [r0, #20]
  47:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  58              		.loc 1 47 3 is_stmt 1 view .LVU13
  59              		.loc 1 47 18 is_stmt 0 view .LVU14
  60 0018 4FF40072 		mov	r2, #512
  61 001c 8261     		str	r2, [r0, #24]
  48:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  62              		.loc 1 48 3 is_stmt 1 view .LVU15
  63              		.loc 1 48 32 is_stmt 0 view .LVU16
  64 001e 0822     		movs	r2, #8
  65 0020 C261     		str	r2, [r0, #28]
  49:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  66              		.loc 1 49 3 is_stmt 1 view .LVU17
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 3


  67              		.loc 1 49 23 is_stmt 0 view .LVU18
  68 0022 0362     		str	r3, [r0, #32]
  50:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  69              		.loc 1 50 3 is_stmt 1 view .LVU19
  70              		.loc 1 50 21 is_stmt 0 view .LVU20
  71 0024 4362     		str	r3, [r0, #36]
  51:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  72              		.loc 1 51 3 is_stmt 1 view .LVU21
  73              		.loc 1 51 29 is_stmt 0 view .LVU22
  74 0026 8362     		str	r3, [r0, #40]
  52:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  75              		.loc 1 52 3 is_stmt 1 view .LVU23
  76              		.loc 1 52 28 is_stmt 0 view .LVU24
  77 0028 0A23     		movs	r3, #10
  78 002a C362     		str	r3, [r0, #44]
  53:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  79              		.loc 1 53 3 is_stmt 1 view .LVU25
  80              		.loc 1 53 7 is_stmt 0 view .LVU26
  81 002c FFF7FEFF 		bl	HAL_SPI_Init
  82              	.LVL0:
  83              		.loc 1 53 6 view .LVU27
  84 0030 00B9     		cbnz	r0, .L4
  85              	.L1:
  54:Core/Src/spi.c ****   {
  55:Core/Src/spi.c ****     Error_Handler();
  56:Core/Src/spi.c ****   }
  57:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  58:Core/Src/spi.c **** 
  59:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c **** }
  86              		.loc 1 61 1 view .LVU28
  87 0032 08BD     		pop	{r3, pc}
  88              	.L4:
  55:Core/Src/spi.c ****   }
  89              		.loc 1 55 5 is_stmt 1 view .LVU29
  90 0034 FFF7FEFF 		bl	Error_Handler
  91              	.LVL1:
  92              		.loc 1 61 1 is_stmt 0 view .LVU30
  93 0038 FBE7     		b	.L1
  94              	.L6:
  95 003a 00BF     		.align	2
  96              	.L5:
  97 003c 00000000 		.word	.LANCHOR0
  98 0040 00300140 		.word	1073819648
  99              		.cfi_endproc
 100              	.LFE65:
 102              		.section	.text.MX_SPI2_Init,"ax",%progbits
 103              		.align	1
 104              		.global	MX_SPI2_Init
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	MX_SPI2_Init:
 110              	.LFB66:
  62:Core/Src/spi.c **** /* SPI2 init function */
  63:Core/Src/spi.c **** void MX_SPI2_Init(void)
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 4


  64:Core/Src/spi.c **** {
 111              		.loc 1 64 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 08B5     		push	{r3, lr}
 116              	.LCFI1:
 117              		.cfi_def_cfa_offset 8
 118              		.cfi_offset 3, -8
 119              		.cfi_offset 14, -4
  65:Core/Src/spi.c **** 
  66:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  67:Core/Src/spi.c **** 
  68:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  73:Core/Src/spi.c ****   hspi2.Instance = SPI2;
 120              		.loc 1 73 3 view .LVU32
 121              		.loc 1 73 18 is_stmt 0 view .LVU33
 122 0002 0E48     		ldr	r0, .L11
 123 0004 0E4B     		ldr	r3, .L11+4
 124 0006 0360     		str	r3, [r0]
  74:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 125              		.loc 1 74 3 is_stmt 1 view .LVU34
 126              		.loc 1 74 19 is_stmt 0 view .LVU35
 127 0008 4FF48273 		mov	r3, #260
 128 000c 4360     		str	r3, [r0, #4]
  75:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 129              		.loc 1 75 3 is_stmt 1 view .LVU36
 130              		.loc 1 75 24 is_stmt 0 view .LVU37
 131 000e 0023     		movs	r3, #0
 132 0010 8360     		str	r3, [r0, #8]
  76:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 133              		.loc 1 76 3 is_stmt 1 view .LVU38
 134              		.loc 1 76 23 is_stmt 0 view .LVU39
 135 0012 C360     		str	r3, [r0, #12]
  77:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 136              		.loc 1 77 3 is_stmt 1 view .LVU40
 137              		.loc 1 77 26 is_stmt 0 view .LVU41
 138 0014 0361     		str	r3, [r0, #16]
  78:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 139              		.loc 1 78 3 is_stmt 1 view .LVU42
 140              		.loc 1 78 23 is_stmt 0 view .LVU43
 141 0016 4361     		str	r3, [r0, #20]
  79:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 142              		.loc 1 79 3 is_stmt 1 view .LVU44
 143              		.loc 1 79 18 is_stmt 0 view .LVU45
 144 0018 4FF40072 		mov	r2, #512
 145 001c 8261     		str	r2, [r0, #24]
  80:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 146              		.loc 1 80 3 is_stmt 1 view .LVU46
 147              		.loc 1 80 32 is_stmt 0 view .LVU47
 148 001e 0822     		movs	r2, #8
 149 0020 C261     		str	r2, [r0, #28]
  81:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 5


 150              		.loc 1 81 3 is_stmt 1 view .LVU48
 151              		.loc 1 81 23 is_stmt 0 view .LVU49
 152 0022 0362     		str	r3, [r0, #32]
  82:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 153              		.loc 1 82 3 is_stmt 1 view .LVU50
 154              		.loc 1 82 21 is_stmt 0 view .LVU51
 155 0024 4362     		str	r3, [r0, #36]
  83:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 156              		.loc 1 83 3 is_stmt 1 view .LVU52
 157              		.loc 1 83 29 is_stmt 0 view .LVU53
 158 0026 8362     		str	r3, [r0, #40]
  84:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 10;
 159              		.loc 1 84 3 is_stmt 1 view .LVU54
 160              		.loc 1 84 28 is_stmt 0 view .LVU55
 161 0028 0A23     		movs	r3, #10
 162 002a C362     		str	r3, [r0, #44]
  85:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 163              		.loc 1 85 3 is_stmt 1 view .LVU56
 164              		.loc 1 85 7 is_stmt 0 view .LVU57
 165 002c FFF7FEFF 		bl	HAL_SPI_Init
 166              	.LVL2:
 167              		.loc 1 85 6 view .LVU58
 168 0030 00B9     		cbnz	r0, .L10
 169              	.L7:
  86:Core/Src/spi.c ****   {
  87:Core/Src/spi.c ****     Error_Handler();
  88:Core/Src/spi.c ****   }
  89:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  90:Core/Src/spi.c **** 
  91:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c **** }
 170              		.loc 1 93 1 view .LVU59
 171 0032 08BD     		pop	{r3, pc}
 172              	.L10:
  87:Core/Src/spi.c ****   }
 173              		.loc 1 87 5 is_stmt 1 view .LVU60
 174 0034 FFF7FEFF 		bl	Error_Handler
 175              	.LVL3:
 176              		.loc 1 93 1 is_stmt 0 view .LVU61
 177 0038 FBE7     		b	.L7
 178              	.L12:
 179 003a 00BF     		.align	2
 180              	.L11:
 181 003c 00000000 		.word	.LANCHOR1
 182 0040 00380040 		.word	1073756160
 183              		.cfi_endproc
 184              	.LFE66:
 186              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 187              		.align	1
 188              		.global	HAL_SPI_MspInit
 189              		.syntax unified
 190              		.thumb
 191              		.thumb_func
 193              	HAL_SPI_MspInit:
 194              	.LVL4:
 195              	.LFB67:
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 6


  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  96:Core/Src/spi.c **** {
 196              		.loc 1 96 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 32
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		.loc 1 96 1 is_stmt 0 view .LVU63
 201 0000 30B5     		push	{r4, r5, lr}
 202              	.LCFI2:
 203              		.cfi_def_cfa_offset 12
 204              		.cfi_offset 4, -12
 205              		.cfi_offset 5, -8
 206              		.cfi_offset 14, -4
 207 0002 89B0     		sub	sp, sp, #36
 208              	.LCFI3:
 209              		.cfi_def_cfa_offset 48
  97:Core/Src/spi.c **** 
  98:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 210              		.loc 1 98 3 is_stmt 1 view .LVU64
 211              		.loc 1 98 20 is_stmt 0 view .LVU65
 212 0004 0023     		movs	r3, #0
 213 0006 0493     		str	r3, [sp, #16]
 214 0008 0593     		str	r3, [sp, #20]
 215 000a 0693     		str	r3, [sp, #24]
 216 000c 0793     		str	r3, [sp, #28]
  99:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 217              		.loc 1 99 3 is_stmt 1 view .LVU66
 218              		.loc 1 99 15 is_stmt 0 view .LVU67
 219 000e 0368     		ldr	r3, [r0]
 220              		.loc 1 99 5 view .LVU68
 221 0010 344A     		ldr	r2, .L19
 222 0012 9342     		cmp	r3, r2
 223 0014 04D0     		beq	.L17
 100:Core/Src/spi.c ****   {
 101:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
 104:Core/Src/spi.c ****     /* SPI1 clock enable */
 105:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 108:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 109:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 110:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 111:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 112:Core/Src/spi.c ****     */
 113:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 114:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 115:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 116:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 117:Core/Src/spi.c **** 
 118:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 119:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 120:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 121:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 122:Core/Src/spi.c **** 
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 7


 123:Core/Src/spi.c ****     /* SPI1 interrupt Init */
 124:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 125:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 126:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 127:Core/Src/spi.c **** 
 128:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 129:Core/Src/spi.c ****   }
 130:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 224              		.loc 1 130 8 is_stmt 1 view .LVU69
 225              		.loc 1 130 10 is_stmt 0 view .LVU70
 226 0016 344A     		ldr	r2, .L19+4
 227 0018 9342     		cmp	r3, r2
 228 001a 31D0     		beq	.L18
 229              	.LVL5:
 230              	.L13:
 131:Core/Src/spi.c ****   {
 132:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 133:Core/Src/spi.c **** 
 134:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 135:Core/Src/spi.c ****     /* SPI2 clock enable */
 136:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 137:Core/Src/spi.c **** 
 138:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 139:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 140:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 141:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 142:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 143:Core/Src/spi.c ****     */
 144:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 145:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 146:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 147:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 148:Core/Src/spi.c **** 
 149:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 150:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 151:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 153:Core/Src/spi.c **** 
 154:Core/Src/spi.c ****     /* SPI2 interrupt Init */
 155:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 156:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 157:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 158:Core/Src/spi.c **** 
 159:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 160:Core/Src/spi.c ****   }
 161:Core/Src/spi.c **** }
 231              		.loc 1 161 1 view .LVU71
 232 001c 09B0     		add	sp, sp, #36
 233              	.LCFI4:
 234              		.cfi_remember_state
 235              		.cfi_def_cfa_offset 12
 236              		@ sp needed
 237 001e 30BD     		pop	{r4, r5, pc}
 238              	.LVL6:
 239              	.L17:
 240              	.LCFI5:
 241              		.cfi_restore_state
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 8


 105:Core/Src/spi.c **** 
 242              		.loc 1 105 5 is_stmt 1 view .LVU72
 243              	.LBB2:
 105:Core/Src/spi.c **** 
 244              		.loc 1 105 5 view .LVU73
 105:Core/Src/spi.c **** 
 245              		.loc 1 105 5 view .LVU74
 246 0020 324B     		ldr	r3, .L19+8
 247 0022 9A69     		ldr	r2, [r3, #24]
 248 0024 42F48052 		orr	r2, r2, #4096
 249 0028 9A61     		str	r2, [r3, #24]
 105:Core/Src/spi.c **** 
 250              		.loc 1 105 5 view .LVU75
 251 002a 9A69     		ldr	r2, [r3, #24]
 252 002c 02F48052 		and	r2, r2, #4096
 253 0030 0092     		str	r2, [sp]
 105:Core/Src/spi.c **** 
 254              		.loc 1 105 5 view .LVU76
 255 0032 009A     		ldr	r2, [sp]
 256              	.LBE2:
 105:Core/Src/spi.c **** 
 257              		.loc 1 105 5 view .LVU77
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 258              		.loc 1 107 5 view .LVU78
 259              	.LBB3:
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 260              		.loc 1 107 5 view .LVU79
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 261              		.loc 1 107 5 view .LVU80
 262 0034 9A69     		ldr	r2, [r3, #24]
 263 0036 42F00402 		orr	r2, r2, #4
 264 003a 9A61     		str	r2, [r3, #24]
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 265              		.loc 1 107 5 view .LVU81
 266 003c 9B69     		ldr	r3, [r3, #24]
 267 003e 03F00403 		and	r3, r3, #4
 268 0042 0193     		str	r3, [sp, #4]
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 269              		.loc 1 107 5 view .LVU82
 270 0044 019B     		ldr	r3, [sp, #4]
 271              	.LBE3:
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 272              		.loc 1 107 5 view .LVU83
 113:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 273              		.loc 1 113 5 view .LVU84
 113:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 274              		.loc 1 113 25 is_stmt 0 view .LVU85
 275 0046 A023     		movs	r3, #160
 276 0048 0493     		str	r3, [sp, #16]
 114:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 277              		.loc 1 114 5 is_stmt 1 view .LVU86
 114:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 278              		.loc 1 114 26 is_stmt 0 view .LVU87
 279 004a 0223     		movs	r3, #2
 280 004c 0593     		str	r3, [sp, #20]
 115:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 281              		.loc 1 115 5 is_stmt 1 view .LVU88
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 9


 115:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 282              		.loc 1 115 27 is_stmt 0 view .LVU89
 283 004e 0323     		movs	r3, #3
 284 0050 0793     		str	r3, [sp, #28]
 116:Core/Src/spi.c **** 
 285              		.loc 1 116 5 is_stmt 1 view .LVU90
 286 0052 274D     		ldr	r5, .L19+12
 287 0054 04A9     		add	r1, sp, #16
 288 0056 2846     		mov	r0, r5
 289              	.LVL7:
 116:Core/Src/spi.c **** 
 290              		.loc 1 116 5 is_stmt 0 view .LVU91
 291 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 292              	.LVL8:
 118:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 293              		.loc 1 118 5 is_stmt 1 view .LVU92
 118:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 294              		.loc 1 118 25 is_stmt 0 view .LVU93
 295 005c 4023     		movs	r3, #64
 296 005e 0493     		str	r3, [sp, #16]
 119:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 297              		.loc 1 119 5 is_stmt 1 view .LVU94
 119:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 298              		.loc 1 119 26 is_stmt 0 view .LVU95
 299 0060 0024     		movs	r4, #0
 300 0062 0594     		str	r4, [sp, #20]
 120:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 301              		.loc 1 120 5 is_stmt 1 view .LVU96
 120:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 302              		.loc 1 120 26 is_stmt 0 view .LVU97
 303 0064 0694     		str	r4, [sp, #24]
 121:Core/Src/spi.c **** 
 304              		.loc 1 121 5 is_stmt 1 view .LVU98
 305 0066 04A9     		add	r1, sp, #16
 306 0068 2846     		mov	r0, r5
 307 006a FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL9:
 124:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 309              		.loc 1 124 5 view .LVU99
 310 006e 2246     		mov	r2, r4
 311 0070 0521     		movs	r1, #5
 312 0072 2320     		movs	r0, #35
 313 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 314              	.LVL10:
 125:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 315              		.loc 1 125 5 view .LVU100
 316 0078 2320     		movs	r0, #35
 317 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 318              	.LVL11:
 319 007e CDE7     		b	.L13
 320              	.LVL12:
 321              	.L18:
 136:Core/Src/spi.c **** 
 322              		.loc 1 136 5 view .LVU101
 323              	.LBB4:
 136:Core/Src/spi.c **** 
 324              		.loc 1 136 5 view .LVU102
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 10


 136:Core/Src/spi.c **** 
 325              		.loc 1 136 5 view .LVU103
 326 0080 1A4B     		ldr	r3, .L19+8
 327 0082 DA69     		ldr	r2, [r3, #28]
 328 0084 42F48042 		orr	r2, r2, #16384
 329 0088 DA61     		str	r2, [r3, #28]
 136:Core/Src/spi.c **** 
 330              		.loc 1 136 5 view .LVU104
 331 008a DA69     		ldr	r2, [r3, #28]
 332 008c 02F48042 		and	r2, r2, #16384
 333 0090 0292     		str	r2, [sp, #8]
 136:Core/Src/spi.c **** 
 334              		.loc 1 136 5 view .LVU105
 335 0092 029A     		ldr	r2, [sp, #8]
 336              	.LBE4:
 136:Core/Src/spi.c **** 
 337              		.loc 1 136 5 view .LVU106
 138:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 338              		.loc 1 138 5 view .LVU107
 339              	.LBB5:
 138:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 340              		.loc 1 138 5 view .LVU108
 138:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 341              		.loc 1 138 5 view .LVU109
 342 0094 9A69     		ldr	r2, [r3, #24]
 343 0096 42F00802 		orr	r2, r2, #8
 344 009a 9A61     		str	r2, [r3, #24]
 138:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 345              		.loc 1 138 5 view .LVU110
 346 009c 9B69     		ldr	r3, [r3, #24]
 347 009e 03F00803 		and	r3, r3, #8
 348 00a2 0393     		str	r3, [sp, #12]
 138:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 349              		.loc 1 138 5 view .LVU111
 350 00a4 039B     		ldr	r3, [sp, #12]
 351              	.LBE5:
 138:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 352              		.loc 1 138 5 view .LVU112
 144:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 353              		.loc 1 144 5 view .LVU113
 144:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354              		.loc 1 144 25 is_stmt 0 view .LVU114
 355 00a6 4FF42043 		mov	r3, #40960
 356 00aa 0493     		str	r3, [sp, #16]
 145:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 357              		.loc 1 145 5 is_stmt 1 view .LVU115
 145:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 358              		.loc 1 145 26 is_stmt 0 view .LVU116
 359 00ac 0223     		movs	r3, #2
 360 00ae 0593     		str	r3, [sp, #20]
 146:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 361              		.loc 1 146 5 is_stmt 1 view .LVU117
 146:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 362              		.loc 1 146 27 is_stmt 0 view .LVU118
 363 00b0 0323     		movs	r3, #3
 364 00b2 0793     		str	r3, [sp, #28]
 147:Core/Src/spi.c **** 
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 11


 365              		.loc 1 147 5 is_stmt 1 view .LVU119
 366 00b4 0F4D     		ldr	r5, .L19+16
 367 00b6 04A9     		add	r1, sp, #16
 368 00b8 2846     		mov	r0, r5
 369              	.LVL13:
 147:Core/Src/spi.c **** 
 370              		.loc 1 147 5 is_stmt 0 view .LVU120
 371 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 372              	.LVL14:
 149:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 373              		.loc 1 149 5 is_stmt 1 view .LVU121
 149:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 374              		.loc 1 149 25 is_stmt 0 view .LVU122
 375 00be 4FF48043 		mov	r3, #16384
 376 00c2 0493     		str	r3, [sp, #16]
 150:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 377              		.loc 1 150 5 is_stmt 1 view .LVU123
 150:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 378              		.loc 1 150 26 is_stmt 0 view .LVU124
 379 00c4 0024     		movs	r4, #0
 380 00c6 0594     		str	r4, [sp, #20]
 151:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 381              		.loc 1 151 5 is_stmt 1 view .LVU125
 151:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 382              		.loc 1 151 26 is_stmt 0 view .LVU126
 383 00c8 0694     		str	r4, [sp, #24]
 152:Core/Src/spi.c **** 
 384              		.loc 1 152 5 is_stmt 1 view .LVU127
 385 00ca 04A9     		add	r1, sp, #16
 386 00cc 2846     		mov	r0, r5
 387 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 388              	.LVL15:
 155:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI2_IRQn);
 389              		.loc 1 155 5 view .LVU128
 390 00d2 2246     		mov	r2, r4
 391 00d4 0521     		movs	r1, #5
 392 00d6 2420     		movs	r0, #36
 393 00d8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 394              	.LVL16:
 156:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 395              		.loc 1 156 5 view .LVU129
 396 00dc 2420     		movs	r0, #36
 397 00de FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 398              	.LVL17:
 399              		.loc 1 161 1 is_stmt 0 view .LVU130
 400 00e2 9BE7     		b	.L13
 401              	.L20:
 402              		.align	2
 403              	.L19:
 404 00e4 00300140 		.word	1073819648
 405 00e8 00380040 		.word	1073756160
 406 00ec 00100240 		.word	1073876992
 407 00f0 00080140 		.word	1073809408
 408 00f4 000C0140 		.word	1073810432
 409              		.cfi_endproc
 410              	.LFE67:
 412              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 12


 413              		.align	1
 414              		.global	HAL_SPI_MspDeInit
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 419              	HAL_SPI_MspDeInit:
 420              	.LVL18:
 421              	.LFB68:
 162:Core/Src/spi.c **** 
 163:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 164:Core/Src/spi.c **** {
 422              		.loc 1 164 1 is_stmt 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426              		.loc 1 164 1 is_stmt 0 view .LVU132
 427 0000 08B5     		push	{r3, lr}
 428              	.LCFI6:
 429              		.cfi_def_cfa_offset 8
 430              		.cfi_offset 3, -8
 431              		.cfi_offset 14, -4
 165:Core/Src/spi.c **** 
 166:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 432              		.loc 1 166 3 is_stmt 1 view .LVU133
 433              		.loc 1 166 15 is_stmt 0 view .LVU134
 434 0002 0368     		ldr	r3, [r0]
 435              		.loc 1 166 5 view .LVU135
 436 0004 114A     		ldr	r2, .L27
 437 0006 9342     		cmp	r3, r2
 438 0008 03D0     		beq	.L25
 167:Core/Src/spi.c ****   {
 168:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 169:Core/Src/spi.c **** 
 170:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 171:Core/Src/spi.c ****     /* Peripheral clock disable */
 172:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 173:Core/Src/spi.c **** 
 174:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 175:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 176:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 177:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 178:Core/Src/spi.c ****     */
 179:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 180:Core/Src/spi.c **** 
 181:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 182:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 183:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 184:Core/Src/spi.c **** 
 185:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 186:Core/Src/spi.c ****   }
 187:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI2)
 439              		.loc 1 187 8 is_stmt 1 view .LVU136
 440              		.loc 1 187 10 is_stmt 0 view .LVU137
 441 000a 114A     		ldr	r2, .L27+4
 442 000c 9342     		cmp	r3, r2
 443 000e 0ED0     		beq	.L26
 444              	.LVL19:
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 13


 445              	.L21:
 188:Core/Src/spi.c ****   {
 189:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 190:Core/Src/spi.c **** 
 191:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 192:Core/Src/spi.c ****     /* Peripheral clock disable */
 193:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 194:Core/Src/spi.c **** 
 195:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 196:Core/Src/spi.c ****     PB13     ------> SPI2_SCK
 197:Core/Src/spi.c ****     PB14     ------> SPI2_MISO
 198:Core/Src/spi.c ****     PB15     ------> SPI2_MOSI
 199:Core/Src/spi.c ****     */
 200:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 201:Core/Src/spi.c **** 
 202:Core/Src/spi.c ****     /* SPI2 interrupt Deinit */
 203:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI2_IRQn);
 204:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 205:Core/Src/spi.c **** 
 206:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 207:Core/Src/spi.c ****   }
 208:Core/Src/spi.c **** }
 446              		.loc 1 208 1 view .LVU138
 447 0010 08BD     		pop	{r3, pc}
 448              	.LVL20:
 449              	.L25:
 172:Core/Src/spi.c **** 
 450              		.loc 1 172 5 is_stmt 1 view .LVU139
 451 0012 02F56042 		add	r2, r2, #57344
 452 0016 9369     		ldr	r3, [r2, #24]
 453 0018 23F48053 		bic	r3, r3, #4096
 454 001c 9361     		str	r3, [r2, #24]
 179:Core/Src/spi.c **** 
 455              		.loc 1 179 5 view .LVU140
 456 001e E021     		movs	r1, #224
 457 0020 0C48     		ldr	r0, .L27+8
 458              	.LVL21:
 179:Core/Src/spi.c **** 
 459              		.loc 1 179 5 is_stmt 0 view .LVU141
 460 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 461              	.LVL22:
 182:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 462              		.loc 1 182 5 is_stmt 1 view .LVU142
 463 0026 2320     		movs	r0, #35
 464 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 465              	.LVL23:
 466 002c F0E7     		b	.L21
 467              	.LVL24:
 468              	.L26:
 193:Core/Src/spi.c **** 
 469              		.loc 1 193 5 view .LVU143
 470 002e 02F5EC32 		add	r2, r2, #120832
 471 0032 D369     		ldr	r3, [r2, #28]
 472 0034 23F48043 		bic	r3, r3, #16384
 473 0038 D361     		str	r3, [r2, #28]
 200:Core/Src/spi.c **** 
 474              		.loc 1 200 5 view .LVU144
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 14


 475 003a 4FF46041 		mov	r1, #57344
 476 003e 0648     		ldr	r0, .L27+12
 477              	.LVL25:
 200:Core/Src/spi.c **** 
 478              		.loc 1 200 5 is_stmt 0 view .LVU145
 479 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 480              	.LVL26:
 203:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 481              		.loc 1 203 5 is_stmt 1 view .LVU146
 482 0044 2420     		movs	r0, #36
 483 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 484              	.LVL27:
 485              		.loc 1 208 1 is_stmt 0 view .LVU147
 486 004a E1E7     		b	.L21
 487              	.L28:
 488              		.align	2
 489              	.L27:
 490 004c 00300140 		.word	1073819648
 491 0050 00380040 		.word	1073756160
 492 0054 00080140 		.word	1073809408
 493 0058 000C0140 		.word	1073810432
 494              		.cfi_endproc
 495              	.LFE68:
 497              		.global	hspi2
 498              		.global	hspi1
 499              		.section	.bss.hspi1,"aw",%nobits
 500              		.align	2
 501              		.set	.LANCHOR0,. + 0
 504              	hspi1:
 505 0000 00000000 		.space	88
 505      00000000 
 505      00000000 
 505      00000000 
 505      00000000 
 506              		.section	.bss.hspi2,"aw",%nobits
 507              		.align	2
 508              		.set	.LANCHOR1,. + 0
 511              	hspi2:
 512 0000 00000000 		.space	88
 512      00000000 
 512      00000000 
 512      00000000 
 512      00000000 
 513              		.text
 514              	.Letext0:
 515              		.file 2 "c:\\makefile\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.10\\arm-n
 516              		.file 3 "c:\\makefile\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.10\\arm-n
 517              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 518              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 519              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 520              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 521              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 522              		.file 9 "Core/Inc/spi.h"
 523              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 524              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:18     .text.MX_SPI1_Init:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:24     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:97     .text.MX_SPI1_Init:0000003c $d
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:103    .text.MX_SPI2_Init:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:109    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:181    .text.MX_SPI2_Init:0000003c $d
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:187    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:193    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:404    .text.HAL_SPI_MspInit:000000e4 $d
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:413    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:419    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:490    .text.HAL_SPI_MspDeInit:0000004c $d
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:511    .bss.hspi2:00000000 hspi2
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:504    .bss.hspi1:00000000 hspi1
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:500    .bss.hspi1:00000000 $d
C:\Users\Acer\AppData\Local\Temp\ccslkBlK.s:507    .bss.hspi2:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
