// Seed: 1422977398
module module_0;
  always @(posedge 1 + 1) $display;
  supply1 id_1;
  assign id_1 = 1'h0 == id_1;
  integer id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always id_1 <= #1 1;
  bufif1 (id_1, id_2, id_3);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  assign id_4[1] = 1;
  module_0();
  assign id_3 = 1;
endmodule
