// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "08/21/2018 09:21:10"

// 
// Device: Altera EP3C40Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DSP_FPGA_IMC_PMSM (
	XINT3,
	CLKIN,
	RST,
	PWMA1,
	XWE0,
	XA,
	XD,
	SD,
	PWMA2,
	PWMA3,
	PWMA4,
	PWMC3,
	PWMC4,
	PWMA5,
	PWMA6,
	PWMC5,
	PWMC6,
	PWMA7,
	PWMD1,
	PWMD2,
	PWMD3,
	PWMD4,
	PWMD5,
	PWMD6,
	LED3,
	PWMB8,
	PWMA8,
	DOV,
	PWMB7,
	XRD);
output 	XINT3;
input 	CLKIN;
input 	RST;
output 	PWMA1;
input 	XWE0;
input 	[19:0] XA;
inout 	[15:0] XD;
input 	SD;
output 	PWMA2;
output 	PWMA3;
output 	PWMA4;
output 	PWMC3;
output 	PWMC4;
output 	PWMA5;
output 	PWMA6;
output 	PWMC5;
output 	PWMC6;
output 	PWMA7;
output 	PWMD1;
output 	PWMD2;
output 	PWMD3;
output 	PWMD4;
output 	PWMD5;
output 	PWMD6;
output 	LED3;
output 	PWMB8;
output 	PWMA8;
input 	DOV;
output 	PWMB7;
input 	XRD;

// Design Ports Information
// XINT3	=>  Location: PIN_202,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMA1	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMA2	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMA3	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMA4	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMC3	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMC4	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMA5	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMA6	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMC5	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMC6	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMA7	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMD1	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMD2	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMD3	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMD4	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMD5	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMD6	=>  Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LED3	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMB8	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMA8	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PWMB7	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[15]	=>  Location: PIN_197,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[14]	=>  Location: PIN_196,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[13]	=>  Location: PIN_195,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[12]	=>  Location: PIN_194,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[11]	=>  Location: PIN_189,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[10]	=>  Location: PIN_188,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[9]	=>  Location: PIN_187,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[8]	=>  Location: PIN_186,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[7]	=>  Location: PIN_185,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[6]	=>  Location: PIN_184,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[5]	=>  Location: PIN_183,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[4]	=>  Location: PIN_177,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[3]	=>  Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[2]	=>  Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[1]	=>  Location: PIN_171,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// XD[0]	=>  Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD	=>  Location: PIN_201,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DOV	=>  Location: PIN_203,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RST	=>  Location: PIN_224,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLKIN	=>  Location: PIN_210,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XRD	=>  Location: PIN_159,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XWE0	=>  Location: PIN_166,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[1]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[2]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[19]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[18]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[17]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[16]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[15]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[14]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[13]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[12]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[11]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[10]	=>  Location: PIN_131,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[9]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[7]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[6]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[5]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[4]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[3]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[8]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// XA[0]	=>  Location: PIN_145,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|Add0~0_combout ;
wire \inst|Add0~4_combout ;
wire \inst|Add0~6_combout ;
wire \inst|Add0~14_combout ;
wire \inst|Add0~24_combout ;
wire \inst|Add0~29 ;
wire \inst|Add0~30_combout ;
wire \inst8|CNT[0]~20_combout ;
wire \inst8|CNT[5]~30_combout ;
wire \inst8|CNT[7]~34_combout ;
wire \inst8|CNT[9]~38_combout ;
wire \inst8|CNT[13]~46_combout ;
wire \inst10|CNT[0]~20_combout ;
wire \inst10|CNT[5]~30_combout ;
wire \inst10|CNT[7]~34_combout ;
wire \inst10|CNT[9]~38_combout ;
wire \inst10|CNT[16]~52_combout ;
wire \inst11|CNT[0]~20_combout ;
wire \inst11|CNT[5]~30_combout ;
wire \inst11|CNT[7]~34_combout ;
wire \inst11|CNT[9]~38_combout ;
wire \inst11|CNT[15]~50_combout ;
wire \inst12|CNT[0]~20_combout ;
wire \inst12|CNT[7]~34_combout ;
wire \inst12|CNT[9]~38_combout ;
wire \inst12|CNT[15]~50_combout ;
wire \inst13|CNT[0]~20_combout ;
wire \inst13|CNT[5]~30_combout ;
wire \inst13|CNT[7]~34_combout ;
wire \inst13|CNT[9]~38_combout ;
wire \inst13|CNT[13]~46_combout ;
wire \inst17|CNT[0]~20_combout ;
wire \inst17|CNT[5]~30_combout ;
wire \inst17|CNT[7]~34_combout ;
wire \inst17|CNT[9]~38_combout ;
wire \inst17|CNT[13]~46_combout ;
wire \inst18|CNT[0]~20_combout ;
wire \inst18|CNT[5]~30_combout ;
wire \inst18|CNT[7]~34_combout ;
wire \inst18|CNT[9]~38_combout ;
wire \inst18|CNT[13]~46_combout ;
wire \inst23|CNT[0]~20_combout ;
wire \inst23|CNT[5]~30_combout ;
wire \inst23|CNT[9]~38_combout ;
wire \inst23|CNT[15]~50_combout ;
wire \inst24|CNT[0]~20_combout ;
wire \inst24|CNT[5]~30_combout ;
wire \inst24|CNT[7]~34_combout ;
wire \inst24|CNT[9]~38_combout ;
wire \inst24|CNT[13]~46_combout ;
wire \inst25|CNT[0]~20_combout ;
wire \inst25|CNT[5]~30_combout ;
wire \inst25|CNT[7]~34_combout ;
wire \inst25|CNT[9]~38_combout ;
wire \inst25|CNT[13]~46_combout ;
wire \inst26|CNT[0]~20_combout ;
wire \inst26|CNT[5]~30_combout ;
wire \inst26|CNT[7]~34_combout ;
wire \inst26|CNT[9]~38_combout ;
wire \inst26|CNT[15]~50_combout ;
wire \inst9|CNT[0]~20_combout ;
wire \inst9|CNT[5]~30_combout ;
wire \inst9|CNT[7]~34_combout ;
wire \inst9|CNT[9]~38_combout ;
wire \inst9|CNT[13]~46_combout ;
wire \inst|clkout~0_combout ;
wire \inst|clkout~1_combout ;
wire \inst|LessThan3~0_combout ;
wire \inst8|LessThan0~0_combout ;
wire \inst8|LessThan0~1_combout ;
wire \inst8|LessThan0~2_combout ;
wire \inst5|Equal0~0_combout ;
wire \inst10|LessThan0~0_combout ;
wire \inst10|LessThan0~1_combout ;
wire \inst10|LessThan0~2_combout ;
wire \inst11|LessThan0~2_combout ;
wire \inst12|LessThan0~1_combout ;
wire \inst13|LessThan0~2_combout ;
wire \inst17|LessThan0~2_combout ;
wire \inst18|LessThan0~0_combout ;
wire \inst18|LessThan0~1_combout ;
wire \inst18|LessThan0~2_combout ;
wire \inst23|LessThan0~1_combout ;
wire \inst23|LessThan0~3_combout ;
wire \inst24|LessThan0~0_combout ;
wire \inst24|LessThan0~1_combout ;
wire \inst24|LessThan0~2_combout ;
wire \inst25|LessThan0~0_combout ;
wire \inst25|LessThan0~1_combout ;
wire \inst25|LessThan0~2_combout ;
wire \inst25|LessThan0~3_combout ;
wire \inst26|LessThan0~0_combout ;
wire \inst26|LessThan0~1_combout ;
wire \inst26|LessThan0~2_combout ;
wire \inst26|LessThan0~3_combout ;
wire \inst9|LessThan0~0_combout ;
wire \inst9|LessThan0~1_combout ;
wire \inst9|LessThan0~2_combout ;
wire \inst|cnt~3_combout ;
wire \inst|cnt~7_combout ;
wire \inst|cnt[15]~13_combout ;
wire \inst|cnt~16_combout ;
wire \inst|cnt~18_combout ;
wire \inst6|Equal0~1_combout ;
wire \inst4|Equal1~0_combout ;
wire \inst4|Equal3~0_combout ;
wire \inst4|Selector9~0_combout ;
wire \inst4|Selector8~0_combout ;
wire \inst4|Selector6~0_combout ;
wire \inst4|Selector1~0_combout ;
wire \inst2|dsp2fpga8_reg[15]~0_combout ;
wire \XA[19]~input_o ;
wire \XA[18]~input_o ;
wire \XA[17]~input_o ;
wire \XA[16]~input_o ;
wire \XA[14]~input_o ;
wire \XA[10]~input_o ;
wire \inst6|grid_sector_shadow[14]~feeder_combout ;
wire \inst6|grid_sector_shadow[13]~feeder_combout ;
wire \inst6|grid_sector_shadow[12]~feeder_combout ;
wire \inst16|T1_shadow[14]~feeder_combout ;
wire \inst16|T1_shadow[12]~feeder_combout ;
wire \inst16|T1_shadow[11]~feeder_combout ;
wire \inst16|T1_shadow[6]~feeder_combout ;
wire \inst16|T1_shadow[4]~feeder_combout ;
wire \inst16|T1_shadow[3]~feeder_combout ;
wire \inst16|T1_shadow[1]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[14]~feeder_combout ;
wire \inst16|T2_shadow[13]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[13]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[12]~feeder_combout ;
wire \inst16|T2_shadow[12]~feeder_combout ;
wire \inst16|T2_shadow[11]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[11]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[10]~feeder_combout ;
wire \inst16|T2_shadow[10]~feeder_combout ;
wire \inst16|T2_shadow[9]~feeder_combout ;
wire \inst16|T2_shadow[7]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[7]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[6]~feeder_combout ;
wire \inst16|T2_shadow[5]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[5]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[4]~feeder_combout ;
wire \inst16|T2_shadow[2]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[1]~feeder_combout ;
wire \inst21|T1_shadow[13]~feeder_combout ;
wire \inst21|T1_shadow[12]~feeder_combout ;
wire \inst21|T1_shadow[6]~feeder_combout ;
wire \inst21|T1_shadow[5]~feeder_combout ;
wire \inst21|T1_shadow[4]~feeder_combout ;
wire \inst21|T1_shadow[2]~feeder_combout ;
wire \inst21|T1_shadow[1]~feeder_combout ;
wire \inst21|T1_shadow[0]~feeder_combout ;
wire \inst21|T2_shadow[13]~feeder_combout ;
wire \inst21|T2_shadow[10]~feeder_combout ;
wire \inst21|T2_shadow[8]~feeder_combout ;
wire \inst21|T2_shadow[3]~feeder_combout ;
wire \inst21|T2_shadow[0]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[14]~feeder_combout ;
wire \inst22|T1_shadow[14]~feeder_combout ;
wire \inst22|T1_shadow[13]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[13]~feeder_combout ;
wire \inst22|T1_shadow[11]~feeder_combout ;
wire \inst22|T1_shadow[10]~feeder_combout ;
wire \inst22|T1_shadow[9]~feeder_combout ;
wire \inst22|T1_shadow[7]~feeder_combout ;
wire \inst22|T1_shadow[5]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[4]~feeder_combout ;
wire \inst22|T1_shadow[4]~feeder_combout ;
wire \inst22|T1_shadow[3]~feeder_combout ;
wire \inst22|T1_shadow[1]~feeder_combout ;
wire \inst22|T1_shadow[0]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[15]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[11]~feeder_combout ;
wire \inst22|T2_shadow[11]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[9]~feeder_combout ;
wire \inst22|T2_shadow[9]~feeder_combout ;
wire \inst22|T2_shadow[6]~feeder_combout ;
wire \inst22|T2_shadow[3]~feeder_combout ;
wire \inst22|T2_shadow[2]~feeder_combout ;
wire \inst2|dsp2fpga2[13]~feeder_combout ;
wire \inst2|dsp2fpga2[12]~feeder_combout ;
wire \inst2|dsp2fpga2[9]~feeder_combout ;
wire \inst2|dsp2fpga2[5]~feeder_combout ;
wire \inst6|grid_dm_shadow[8]~feeder_combout ;
wire \inst6|grid_dm_shadow[6]~feeder_combout ;
wire \inst6|grid_dm_shadow[5]~feeder_combout ;
wire \inst6|grid_dm_shadow[4]~feeder_combout ;
wire \inst2|dsp2fpga3[1]~feeder_combout ;
wire \inst2|dsp2fpga4[15]~feeder_combout ;
wire \inst2|dsp2fpga4[13]~feeder_combout ;
wire \inst2|dsp2fpga4[12]~feeder_combout ;
wire \inst2|dsp2fpga4[11]~feeder_combout ;
wire \inst2|dsp2fpga4[10]~feeder_combout ;
wire \inst2|dsp2fpga4[2]~feeder_combout ;
wire \inst2|dsp2fpga5[13]~feeder_combout ;
wire \inst2|dsp2fpga5[12]~feeder_combout ;
wire \inst2|dsp2fpga5[10]~feeder_combout ;
wire \inst2|dsp2fpga5[6]~feeder_combout ;
wire \inst2|dsp2fpga5[5]~feeder_combout ;
wire \inst2|dsp2fpga5[2]~feeder_combout ;
wire \inst2|dsp2fpga5[1]~feeder_combout ;
wire \inst2|dsp2fpga6[13]~feeder_combout ;
wire \inst2|dsp2fpga6[3]~feeder_combout ;
wire \inst2|dsp2fpga6[0]~feeder_combout ;
wire \inst2|dsp2fpga7[14]~feeder_combout ;
wire \inst2|dsp2fpga7[4]~feeder_combout ;
wire \inst2|dsp2fpga7[3]~feeder_combout ;
wire \inst2|dsp2fpga8[11]~feeder_combout ;
wire \inst2|dsp2fpga1[12]~feeder_combout ;
wire \inst2|dsp2fpga1[11]~feeder_combout ;
wire \inst2|dsp2fpga1[8]~feeder_combout ;
wire \inst2|dsp2fpga1[6]~feeder_combout ;
wire \inst2|dsp2fpga1[5]~feeder_combout ;
wire \inst2|dsp2fpga1[4]~feeder_combout ;
wire \inst2|dsp2fpga1[2]~feeder_combout ;
wire \inst2|dsp2fpga2_reg[14]~feeder_combout ;
wire \inst2|dsp2fpga5_reg[14]~feeder_combout ;
wire \inst2|dsp2fpga7_reg[14]~feeder_combout ;
wire \inst2|dsp2fpga2_reg[13]~feeder_combout ;
wire \inst2|dsp2fpga4_reg[12]~feeder_combout ;
wire \inst2|dsp2fpga1_reg[12]~feeder_combout ;
wire \inst2|dsp2fpga8_reg[11]~feeder_combout ;
wire \inst2|dsp2fpga5_reg[10]~feeder_combout ;
wire \inst2|dsp2fpga2_reg[9]~feeder_combout ;
wire \inst2|dsp2fpga8_reg[9]~feeder_combout ;
wire \inst2|dsp2fpga6_reg[8]~feeder_combout ;
wire \inst2|dsp2fpga3_reg[8]~feeder_combout ;
wire \inst2|dsp2fpga4_reg[7]~feeder_combout ;
wire \inst2|dsp2fpga1_reg[6]~feeder_combout ;
wire \inst2|dsp2fpga5_reg[6]~feeder_combout ;
wire \inst2|dsp2fpga1_reg[5]~feeder_combout ;
wire \inst2|dsp2fpga1_reg[4]~feeder_combout ;
wire \inst2|dsp2fpga7_reg[3]~feeder_combout ;
wire \inst2|dsp2fpga6_reg[3]~feeder_combout ;
wire \inst2|dsp2fpga3_reg[1]~feeder_combout ;
wire \inst2|xadd_reg[19]~feeder_combout ;
wire \inst2|xadd_reg[18]~feeder_combout ;
wire \inst2|xadd_reg[17]~feeder_combout ;
wire \inst2|xadd_reg[10]~feeder_combout ;
wire \CLKIN~input_o ;
wire \inst3|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \XD[15]~input_o ;
wire \RST~input_o ;
wire \RST~inputclkctrl_outclk ;
wire \XA[0]~input_o ;
wire \XA[8]~input_o ;
wire \XA[3]~input_o ;
wire \XA[2]~input_o ;
wire \XA[4]~input_o ;
wire \XA[6]~input_o ;
wire \XA[5]~input_o ;
wire \inst2|xadd_reg[5]~feeder_combout ;
wire \inst4|Equal1~3_combout ;
wire \XA[13]~input_o ;
wire \inst2|xadd_reg[13]~feeder_combout ;
wire \XA[12]~input_o ;
wire \XA[15]~input_o ;
wire \inst2|xadd_reg[15]~feeder_combout ;
wire \inst4|Equal1~1_combout ;
wire \XA[9]~input_o ;
wire \XA[7]~input_o ;
wire \XA[11]~input_o ;
wire \inst2|xadd_reg[11]~feeder_combout ;
wire \inst4|Equal1~2_combout ;
wire \inst4|Equal1~4_combout ;
wire \inst4|Equal1~5_combout ;
wire \inst2|dsp2fpga7_reg[15]~0_combout ;
wire \inst2|dsp2fpga7[15]~feeder_combout ;
wire \XA[1]~input_o ;
wire \inst4|Equal3~1_combout ;
wire \inst4|xdata[15]~17_combout ;
wire \inst2|dsp2fpga3_reg[15]~feeder_combout ;
wire \XWE0~input_o ;
wire \inst2|Equal1~0_combout ;
wire \inst2|dsp2fpga3_reg[15]~0_combout ;
wire \inst2|dsp2fpga3[15]~feeder_combout ;
wire \inst4|xdata[15]~16_combout ;
wire \inst4|Selector16~0_combout ;
wire \inst4|Selector16~1_combout ;
wire \inst4|xdata[15]~reg0_q ;
wire \inst4|xdata[1]~18_combout ;
wire \inst4|xdata[1]~19_combout ;
wire \XRD~input_o ;
wire \inst4|xdata[1]~20_combout ;
wire \inst4|xdata[15]~enfeeder_combout ;
wire \inst4|xdata[15]~en_q ;
wire \XD[14]~input_o ;
wire \inst2|dsp2fpga8_reg[14]~feeder_combout ;
wire \inst2|dsp2fpga8_reg[15]~1_combout ;
wire \inst2|dsp2fpga8[14]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[14]~feeder_combout ;
wire \inst2|dsp2fpga3_reg[14]~feeder_combout ;
wire \inst2|dsp2fpga3[14]~feeder_combout ;
wire \inst4|Selector15~0_combout ;
wire \inst4|Selector15~1_combout ;
wire \inst4|xdata[14]~reg0_q ;
wire \inst4|xdata[14]~enfeeder_combout ;
wire \inst4|xdata[14]~en_q ;
wire \XD[13]~input_o ;
wire \inst2|dsp2fpga8_reg[13]~feeder_combout ;
wire \inst2|dsp2fpga8[13]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[13]~feeder_combout ;
wire \inst2|dsp2fpga3_reg[13]~feeder_combout ;
wire \inst2|dsp2fpga3[13]~feeder_combout ;
wire \inst4|Selector14~0_combout ;
wire \inst4|Selector14~1_combout ;
wire \inst4|xdata[13]~reg0_q ;
wire \inst4|xdata[13]~enfeeder_combout ;
wire \inst4|xdata[13]~en_q ;
wire \XD[12]~input_o ;
wire \inst2|dsp2fpga3[12]~feeder_combout ;
wire \inst2|dsp2fpga7[12]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[12]~feeder_combout ;
wire \inst4|Selector13~0_combout ;
wire \inst2|dsp2fpga8_reg[12]~feeder_combout ;
wire \inst2|dsp2fpga8[12]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[12]~feeder_combout ;
wire \inst4|Selector13~1_combout ;
wire \inst4|xdata[12]~reg0_q ;
wire \inst4|xdata[12]~enfeeder_combout ;
wire \inst4|xdata[12]~en_q ;
wire \XD[11]~input_o ;
wire \inst4|fpga2dsp3_reg[11]~feeder_combout ;
wire \inst2|dsp2fpga3_reg[11]~feeder_combout ;
wire \inst4|Selector12~0_combout ;
wire \inst4|Selector12~1_combout ;
wire \inst4|xdata[11]~reg0_q ;
wire \inst4|xdata[11]~enfeeder_combout ;
wire \inst4|xdata[11]~en_q ;
wire \XD[10]~input_o ;
wire \inst2|dsp2fpga8_reg[10]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[10]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[10]~feeder_combout ;
wire \inst4|Selector11~0_combout ;
wire \inst4|Selector11~1_combout ;
wire \inst4|xdata[10]~reg0_q ;
wire \inst4|xdata[10]~enfeeder_combout ;
wire \inst4|xdata[10]~en_q ;
wire \XD[9]~input_o ;
wire \inst2|dsp2fpga7_reg[9]~feeder_combout ;
wire \inst2|dsp2fpga7[9]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[9]~feeder_combout ;
wire \inst2|dsp2fpga4_reg[9]~feeder_combout ;
wire \inst2|dsp2fpga4_reg[15]~0_combout ;
wire \inst2|dsp2fpga4[9]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[9]~feeder_combout ;
wire \inst2|dsp2fpga3_reg[9]~feeder_combout ;
wire \inst2|dsp2fpga3[9]~feeder_combout ;
wire \inst4|Selector10~0_combout ;
wire \inst4|Selector10~1_combout ;
wire \inst4|xdata[9]~reg0_q ;
wire \inst4|xdata[9]~enfeeder_combout ;
wire \inst4|xdata[9]~en_q ;
wire \XD[8]~input_o ;
wire \inst2|dsp2fpga4_reg[8]~feeder_combout ;
wire \inst4|fpga2dsp2_reg[8]~feeder_combout ;
wire \inst2|dsp2fpga8_reg[8]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[8]~feeder_combout ;
wire \inst4|Selector9~1_combout ;
wire \inst4|xdata[8]~reg0_q ;
wire \inst4|xdata[8]~enfeeder_combout ;
wire \inst4|xdata[8]~en_q ;
wire \XD[7]~input_o ;
wire \inst2|dsp2fpga8_reg[7]~feeder_combout ;
wire \inst2|dsp2fpga8[7]~feeder_combout ;
wire \inst2|dsp2fpga7[7]~feeder_combout ;
wire \inst4|Selector8~1_combout ;
wire \inst4|xdata[7]~reg0_q ;
wire \inst4|xdata[7]~enfeeder_combout ;
wire \inst4|xdata[7]~en_q ;
wire \XD[6]~input_o ;
wire \inst2|dsp2fpga8_reg[6]~feeder_combout ;
wire \inst2|dsp2fpga8[6]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[6]~feeder_combout ;
wire \inst2|dsp2fpga7_reg[6]~feeder_combout ;
wire \inst2|dsp2fpga7[6]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[6]~feeder_combout ;
wire \inst2|dsp2fpga3[6]~feeder_combout ;
wire \inst4|Selector7~0_combout ;
wire \inst4|Selector7~1_combout ;
wire \inst4|xdata[6]~reg0_q ;
wire \inst4|xdata[6]~enfeeder_combout ;
wire \inst4|xdata[6]~en_q ;
wire \XD[5]~input_o ;
wire \inst2|dsp2fpga7_reg[5]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[5]~feeder_combout ;
wire \inst4|Selector6~1_combout ;
wire \inst4|xdata[5]~reg0_q ;
wire \inst4|xdata[5]~enfeeder_combout ;
wire \inst4|xdata[5]~en_q ;
wire \XD[4]~input_o ;
wire \inst4|fpga2dsp4_reg[4]~feeder_combout ;
wire \inst2|dsp2fpga3_reg[4]~feeder_combout ;
wire \inst2|dsp2fpga3[4]~feeder_combout ;
wire \inst4|Selector5~0_combout ;
wire \inst4|Selector5~1_combout ;
wire \inst4|xdata[4]~reg0_q ;
wire \inst4|xdata[4]~enfeeder_combout ;
wire \inst4|xdata[4]~en_q ;
wire \XD[3]~input_o ;
wire \inst2|dsp2fpga3_reg[3]~feeder_combout ;
wire \inst2|dsp2fpga3[3]~feeder_combout ;
wire \inst4|Selector4~0_combout ;
wire \inst2|dsp2fpga8[3]~feeder_combout ;
wire \inst4|Selector4~1_combout ;
wire \inst4|xdata[3]~reg0_q ;
wire \inst4|xdata[3]~enfeeder_combout ;
wire \inst4|xdata[3]~en_q ;
wire \XD[2]~input_o ;
wire \inst2|dsp2fpga8_reg[2]~feeder_combout ;
wire \inst2|dsp2fpga8[2]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[2]~feeder_combout ;
wire \inst2|dsp2fpga3[2]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[2]~feeder_combout ;
wire \inst4|Selector3~0_combout ;
wire \inst4|Selector3~1_combout ;
wire \inst4|xdata[2]~reg0_q ;
wire \inst4|xdata[2]~enfeeder_combout ;
wire \inst4|xdata[2]~en_q ;
wire \XD[1]~input_o ;
wire \inst4|fpga2dsp4_reg[1]~feeder_combout ;
wire \inst2|dsp2fpga7[1]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[1]~feeder_combout ;
wire \inst4|Selector1~1_combout ;
wire \inst4|xdata[1]~reg0_q ;
wire \inst4|xdata[1]~enfeeder_combout ;
wire \inst4|xdata[1]~en_q ;
wire \XD[0]~input_o ;
wire \inst2|dsp2fpga7_reg[0]~feeder_combout ;
wire \inst2|dsp2fpga7[0]~feeder_combout ;
wire \inst4|fpga2dsp3_reg[0]~feeder_combout ;
wire \inst2|dsp2fpga3_reg[0]~feeder_combout ;
wire \inst4|Selector2~0_combout ;
wire \inst2|dsp2fpga8[0]~feeder_combout ;
wire \inst4|fpga2dsp4_reg[0]~feeder_combout ;
wire \inst4|Selector2~1_combout ;
wire \inst4|xdata[0]~reg0_q ;
wire \inst4|xdata[0]~en_q ;
wire \inst|Add0~1 ;
wire \inst|Add0~2_combout ;
wire \inst|cnt~17_combout ;
wire \inst|Add0~3 ;
wire \inst|Add0~5 ;
wire \inst|Add0~7 ;
wire \inst|Add0~9 ;
wire \inst|Add0~10_combout ;
wire \inst|cnt~5_combout ;
wire \inst|Add0~11 ;
wire \inst|Add0~13 ;
wire \inst|Add0~15 ;
wire \inst|Add0~16_combout ;
wire \inst|cnt~9_combout ;
wire \inst|Add0~17 ;
wire \inst|Add0~18_combout ;
wire \inst|cnt~8_combout ;
wire \inst|Add0~19 ;
wire \inst|Add0~21 ;
wire \inst|Add0~22_combout ;
wire \inst|cnt~11_combout ;
wire \inst|Add0~23 ;
wire \inst|Add0~25 ;
wire \inst|Add0~27 ;
wire \inst|Add0~28_combout ;
wire \inst|cnt[14]~14_combout ;
wire \inst|cnt~12_combout ;
wire \inst|Add0~8_combout ;
wire \inst|cnt~6_combout ;
wire \inst|Add0~12_combout ;
wire \inst|cnt~4_combout ;
wire \inst|LessThan3~1_combout ;
wire \inst|Add0~20_combout ;
wire \inst|cnt~10_combout ;
wire \inst|cnt[14]~0_combout ;
wire \inst|cnt[14]~1_combout ;
wire \inst|cnt[14]~2_combout ;
wire \inst|Add0~26_combout ;
wire \inst|cnt~15_combout ;
wire \inst|clkout~3_combout ;
wire \inst|clkout~2_combout ;
wire \inst|clkout~4_combout ;
wire \inst|clkout~q ;
wire \inst8|CNT[0]~21 ;
wire \inst8|CNT[1]~22_combout ;
wire \inst2|dsp2fpga2_reg[15]~0_combout ;
wire \inst2|dsp2fpga2[0]~feeder_combout ;
wire \inst|global_cnt_rising[0]~16_combout ;
wire \inst|global_cnt_rising[0]~17 ;
wire \inst|global_cnt_rising[1]~18_combout ;
wire \inst|global_cnt_rising[1]~19 ;
wire \inst|global_cnt_rising[2]~20_combout ;
wire \inst|global_cnt_rising[2]~21 ;
wire \inst|global_cnt_rising[3]~23 ;
wire \inst|global_cnt_rising[4]~24_combout ;
wire \inst|global_cnt_rising[4]~25 ;
wire \inst|global_cnt_rising[5]~27 ;
wire \inst|global_cnt_rising[6]~29 ;
wire \inst|global_cnt_rising[7]~30_combout ;
wire \inst|global_cnt_rising[7]~31 ;
wire \inst|global_cnt_rising[8]~32_combout ;
wire \inst|global_cnt_rising[8]~33 ;
wire \inst|global_cnt_rising[9]~34_combout ;
wire \inst|global_cnt_rising[9]~35 ;
wire \inst|global_cnt_rising[10]~36_combout ;
wire \inst|global_cnt_rising[10]~37 ;
wire \inst|global_cnt_rising[11]~38_combout ;
wire \inst6|Equal0~2_combout ;
wire \inst|global_cnt_rising[3]~22_combout ;
wire \inst6|Equal0~0_combout ;
wire \inst|global_cnt_rising[11]~39 ;
wire \inst|global_cnt_rising[12]~40_combout ;
wire \inst|global_cnt_rising[12]~41 ;
wire \inst|global_cnt_rising[13]~43 ;
wire \inst|global_cnt_rising[14]~44_combout ;
wire \inst|global_cnt_rising[14]~45 ;
wire \inst|global_cnt_rising[15]~46_combout ;
wire \inst|global_cnt_rising[13]~42_combout ;
wire \inst6|Equal0~3_combout ;
wire \inst6|Equal0~4_combout ;
wire \inst2|dsp2fpga2_reg[6]~feeder_combout ;
wire \inst2|dsp2fpga2[6]~feeder_combout ;
wire \inst6|grid_sector_shadow[6]~feeder_combout ;
wire \inst2|dsp2fpga2_reg[4]~feeder_combout ;
wire \inst2|dsp2fpga2[4]~feeder_combout ;
wire \inst2|dsp2fpga2_reg[7]~feeder_combout ;
wire \inst6|grid_sector_shadow[7]~feeder_combout ;
wire \inst5|Equal0~2_combout ;
wire \inst2|dsp2fpga2_reg[3]~feeder_combout ;
wire \inst2|dsp2fpga2[3]~feeder_combout ;
wire \inst2|dsp2fpga2_reg[10]~feeder_combout ;
wire \inst2|dsp2fpga2[10]~feeder_combout ;
wire \inst6|grid_sector_shadow[10]~feeder_combout ;
wire \inst2|dsp2fpga2_reg[8]~feeder_combout ;
wire \inst2|dsp2fpga2[8]~feeder_combout ;
wire \inst2|dsp2fpga2_reg[11]~feeder_combout ;
wire \inst2|dsp2fpga2[11]~feeder_combout ;
wire \inst6|grid_sector_shadow[11]~feeder_combout ;
wire \inst5|Equal0~1_combout ;
wire \inst5|Equal0~3_combout ;
wire \inst5|Equal0~4_combout ;
wire \inst2|dsp2fpga2[1]~feeder_combout ;
wire \inst5|Equal1~0_combout ;
wire \inst2|dsp2fpga1_reg[15]~feeder_combout ;
wire \inst2|dsp2fpga1_reg[15]~0_combout ;
wire \inst2|dsp2fpga1[15]~feeder_combout ;
wire \inst6|grid_dm_shadow[15]~feeder_combout ;
wire \inst2|dsp2fpga1_reg[14]~feeder_combout ;
wire \inst2|dsp2fpga1[14]~feeder_combout ;
wire \inst6|grid_dm_shadow[14]~feeder_combout ;
wire \inst2|dsp2fpga1[13]~feeder_combout ;
wire \inst6|grid_dm_shadow[13]~feeder_combout ;
wire \inst2|dsp2fpga1[10]~feeder_combout ;
wire \inst6|grid_dm_shadow[10]~feeder_combout ;
wire \inst2|dsp2fpga1_reg[9]~feeder_combout ;
wire \inst2|dsp2fpga1[9]~feeder_combout ;
wire \inst2|dsp2fpga1[7]~feeder_combout ;
wire \inst6|grid_dm_shadow[7]~feeder_combout ;
wire \inst|global_cnt_rising[6]~28_combout ;
wire \inst|global_cnt_rising[5]~26_combout ;
wire \inst2|dsp2fpga1_reg[3]~feeder_combout ;
wire \inst2|dsp2fpga1[3]~feeder_combout ;
wire \inst6|grid_dm_shadow[3]~feeder_combout ;
wire \inst2|dsp2fpga1[1]~feeder_combout ;
wire \inst6|grid_dm_shadow[1]~feeder_combout ;
wire \inst2|dsp2fpga1_reg[0]~feeder_combout ;
wire \inst2|dsp2fpga1[0]~feeder_combout ;
wire \inst6|grid_dm_shadow[0]~feeder_combout ;
wire \inst6|LessThan0~1_cout ;
wire \inst6|LessThan0~3_cout ;
wire \inst6|LessThan0~5_cout ;
wire \inst6|LessThan0~7_cout ;
wire \inst6|LessThan0~9_cout ;
wire \inst6|LessThan0~11_cout ;
wire \inst6|LessThan0~13_cout ;
wire \inst6|LessThan0~15_cout ;
wire \inst6|LessThan0~17_cout ;
wire \inst6|LessThan0~19_cout ;
wire \inst6|LessThan0~21_cout ;
wire \inst6|LessThan0~23_cout ;
wire \inst6|LessThan0~25_cout ;
wire \inst6|LessThan0~27_cout ;
wire \inst6|LessThan0~29_cout ;
wire \inst6|LessThan0~30_combout ;
wire \inst6|grid_judge~0_combout ;
wire \inst6|grid_judge~q ;
wire \inst5|Sap~0_combout ;
wire \SD~input_o ;
wire \inst5|Sap~q ;
wire \inst8|CE~feeder_combout ;
wire \inst8|CE~q ;
wire \inst8|CNT[1]~23 ;
wire \inst8|CNT[2]~24_combout ;
wire \inst8|CNT[2]~25 ;
wire \inst8|CNT[3]~26_combout ;
wire \inst8|CNT[3]~27 ;
wire \inst8|CNT[4]~28_combout ;
wire \inst8|CNT[4]~29 ;
wire \inst8|CNT[5]~31 ;
wire \inst8|CNT[6]~32_combout ;
wire \inst8|CNT[6]~33 ;
wire \inst8|CNT[7]~35 ;
wire \inst8|CNT[8]~36_combout ;
wire \inst8|CNT[8]~37 ;
wire \inst8|CNT[9]~39 ;
wire \inst8|CNT[10]~40_combout ;
wire \inst8|CNT[10]~41 ;
wire \inst8|CNT[11]~42_combout ;
wire \inst8|CNT[11]~43 ;
wire \inst8|CNT[12]~44_combout ;
wire \inst8|CNT[12]~45 ;
wire \inst8|CNT[13]~47 ;
wire \inst8|CNT[14]~48_combout ;
wire \inst8|CNT[14]~49 ;
wire \inst8|CNT[15]~51 ;
wire \inst8|CNT[16]~53 ;
wire \inst8|CNT[17]~54_combout ;
wire \inst8|CNT[17]~55 ;
wire \inst8|CNT[18]~56_combout ;
wire \inst8|CNT[18]~57 ;
wire \inst8|CNT[19]~58_combout ;
wire \inst8|LessThan0~5_combout ;
wire \inst8|CNT[15]~50_combout ;
wire \inst8|CNT[16]~52_combout ;
wire \inst8|LessThan0~4_combout ;
wire \inst8|LessThan0~3_combout ;
wire \inst8|LessThan0~6_combout ;
wire \inst8|CMP~q ;
wire \inst8|PWMOUT~combout ;
wire \inst10|CNT[0]~21 ;
wire \inst10|CNT[1]~22_combout ;
wire \inst5|Equal5~0_combout ;
wire \inst5|Equal3~0_combout ;
wire \inst5|Sbp~0_combout ;
wire \inst5|Sbp~q ;
wire \inst10|CE~feeder_combout ;
wire \inst10|CE~q ;
wire \inst10|CNT[1]~23 ;
wire \inst10|CNT[2]~24_combout ;
wire \inst10|CNT[2]~25 ;
wire \inst10|CNT[3]~26_combout ;
wire \inst10|CNT[3]~27 ;
wire \inst10|CNT[4]~28_combout ;
wire \inst10|CNT[4]~29 ;
wire \inst10|CNT[5]~31 ;
wire \inst10|CNT[6]~32_combout ;
wire \inst10|CNT[6]~33 ;
wire \inst10|CNT[7]~35 ;
wire \inst10|CNT[8]~36_combout ;
wire \inst10|CNT[8]~37 ;
wire \inst10|CNT[9]~39 ;
wire \inst10|CNT[10]~40_combout ;
wire \inst10|CNT[10]~41 ;
wire \inst10|CNT[11]~42_combout ;
wire \inst10|CNT[11]~43 ;
wire \inst10|CNT[12]~44_combout ;
wire \inst10|LessThan0~3_combout ;
wire \inst10|CNT[12]~45 ;
wire \inst10|CNT[13]~47 ;
wire \inst10|CNT[14]~48_combout ;
wire \inst10|CNT[14]~49 ;
wire \inst10|CNT[15]~50_combout ;
wire \inst10|CNT[13]~46_combout ;
wire \inst10|LessThan0~4_combout ;
wire \inst10|CNT[15]~51 ;
wire \inst10|CNT[16]~53 ;
wire \inst10|CNT[17]~54_combout ;
wire \inst10|CNT[17]~55 ;
wire \inst10|CNT[18]~56_combout ;
wire \inst10|CNT[18]~57 ;
wire \inst10|CNT[19]~58_combout ;
wire \inst10|LessThan0~5_combout ;
wire \inst10|LessThan0~6_combout ;
wire \inst10|CMP~q ;
wire \inst10|PWMOUT~combout ;
wire \inst11|CNT[0]~21 ;
wire \inst11|CNT[1]~22_combout ;
wire \inst5|Equal4~0_combout ;
wire \inst5|Sbn~0_combout ;
wire \inst5|Sbn~q ;
wire \inst11|CE~feeder_combout ;
wire \inst11|CE~q ;
wire \inst11|CNT[1]~23 ;
wire \inst11|CNT[2]~24_combout ;
wire \inst11|CNT[2]~25 ;
wire \inst11|CNT[3]~26_combout ;
wire \inst11|CNT[3]~27 ;
wire \inst11|CNT[4]~28_combout ;
wire \inst11|CNT[4]~29 ;
wire \inst11|CNT[5]~31 ;
wire \inst11|CNT[6]~32_combout ;
wire \inst11|CNT[6]~33 ;
wire \inst11|CNT[7]~35 ;
wire \inst11|CNT[8]~36_combout ;
wire \inst11|CNT[8]~37 ;
wire \inst11|CNT[9]~39 ;
wire \inst11|CNT[10]~40_combout ;
wire \inst11|CNT[10]~41 ;
wire \inst11|CNT[11]~42_combout ;
wire \inst11|CNT[11]~43 ;
wire \inst11|CNT[12]~44_combout ;
wire \inst11|CNT[12]~45 ;
wire \inst11|CNT[13]~47 ;
wire \inst11|CNT[14]~48_combout ;
wire \inst11|CNT[14]~49 ;
wire \inst11|CNT[15]~51 ;
wire \inst11|CNT[16]~53 ;
wire \inst11|CNT[17]~54_combout ;
wire \inst11|CNT[17]~55 ;
wire \inst11|CNT[18]~56_combout ;
wire \inst11|CNT[18]~57 ;
wire \inst11|CNT[19]~58_combout ;
wire \inst11|LessThan0~5_combout ;
wire \inst11|CNT[16]~52_combout ;
wire \inst11|CNT[13]~46_combout ;
wire \inst11|LessThan0~4_combout ;
wire \inst11|LessThan0~1_combout ;
wire \inst11|LessThan0~0_combout ;
wire \inst11|LessThan0~3_combout ;
wire \inst11|LessThan0~6_combout ;
wire \inst11|CMP~q ;
wire \inst11|PWMOUT~combout ;
wire \inst12|CNT[0]~21 ;
wire \inst12|CNT[1]~22_combout ;
wire \inst5|Equal2~0_combout ;
wire \inst5|Scp~0_combout ;
wire \inst5|Scp~q ;
wire \inst12|CE~feeder_combout ;
wire \inst12|CE~q ;
wire \inst12|CNT[1]~23 ;
wire \inst12|CNT[2]~24_combout ;
wire \inst12|CNT[2]~25 ;
wire \inst12|CNT[3]~26_combout ;
wire \inst12|CNT[3]~27 ;
wire \inst12|CNT[4]~28_combout ;
wire \inst12|CNT[4]~29 ;
wire \inst12|CNT[5]~31 ;
wire \inst12|CNT[6]~32_combout ;
wire \inst12|CNT[6]~33 ;
wire \inst12|CNT[7]~35 ;
wire \inst12|CNT[8]~36_combout ;
wire \inst12|CNT[8]~37 ;
wire \inst12|CNT[9]~39 ;
wire \inst12|CNT[10]~40_combout ;
wire \inst12|CNT[10]~41 ;
wire \inst12|CNT[11]~42_combout ;
wire \inst12|CNT[11]~43 ;
wire \inst12|CNT[12]~44_combout ;
wire \inst12|CNT[12]~45 ;
wire \inst12|CNT[13]~47 ;
wire \inst12|CNT[14]~48_combout ;
wire \inst12|CNT[14]~49 ;
wire \inst12|CNT[15]~51 ;
wire \inst12|CNT[16]~53 ;
wire \inst12|CNT[17]~54_combout ;
wire \inst12|CNT[17]~55 ;
wire \inst12|CNT[18]~56_combout ;
wire \inst12|CNT[18]~57 ;
wire \inst12|CNT[19]~58_combout ;
wire \inst12|LessThan0~5_combout ;
wire \inst12|CNT[16]~52_combout ;
wire \inst12|CNT[13]~46_combout ;
wire \inst12|LessThan0~4_combout ;
wire \inst12|CNT[5]~30_combout ;
wire \inst12|LessThan0~2_combout ;
wire \inst12|LessThan0~0_combout ;
wire \inst12|LessThan0~3_combout ;
wire \inst12|LessThan0~6_combout ;
wire \inst12|CMP~q ;
wire \inst12|PWMOUT~combout ;
wire \inst13|CNT[0]~21 ;
wire \inst13|CNT[1]~22_combout ;
wire \inst5|Scn~0_combout ;
wire \inst5|Scn~q ;
wire \inst13|CE~feeder_combout ;
wire \inst13|CE~q ;
wire \inst13|CNT[1]~23 ;
wire \inst13|CNT[2]~24_combout ;
wire \inst13|CNT[2]~25 ;
wire \inst13|CNT[3]~26_combout ;
wire \inst13|CNT[3]~27 ;
wire \inst13|CNT[4]~28_combout ;
wire \inst13|CNT[4]~29 ;
wire \inst13|CNT[5]~31 ;
wire \inst13|CNT[6]~32_combout ;
wire \inst13|CNT[6]~33 ;
wire \inst13|CNT[7]~35 ;
wire \inst13|CNT[8]~36_combout ;
wire \inst13|CNT[8]~37 ;
wire \inst13|CNT[9]~39 ;
wire \inst13|CNT[10]~40_combout ;
wire \inst13|CNT[10]~41 ;
wire \inst13|CNT[11]~42_combout ;
wire \inst13|CNT[11]~43 ;
wire \inst13|CNT[12]~44_combout ;
wire \inst13|CNT[12]~45 ;
wire \inst13|CNT[13]~47 ;
wire \inst13|CNT[14]~48_combout ;
wire \inst13|CNT[14]~49 ;
wire \inst13|CNT[15]~51 ;
wire \inst13|CNT[16]~52_combout ;
wire \inst13|CNT[16]~53 ;
wire \inst13|CNT[17]~54_combout ;
wire \inst13|CNT[17]~55 ;
wire \inst13|CNT[18]~56_combout ;
wire \inst13|CNT[18]~57 ;
wire \inst13|CNT[19]~58_combout ;
wire \inst13|LessThan0~5_combout ;
wire \inst13|CNT[15]~50_combout ;
wire \inst13|LessThan0~4_combout ;
wire \inst13|LessThan0~1_combout ;
wire \inst13|LessThan0~0_combout ;
wire \inst13|LessThan0~3_combout ;
wire \inst13|LessThan0~6_combout ;
wire \inst13|CMP~q ;
wire \inst13|PWMOUT~combout ;
wire \inst2|dsp2fpga4_reg[14]~feeder_combout ;
wire \inst2|dsp2fpga4[14]~feeder_combout ;
wire \inst16|T2_shadow[14]~feeder_combout ;
wire \inst16|T2_shadow[8]~feeder_combout ;
wire \inst2|dsp2fpga4_reg[6]~feeder_combout ;
wire \inst2|dsp2fpga4[6]~feeder_combout ;
wire \inst16|T2_shadow[6]~feeder_combout ;
wire \inst2|dsp2fpga4[4]~feeder_combout ;
wire \inst16|T2_shadow[4]~feeder_combout ;
wire \inst2|dsp2fpga4_reg[3]~feeder_combout ;
wire \inst2|dsp2fpga4[3]~feeder_combout ;
wire \inst16|T2_shadow[3]~feeder_combout ;
wire \inst2|dsp2fpga4[1]~feeder_combout ;
wire \inst16|T2_shadow[1]~feeder_combout ;
wire \inst2|dsp2fpga4_reg[0]~feeder_combout ;
wire \inst2|dsp2fpga4[0]~feeder_combout ;
wire \inst16|T2_shadow[0]~feeder_combout ;
wire \inst16|LessThan1~1_cout ;
wire \inst16|LessThan1~3_cout ;
wire \inst16|LessThan1~5_cout ;
wire \inst16|LessThan1~7_cout ;
wire \inst16|LessThan1~9_cout ;
wire \inst16|LessThan1~11_cout ;
wire \inst16|LessThan1~13_cout ;
wire \inst16|LessThan1~15_cout ;
wire \inst16|LessThan1~17_cout ;
wire \inst16|LessThan1~19_cout ;
wire \inst16|LessThan1~21_cout ;
wire \inst16|LessThan1~23_cout ;
wire \inst16|LessThan1~25_cout ;
wire \inst16|LessThan1~27_cout ;
wire \inst16|LessThan1~29_cout ;
wire \inst16|LessThan1~30_combout ;
wire \inst16|Sp2~0_combout ;
wire \inst16|Sp2~q ;
wire \inst17|CNT[0]~21 ;
wire \inst17|CNT[1]~22_combout ;
wire \inst16|T1_shadow[15]~feeder_combout ;
wire \inst16|T1_shadow[13]~feeder_combout ;
wire \inst2|dsp2fpga3_reg[7]~feeder_combout ;
wire \inst2|dsp2fpga3[5]~feeder_combout ;
wire \inst16|T1_shadow[5]~feeder_combout ;
wire \inst16|T1_shadow[2]~feeder_combout ;
wire \inst16|T1_shadow[0]~feeder_combout ;
wire \inst16|LessThan0~1_cout ;
wire \inst16|LessThan0~3_cout ;
wire \inst16|LessThan0~5_cout ;
wire \inst16|LessThan0~7_cout ;
wire \inst16|LessThan0~9_cout ;
wire \inst16|LessThan0~11_cout ;
wire \inst16|LessThan0~13_cout ;
wire \inst16|LessThan0~15_cout ;
wire \inst16|LessThan0~17_cout ;
wire \inst16|LessThan0~19_cout ;
wire \inst16|LessThan0~21_cout ;
wire \inst16|LessThan0~23_cout ;
wire \inst16|LessThan0~25_cout ;
wire \inst16|LessThan0~27_cout ;
wire \inst16|LessThan0~29_cout ;
wire \inst16|LessThan0~30_combout ;
wire \inst16|LessThan0~30_wirecell_combout ;
wire \inst16|Sp1~q ;
wire \inst16|Sp~combout ;
wire \inst17|CE~q ;
wire \inst17|CNT[1]~23 ;
wire \inst17|CNT[2]~24_combout ;
wire \inst17|CNT[2]~25 ;
wire \inst17|CNT[3]~26_combout ;
wire \inst17|CNT[3]~27 ;
wire \inst17|CNT[4]~28_combout ;
wire \inst17|CNT[4]~29 ;
wire \inst17|CNT[5]~31 ;
wire \inst17|CNT[6]~32_combout ;
wire \inst17|CNT[6]~33 ;
wire \inst17|CNT[7]~35 ;
wire \inst17|CNT[8]~36_combout ;
wire \inst17|CNT[8]~37 ;
wire \inst17|CNT[9]~39 ;
wire \inst17|CNT[10]~40_combout ;
wire \inst17|CNT[10]~41 ;
wire \inst17|CNT[11]~42_combout ;
wire \inst17|CNT[11]~43 ;
wire \inst17|CNT[12]~44_combout ;
wire \inst17|CNT[12]~45 ;
wire \inst17|CNT[13]~47 ;
wire \inst17|CNT[14]~48_combout ;
wire \inst17|CNT[14]~49 ;
wire \inst17|CNT[15]~51 ;
wire \inst17|CNT[16]~52_combout ;
wire \inst17|CNT[15]~50_combout ;
wire \inst17|LessThan0~4_combout ;
wire \inst17|CNT[16]~53 ;
wire \inst17|CNT[17]~54_combout ;
wire \inst17|CNT[17]~55 ;
wire \inst17|CNT[18]~56_combout ;
wire \inst17|CNT[18]~57 ;
wire \inst17|CNT[19]~58_combout ;
wire \inst17|LessThan0~5_combout ;
wire \inst17|LessThan0~0_combout ;
wire \inst17|LessThan0~1_combout ;
wire \inst17|LessThan0~3_combout ;
wire \inst17|LessThan0~6_combout ;
wire \inst17|CMP~q ;
wire \inst17|PWMOUT~combout ;
wire \inst18|CNT[0]~21 ;
wire \inst18|CNT[1]~22_combout ;
wire \inst16|Sn~0_combout ;
wire \inst16|Sn~q ;
wire \inst18|CE~feeder_combout ;
wire \inst18|CE~q ;
wire \inst18|CNT[1]~23 ;
wire \inst18|CNT[2]~24_combout ;
wire \inst18|CNT[2]~25 ;
wire \inst18|CNT[3]~26_combout ;
wire \inst18|CNT[3]~27 ;
wire \inst18|CNT[4]~28_combout ;
wire \inst18|CNT[4]~29 ;
wire \inst18|CNT[5]~31 ;
wire \inst18|CNT[6]~32_combout ;
wire \inst18|CNT[6]~33 ;
wire \inst18|CNT[7]~35 ;
wire \inst18|CNT[8]~36_combout ;
wire \inst18|CNT[8]~37 ;
wire \inst18|CNT[9]~39 ;
wire \inst18|CNT[10]~40_combout ;
wire \inst18|CNT[10]~41 ;
wire \inst18|CNT[11]~42_combout ;
wire \inst18|CNT[11]~43 ;
wire \inst18|CNT[12]~44_combout ;
wire \inst18|CNT[12]~45 ;
wire \inst18|CNT[13]~47 ;
wire \inst18|CNT[14]~48_combout ;
wire \inst18|CNT[14]~49 ;
wire \inst18|CNT[15]~51 ;
wire \inst18|CNT[16]~53 ;
wire \inst18|CNT[17]~54_combout ;
wire \inst18|CNT[17]~55 ;
wire \inst18|CNT[18]~56_combout ;
wire \inst18|CNT[18]~57 ;
wire \inst18|CNT[19]~58_combout ;
wire \inst18|LessThan0~5_combout ;
wire \inst18|CNT[15]~50_combout ;
wire \inst18|CNT[16]~52_combout ;
wire \inst18|LessThan0~4_combout ;
wire \inst18|LessThan0~3_combout ;
wire \inst18|LessThan0~6_combout ;
wire \inst18|CMP~q ;
wire \inst18|PWMOUT~combout ;
wire \inst2|dsp2fpga6_reg[15]~feeder_combout ;
wire \inst2|dsp2fpga6_reg[15]~0_combout ;
wire \inst2|dsp2fpga6[15]~feeder_combout ;
wire \inst21|T2_shadow[15]~feeder_combout ;
wire \inst2|dsp2fpga6[14]~feeder_combout ;
wire \inst21|T2_shadow[14]~feeder_combout ;
wire \inst2|dsp2fpga6_reg[12]~feeder_combout ;
wire \inst21|T2_shadow[12]~feeder_combout ;
wire \inst2|dsp2fpga6_reg[11]~feeder_combout ;
wire \inst2|dsp2fpga6[11]~feeder_combout ;
wire \inst21|T2_shadow[9]~feeder_combout ;
wire \inst2|dsp2fpga6_reg[7]~feeder_combout ;
wire \inst2|dsp2fpga6[7]~feeder_combout ;
wire \inst21|T2_shadow[7]~feeder_combout ;
wire \inst2|dsp2fpga6[6]~feeder_combout ;
wire \inst21|T2_shadow[6]~feeder_combout ;
wire \inst2|dsp2fpga6_reg[5]~feeder_combout ;
wire \inst2|dsp2fpga6[5]~feeder_combout ;
wire \inst2|dsp2fpga6_reg[4]~feeder_combout ;
wire \inst2|dsp2fpga6[4]~feeder_combout ;
wire \inst21|T2_shadow[4]~feeder_combout ;
wire \inst2|dsp2fpga6[2]~feeder_combout ;
wire \inst21|T2_shadow[2]~feeder_combout ;
wire \inst2|dsp2fpga6_reg[1]~feeder_combout ;
wire \inst21|LessThan1~1_cout ;
wire \inst21|LessThan1~3_cout ;
wire \inst21|LessThan1~5_cout ;
wire \inst21|LessThan1~7_cout ;
wire \inst21|LessThan1~9_cout ;
wire \inst21|LessThan1~11_cout ;
wire \inst21|LessThan1~13_cout ;
wire \inst21|LessThan1~15_cout ;
wire \inst21|LessThan1~17_cout ;
wire \inst21|LessThan1~19_cout ;
wire \inst21|LessThan1~21_cout ;
wire \inst21|LessThan1~23_cout ;
wire \inst21|LessThan1~25_cout ;
wire \inst21|LessThan1~27_cout ;
wire \inst21|LessThan1~29_cout ;
wire \inst21|LessThan1~30_combout ;
wire \inst21|Sp2~0_combout ;
wire \inst21|Sp2~q ;
wire \inst23|CNT[0]~21 ;
wire \inst23|CNT[1]~22_combout ;
wire \inst2|dsp2fpga5_reg[15]~feeder_combout ;
wire \inst2|dsp2fpga5_reg[15]~0_combout ;
wire \inst2|dsp2fpga5[15]~feeder_combout ;
wire \inst2|dsp2fpga5[11]~feeder_combout ;
wire \inst2|dsp2fpga5_reg[9]~feeder_combout ;
wire \inst21|T1_shadow[9]~feeder_combout ;
wire \inst2|dsp2fpga5[7]~feeder_combout ;
wire \inst21|T1_shadow[7]~feeder_combout ;
wire \inst2|dsp2fpga5_reg[3]~feeder_combout ;
wire \inst2|dsp2fpga5[3]~feeder_combout ;
wire \inst21|T1_shadow[3]~feeder_combout ;
wire \inst21|LessThan0~1_cout ;
wire \inst21|LessThan0~3_cout ;
wire \inst21|LessThan0~5_cout ;
wire \inst21|LessThan0~7_cout ;
wire \inst21|LessThan0~9_cout ;
wire \inst21|LessThan0~11_cout ;
wire \inst21|LessThan0~13_cout ;
wire \inst21|LessThan0~15_cout ;
wire \inst21|LessThan0~17_cout ;
wire \inst21|LessThan0~19_cout ;
wire \inst21|LessThan0~21_cout ;
wire \inst21|LessThan0~23_cout ;
wire \inst21|LessThan0~25_cout ;
wire \inst21|LessThan0~27_cout ;
wire \inst21|LessThan0~29_cout ;
wire \inst21|LessThan0~30_combout ;
wire \inst21|LessThan0~30_wirecell_combout ;
wire \inst21|Sp1~q ;
wire \inst21|Sp~combout ;
wire \inst23|CE~q ;
wire \inst23|CNT[1]~23 ;
wire \inst23|CNT[2]~24_combout ;
wire \inst23|CNT[2]~25 ;
wire \inst23|CNT[3]~26_combout ;
wire \inst23|CNT[3]~27 ;
wire \inst23|CNT[4]~28_combout ;
wire \inst23|CNT[4]~29 ;
wire \inst23|CNT[5]~31 ;
wire \inst23|CNT[6]~32_combout ;
wire \inst23|CNT[6]~33 ;
wire \inst23|CNT[7]~35 ;
wire \inst23|CNT[8]~36_combout ;
wire \inst23|CNT[8]~37 ;
wire \inst23|CNT[9]~39 ;
wire \inst23|CNT[10]~40_combout ;
wire \inst23|CNT[10]~41 ;
wire \inst23|CNT[11]~42_combout ;
wire \inst23|CNT[11]~43 ;
wire \inst23|CNT[12]~44_combout ;
wire \inst23|CNT[12]~45 ;
wire \inst23|CNT[13]~47 ;
wire \inst23|CNT[14]~48_combout ;
wire \inst23|CNT[14]~49 ;
wire \inst23|CNT[15]~51 ;
wire \inst23|CNT[16]~52_combout ;
wire \inst23|CNT[13]~46_combout ;
wire \inst23|LessThan0~4_combout ;
wire \inst23|CNT[16]~53 ;
wire \inst23|CNT[17]~54_combout ;
wire \inst23|CNT[17]~55 ;
wire \inst23|CNT[18]~56_combout ;
wire \inst23|CNT[18]~57 ;
wire \inst23|CNT[19]~58_combout ;
wire \inst23|LessThan0~5_combout ;
wire \inst23|CNT[7]~34_combout ;
wire \inst23|LessThan0~0_combout ;
wire \inst23|LessThan0~2_combout ;
wire \inst23|LessThan0~6_combout ;
wire \inst23|CMP~q ;
wire \inst23|PWMOUT~combout ;
wire \inst24|CNT[0]~21 ;
wire \inst24|CNT[1]~22_combout ;
wire \inst21|Sn~0_combout ;
wire \inst21|Sn~q ;
wire \inst24|CE~feeder_combout ;
wire \inst24|CE~q ;
wire \inst24|CNT[1]~23 ;
wire \inst24|CNT[2]~24_combout ;
wire \inst24|CNT[2]~25 ;
wire \inst24|CNT[3]~26_combout ;
wire \inst24|CNT[3]~27 ;
wire \inst24|CNT[4]~28_combout ;
wire \inst24|CNT[4]~29 ;
wire \inst24|CNT[5]~31 ;
wire \inst24|CNT[6]~32_combout ;
wire \inst24|CNT[6]~33 ;
wire \inst24|CNT[7]~35 ;
wire \inst24|CNT[8]~36_combout ;
wire \inst24|CNT[8]~37 ;
wire \inst24|CNT[9]~39 ;
wire \inst24|CNT[10]~40_combout ;
wire \inst24|CNT[10]~41 ;
wire \inst24|CNT[11]~42_combout ;
wire \inst24|CNT[11]~43 ;
wire \inst24|CNT[12]~44_combout ;
wire \inst24|LessThan0~3_combout ;
wire \inst24|CNT[12]~45 ;
wire \inst24|CNT[13]~47 ;
wire \inst24|CNT[14]~48_combout ;
wire \inst24|CNT[14]~49 ;
wire \inst24|CNT[15]~51 ;
wire \inst24|CNT[16]~52_combout ;
wire \inst24|CNT[15]~50_combout ;
wire \inst24|LessThan0~4_combout ;
wire \inst24|CNT[16]~53 ;
wire \inst24|CNT[17]~54_combout ;
wire \inst24|CNT[17]~55 ;
wire \inst24|CNT[18]~56_combout ;
wire \inst24|CNT[18]~57 ;
wire \inst24|CNT[19]~58_combout ;
wire \inst24|LessThan0~5_combout ;
wire \inst24|LessThan0~6_combout ;
wire \inst24|CMP~q ;
wire \inst24|PWMOUT~combout ;
wire \inst2|dsp2fpga8_reg[15]~feeder_combout ;
wire \inst22|T2_shadow[15]~feeder_combout ;
wire \inst22|T2_shadow[12]~feeder_combout ;
wire \inst22|T2_shadow[10]~feeder_combout ;
wire \inst22|T2_shadow[7]~feeder_combout ;
wire \inst22|T2_shadow[5]~feeder_combout ;
wire \inst22|T2_shadow[0]~feeder_combout ;
wire \inst22|LessThan1~1_cout ;
wire \inst22|LessThan1~3_cout ;
wire \inst22|LessThan1~5_cout ;
wire \inst22|LessThan1~7_cout ;
wire \inst22|LessThan1~9_cout ;
wire \inst22|LessThan1~11_cout ;
wire \inst22|LessThan1~13_cout ;
wire \inst22|LessThan1~15_cout ;
wire \inst22|LessThan1~17_cout ;
wire \inst22|LessThan1~19_cout ;
wire \inst22|LessThan1~21_cout ;
wire \inst22|LessThan1~23_cout ;
wire \inst22|LessThan1~25_cout ;
wire \inst22|LessThan1~27_cout ;
wire \inst22|LessThan1~29_cout ;
wire \inst22|LessThan1~30_combout ;
wire \inst22|Sp2~0_combout ;
wire \inst22|Sp2~q ;
wire \inst25|CNT[0]~21 ;
wire \inst25|CNT[1]~22_combout ;
wire \inst22|T1_shadow[15]~feeder_combout ;
wire \inst2|dsp2fpga7[8]~feeder_combout ;
wire \inst22|T1_shadow[8]~feeder_combout ;
wire \inst22|T1_shadow[6]~feeder_combout ;
wire \inst22|T1_shadow[2]~feeder_combout ;
wire \inst22|LessThan0~1_cout ;
wire \inst22|LessThan0~3_cout ;
wire \inst22|LessThan0~5_cout ;
wire \inst22|LessThan0~7_cout ;
wire \inst22|LessThan0~9_cout ;
wire \inst22|LessThan0~11_cout ;
wire \inst22|LessThan0~13_cout ;
wire \inst22|LessThan0~15_cout ;
wire \inst22|LessThan0~17_cout ;
wire \inst22|LessThan0~19_cout ;
wire \inst22|LessThan0~21_cout ;
wire \inst22|LessThan0~23_cout ;
wire \inst22|LessThan0~25_cout ;
wire \inst22|LessThan0~27_cout ;
wire \inst22|LessThan0~29_cout ;
wire \inst22|LessThan0~30_combout ;
wire \inst22|LessThan0~30_wirecell_combout ;
wire \inst22|Sp1~q ;
wire \inst22|Sp~combout ;
wire \inst25|CE~q ;
wire \inst25|CNT[1]~23 ;
wire \inst25|CNT[2]~24_combout ;
wire \inst25|CNT[2]~25 ;
wire \inst25|CNT[3]~26_combout ;
wire \inst25|CNT[3]~27 ;
wire \inst25|CNT[4]~28_combout ;
wire \inst25|CNT[4]~29 ;
wire \inst25|CNT[5]~31 ;
wire \inst25|CNT[6]~32_combout ;
wire \inst25|CNT[6]~33 ;
wire \inst25|CNT[7]~35 ;
wire \inst25|CNT[8]~36_combout ;
wire \inst25|CNT[8]~37 ;
wire \inst25|CNT[9]~39 ;
wire \inst25|CNT[10]~40_combout ;
wire \inst25|CNT[10]~41 ;
wire \inst25|CNT[11]~42_combout ;
wire \inst25|CNT[11]~43 ;
wire \inst25|CNT[12]~44_combout ;
wire \inst25|CNT[12]~45 ;
wire \inst25|CNT[13]~47 ;
wire \inst25|CNT[14]~48_combout ;
wire \inst25|CNT[14]~49 ;
wire \inst25|CNT[15]~51 ;
wire \inst25|CNT[16]~52_combout ;
wire \inst25|CNT[15]~50_combout ;
wire \inst25|LessThan0~4_combout ;
wire \inst25|CNT[16]~53 ;
wire \inst25|CNT[17]~54_combout ;
wire \inst25|CNT[17]~55 ;
wire \inst25|CNT[18]~56_combout ;
wire \inst25|CNT[18]~57 ;
wire \inst25|CNT[19]~58_combout ;
wire \inst25|LessThan0~5_combout ;
wire \inst25|LessThan0~6_combout ;
wire \inst25|CMP~q ;
wire \inst25|PWMOUT~combout ;
wire \inst22|Sn~0_combout ;
wire \inst22|Sn~q ;
wire \inst26|CNT[0]~21 ;
wire \inst26|CNT[1]~22_combout ;
wire \inst26|CE~feeder_combout ;
wire \inst26|CE~q ;
wire \inst26|CNT[1]~23 ;
wire \inst26|CNT[2]~24_combout ;
wire \inst26|CNT[2]~25 ;
wire \inst26|CNT[3]~26_combout ;
wire \inst26|CNT[3]~27 ;
wire \inst26|CNT[4]~28_combout ;
wire \inst26|CNT[4]~29 ;
wire \inst26|CNT[5]~31 ;
wire \inst26|CNT[6]~32_combout ;
wire \inst26|CNT[6]~33 ;
wire \inst26|CNT[7]~35 ;
wire \inst26|CNT[8]~36_combout ;
wire \inst26|CNT[8]~37 ;
wire \inst26|CNT[9]~39 ;
wire \inst26|CNT[10]~40_combout ;
wire \inst26|CNT[10]~41 ;
wire \inst26|CNT[11]~42_combout ;
wire \inst26|CNT[11]~43 ;
wire \inst26|CNT[12]~44_combout ;
wire \inst26|CNT[12]~45 ;
wire \inst26|CNT[13]~47 ;
wire \inst26|CNT[14]~48_combout ;
wire \inst26|CNT[14]~49 ;
wire \inst26|CNT[15]~51 ;
wire \inst26|CNT[16]~53 ;
wire \inst26|CNT[17]~54_combout ;
wire \inst26|CNT[17]~55 ;
wire \inst26|CNT[18]~56_combout ;
wire \inst26|CNT[18]~57 ;
wire \inst26|CNT[19]~58_combout ;
wire \inst26|LessThan0~5_combout ;
wire \inst26|CNT[16]~52_combout ;
wire \inst26|CNT[13]~46_combout ;
wire \inst26|LessThan0~4_combout ;
wire \inst26|LessThan0~6_combout ;
wire \inst26|CMP~q ;
wire \inst26|PWMOUT~combout ;
wire \inst9|CNT[0]~21 ;
wire \inst9|CNT[1]~22_combout ;
wire \inst5|San~0_combout ;
wire \inst5|San~q ;
wire \inst9|CE~feeder_combout ;
wire \inst9|CE~q ;
wire \inst9|CNT[1]~23 ;
wire \inst9|CNT[2]~24_combout ;
wire \inst9|CNT[2]~25 ;
wire \inst9|CNT[3]~26_combout ;
wire \inst9|CNT[3]~27 ;
wire \inst9|CNT[4]~28_combout ;
wire \inst9|CNT[4]~29 ;
wire \inst9|CNT[5]~31 ;
wire \inst9|CNT[6]~32_combout ;
wire \inst9|CNT[6]~33 ;
wire \inst9|CNT[7]~35 ;
wire \inst9|CNT[8]~36_combout ;
wire \inst9|CNT[8]~37 ;
wire \inst9|CNT[9]~39 ;
wire \inst9|CNT[10]~40_combout ;
wire \inst9|CNT[10]~41 ;
wire \inst9|CNT[11]~42_combout ;
wire \inst9|CNT[11]~43 ;
wire \inst9|CNT[12]~44_combout ;
wire \inst9|CNT[12]~45 ;
wire \inst9|CNT[13]~47 ;
wire \inst9|CNT[14]~48_combout ;
wire \inst9|CNT[14]~49 ;
wire \inst9|CNT[15]~51 ;
wire \inst9|CNT[16]~53 ;
wire \inst9|CNT[17]~54_combout ;
wire \inst9|CNT[17]~55 ;
wire \inst9|CNT[18]~56_combout ;
wire \inst9|CNT[18]~57 ;
wire \inst9|CNT[19]~58_combout ;
wire \inst9|LessThan0~5_combout ;
wire \inst9|CNT[16]~52_combout ;
wire \inst9|CNT[15]~50_combout ;
wire \inst9|LessThan0~4_combout ;
wire \inst9|LessThan0~3_combout ;
wire \inst9|LessThan0~6_combout ;
wire \inst9|CMP~q ;
wire \inst9|PWMOUT~combout ;
wire \DOV~input_o ;
wire [15:0] \inst2|dsp2fpga8_reg ;
wire [15:0] \inst2|dsp2fpga3_reg ;
wire [15:0] \inst4|fpga2dsp4_reg ;
wire [15:0] \inst2|dsp2fpga3 ;
wire [15:0] \inst4|fpga2dsp3_reg ;
wire [15:0] \inst2|dsp2fpga5_reg ;
wire [15:0] \inst2|dsp2fpga4_reg ;
wire [15:0] \inst16|T2_shadow ;
wire [15:0] \inst6|grid_dm_shadow ;
wire [15:0] \inst2|dsp2fpga6 ;
wire [15:0] \inst2|dsp2fpga7 ;
wire [15:0] \inst2|dsp2fpga2_reg ;
wire [15:0] \inst2|dsp2fpga2 ;
wire [15:0] \inst6|grid_sector_shadow ;
wire [19:0] \inst2|xadd_reg ;
wire [15:0] \inst2|dsp2fpga1 ;
wire [15:0] \inst4|fpga2dsp2_reg ;
wire [15:0] \inst16|T1_shadow ;
wire [15:0] \inst2|dsp2fpga6_reg ;
wire [15:0] \inst2|dsp2fpga4 ;
wire [15:0] \inst2|dsp2fpga1_reg ;
wire [15:0] \inst2|dsp2fpga8 ;
wire [15:0] \inst2|dsp2fpga7_reg ;
wire [15:0] \inst4|fpga2dsp1_reg ;
wire [15:0] \inst2|dsp2fpga5 ;
wire [19:0] \inst10|CNT ;
wire [19:0] \inst11|CNT ;
wire [19:0] \inst12|CNT ;
wire [19:0] \inst13|CNT ;
wire [19:0] \inst17|CNT ;
wire [19:0] \inst18|CNT ;
wire [19:0] \inst23|CNT ;
wire [15:0] \inst21|T2_shadow ;
wire [15:0] \inst21|T1_shadow ;
wire [19:0] \inst24|CNT ;
wire [19:0] \inst25|CNT ;
wire [15:0] \inst22|T2_shadow ;
wire [15:0] \inst22|T1_shadow ;
wire [19:0] \inst26|CNT ;
wire [19:0] \inst9|CNT ;
wire [15:0] \inst|global_cnt_rising ;
wire [15:0] \inst|cnt ;
wire [4:0] \inst3|altpll_component|auto_generated|wire_pll1_clk ;
wire [19:0] \inst8|CNT ;

wire [4:0] \inst3|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst3|altpll_component|auto_generated|wire_pll1_clk [0] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [1] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [2] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [3] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst3|altpll_component|auto_generated|wire_pll1_clk [4] = \inst3|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: FF_X38_Y28_N13
dffeas \inst8|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[0] .is_wysiwyg = "true";
defparam \inst8|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N23
dffeas \inst8|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[5] .is_wysiwyg = "true";
defparam \inst8|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N27
dffeas \inst8|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[7] .is_wysiwyg = "true";
defparam \inst8|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N31
dffeas \inst8|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[9] .is_wysiwyg = "true";
defparam \inst8|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N7
dffeas \inst8|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[13] .is_wysiwyg = "true";
defparam \inst8|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N13
dffeas \inst10|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[0] .is_wysiwyg = "true";
defparam \inst10|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N23
dffeas \inst10|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[5] .is_wysiwyg = "true";
defparam \inst10|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N27
dffeas \inst10|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[7] .is_wysiwyg = "true";
defparam \inst10|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N31
dffeas \inst10|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[9] .is_wysiwyg = "true";
defparam \inst10|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N13
dffeas \inst10|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[16] .is_wysiwyg = "true";
defparam \inst10|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N31
dffeas \inst11|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[9] .is_wysiwyg = "true";
defparam \inst11|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N13
dffeas \inst11|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[0] .is_wysiwyg = "true";
defparam \inst11|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N23
dffeas \inst11|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[5] .is_wysiwyg = "true";
defparam \inst11|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N27
dffeas \inst11|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[7] .is_wysiwyg = "true";
defparam \inst11|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N11
dffeas \inst11|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[15] .is_wysiwyg = "true";
defparam \inst11|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y30_N31
dffeas \inst12|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[9] .is_wysiwyg = "true";
defparam \inst12|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y30_N13
dffeas \inst12|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[0] .is_wysiwyg = "true";
defparam \inst12|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y30_N27
dffeas \inst12|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[7] .is_wysiwyg = "true";
defparam \inst12|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y29_N11
dffeas \inst12|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[15] .is_wysiwyg = "true";
defparam \inst12|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \inst13|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[9] .is_wysiwyg = "true";
defparam \inst13|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N13
dffeas \inst13|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[0] .is_wysiwyg = "true";
defparam \inst13|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N23
dffeas \inst13|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[5] .is_wysiwyg = "true";
defparam \inst13|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N27
dffeas \inst13|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[7] .is_wysiwyg = "true";
defparam \inst13|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y25_N7
dffeas \inst13|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[13] .is_wysiwyg = "true";
defparam \inst13|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N31
dffeas \inst17|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[9] .is_wysiwyg = "true";
defparam \inst17|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N13
dffeas \inst17|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[0] .is_wysiwyg = "true";
defparam \inst17|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N23
dffeas \inst17|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[5] .is_wysiwyg = "true";
defparam \inst17|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N27
dffeas \inst17|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[7] .is_wysiwyg = "true";
defparam \inst17|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N7
dffeas \inst17|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[13] .is_wysiwyg = "true";
defparam \inst17|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N13
dffeas \inst18|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[0] .is_wysiwyg = "true";
defparam \inst18|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \inst18|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[5] .is_wysiwyg = "true";
defparam \inst18|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N27
dffeas \inst18|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[7] .is_wysiwyg = "true";
defparam \inst18|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N31
dffeas \inst18|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[9] .is_wysiwyg = "true";
defparam \inst18|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N7
dffeas \inst18|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[13] .is_wysiwyg = "true";
defparam \inst18|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N23
dffeas \inst23|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[5] .is_wysiwyg = "true";
defparam \inst23|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N13
dffeas \inst23|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[0] .is_wysiwyg = "true";
defparam \inst23|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N31
dffeas \inst23|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[9] .is_wysiwyg = "true";
defparam \inst23|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N11
dffeas \inst23|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[15] .is_wysiwyg = "true";
defparam \inst23|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N13
dffeas \inst24|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[0] .is_wysiwyg = "true";
defparam \inst24|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N23
dffeas \inst24|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[5] .is_wysiwyg = "true";
defparam \inst24|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N27
dffeas \inst24|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[7] .is_wysiwyg = "true";
defparam \inst24|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N31
dffeas \inst24|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[9] .is_wysiwyg = "true";
defparam \inst24|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N7
dffeas \inst24|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[13] .is_wysiwyg = "true";
defparam \inst24|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N31
dffeas \inst25|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[9] .is_wysiwyg = "true";
defparam \inst25|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N13
dffeas \inst25|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[0] .is_wysiwyg = "true";
defparam \inst25|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N23
dffeas \inst25|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[5] .is_wysiwyg = "true";
defparam \inst25|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N27
dffeas \inst25|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[7] .is_wysiwyg = "true";
defparam \inst25|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N7
dffeas \inst25|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[13] .is_wysiwyg = "true";
defparam \inst25|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N31
dffeas \inst26|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[9] .is_wysiwyg = "true";
defparam \inst26|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N13
dffeas \inst26|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[0] .is_wysiwyg = "true";
defparam \inst26|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N23
dffeas \inst26|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[5] .is_wysiwyg = "true";
defparam \inst26|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N27
dffeas \inst26|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[7] .is_wysiwyg = "true";
defparam \inst26|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N11
dffeas \inst26|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[15] .is_wysiwyg = "true";
defparam \inst26|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N23
dffeas \inst9|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[5] .is_wysiwyg = "true";
defparam \inst9|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N27
dffeas \inst9|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[7] .is_wysiwyg = "true";
defparam \inst9|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N13
dffeas \inst9|CNT[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[0]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[0] .is_wysiwyg = "true";
defparam \inst9|CNT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N31
dffeas \inst9|CNT[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[9]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[9] .is_wysiwyg = "true";
defparam \inst9|CNT[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N7
dffeas \inst9|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[13] .is_wysiwyg = "true";
defparam \inst9|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N0
cycloneiii_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst|cnt [0] $ (VCC)
// \inst|Add0~1  = CARRY(\inst|cnt [0])

	.dataa(\inst|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout(\inst|Add0~1 ));
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h55AA;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N4
cycloneiii_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = (\inst|cnt [2] & (\inst|Add0~3  $ (GND))) # (!\inst|cnt [2] & (!\inst|Add0~3  & VCC))
// \inst|Add0~5  = CARRY((\inst|cnt [2] & !\inst|Add0~3 ))

	.dataa(\inst|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~3 ),
	.combout(\inst|Add0~4_combout ),
	.cout(\inst|Add0~5 ));
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'hA50A;
defparam \inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
cycloneiii_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\inst|cnt [3] & (!\inst|Add0~5 )) # (!\inst|cnt [3] & ((\inst|Add0~5 ) # (GND)))
// \inst|Add0~7  = CARRY((!\inst|Add0~5 ) # (!\inst|cnt [3]))

	.dataa(\inst|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~5 ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
cycloneiii_lcell_comb \inst|Add0~14 (
// Equation(s):
// \inst|Add0~14_combout  = (\inst|cnt [7] & (!\inst|Add0~13 )) # (!\inst|cnt [7] & ((\inst|Add0~13 ) # (GND)))
// \inst|Add0~15  = CARRY((!\inst|Add0~13 ) # (!\inst|cnt [7]))

	.dataa(\inst|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~13 ),
	.combout(\inst|Add0~14_combout ),
	.cout(\inst|Add0~15 ));
// synopsys translate_off
defparam \inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
cycloneiii_lcell_comb \inst|Add0~24 (
// Equation(s):
// \inst|Add0~24_combout  = (\inst|cnt [12] & (\inst|Add0~23  $ (GND))) # (!\inst|cnt [12] & (!\inst|Add0~23  & VCC))
// \inst|Add0~25  = CARRY((\inst|cnt [12] & !\inst|Add0~23 ))

	.dataa(\inst|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~23 ),
	.combout(\inst|Add0~24_combout ),
	.cout(\inst|Add0~25 ));
// synopsys translate_off
defparam \inst|Add0~24 .lut_mask = 16'hA50A;
defparam \inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N28
cycloneiii_lcell_comb \inst|Add0~28 (
// Equation(s):
// \inst|Add0~28_combout  = (\inst|cnt [14] & (\inst|Add0~27  $ (GND))) # (!\inst|cnt [14] & (!\inst|Add0~27  & VCC))
// \inst|Add0~29  = CARRY((\inst|cnt [14] & !\inst|Add0~27 ))

	.dataa(\inst|cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~27 ),
	.combout(\inst|Add0~28_combout ),
	.cout(\inst|Add0~29 ));
// synopsys translate_off
defparam \inst|Add0~28 .lut_mask = 16'hA50A;
defparam \inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N30
cycloneiii_lcell_comb \inst|Add0~30 (
// Equation(s):
// \inst|Add0~30_combout  = \inst|Add0~29  $ (\inst|cnt [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cnt [15]),
	.cin(\inst|Add0~29 ),
	.combout(\inst|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~30 .lut_mask = 16'h0FF0;
defparam \inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N12
cycloneiii_lcell_comb \inst8|CNT[0]~20 (
// Equation(s):
// \inst8|CNT[0]~20_combout  = \inst8|CNT [0] $ (VCC)
// \inst8|CNT[0]~21  = CARRY(\inst8|CNT [0])

	.dataa(\inst8|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|CNT[0]~20_combout ),
	.cout(\inst8|CNT[0]~21 ));
// synopsys translate_off
defparam \inst8|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst8|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneiii_lcell_comb \inst8|CNT[5]~30 (
// Equation(s):
// \inst8|CNT[5]~30_combout  = (\inst8|CNT [5] & (!\inst8|CNT[4]~29 )) # (!\inst8|CNT [5] & ((\inst8|CNT[4]~29 ) # (GND)))
// \inst8|CNT[5]~31  = CARRY((!\inst8|CNT[4]~29 ) # (!\inst8|CNT [5]))

	.dataa(\inst8|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[4]~29 ),
	.combout(\inst8|CNT[5]~30_combout ),
	.cout(\inst8|CNT[5]~31 ));
// synopsys translate_off
defparam \inst8|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst8|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N26
cycloneiii_lcell_comb \inst8|CNT[7]~34 (
// Equation(s):
// \inst8|CNT[7]~34_combout  = (\inst8|CNT [7] & (!\inst8|CNT[6]~33 )) # (!\inst8|CNT [7] & ((\inst8|CNT[6]~33 ) # (GND)))
// \inst8|CNT[7]~35  = CARRY((!\inst8|CNT[6]~33 ) # (!\inst8|CNT [7]))

	.dataa(\inst8|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[6]~33 ),
	.combout(\inst8|CNT[7]~34_combout ),
	.cout(\inst8|CNT[7]~35 ));
// synopsys translate_off
defparam \inst8|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst8|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneiii_lcell_comb \inst8|CNT[9]~38 (
// Equation(s):
// \inst8|CNT[9]~38_combout  = (\inst8|CNT [9] & (!\inst8|CNT[8]~37 )) # (!\inst8|CNT [9] & ((\inst8|CNT[8]~37 ) # (GND)))
// \inst8|CNT[9]~39  = CARRY((!\inst8|CNT[8]~37 ) # (!\inst8|CNT [9]))

	.dataa(\inst8|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[8]~37 ),
	.combout(\inst8|CNT[9]~38_combout ),
	.cout(\inst8|CNT[9]~39 ));
// synopsys translate_off
defparam \inst8|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst8|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneiii_lcell_comb \inst8|CNT[13]~46 (
// Equation(s):
// \inst8|CNT[13]~46_combout  = (\inst8|CNT [13] & (!\inst8|CNT[12]~45 )) # (!\inst8|CNT [13] & ((\inst8|CNT[12]~45 ) # (GND)))
// \inst8|CNT[13]~47  = CARRY((!\inst8|CNT[12]~45 ) # (!\inst8|CNT [13]))

	.dataa(\inst8|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[12]~45 ),
	.combout(\inst8|CNT[13]~46_combout ),
	.cout(\inst8|CNT[13]~47 ));
// synopsys translate_off
defparam \inst8|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst8|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cycloneiii_lcell_comb \inst10|CNT[0]~20 (
// Equation(s):
// \inst10|CNT[0]~20_combout  = \inst10|CNT [0] $ (VCC)
// \inst10|CNT[0]~21  = CARRY(\inst10|CNT [0])

	.dataa(\inst10|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst10|CNT[0]~20_combout ),
	.cout(\inst10|CNT[0]~21 ));
// synopsys translate_off
defparam \inst10|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst10|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneiii_lcell_comb \inst10|CNT[5]~30 (
// Equation(s):
// \inst10|CNT[5]~30_combout  = (\inst10|CNT [5] & (!\inst10|CNT[4]~29 )) # (!\inst10|CNT [5] & ((\inst10|CNT[4]~29 ) # (GND)))
// \inst10|CNT[5]~31  = CARRY((!\inst10|CNT[4]~29 ) # (!\inst10|CNT [5]))

	.dataa(\inst10|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[4]~29 ),
	.combout(\inst10|CNT[5]~30_combout ),
	.cout(\inst10|CNT[5]~31 ));
// synopsys translate_off
defparam \inst10|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst10|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cycloneiii_lcell_comb \inst10|CNT[7]~34 (
// Equation(s):
// \inst10|CNT[7]~34_combout  = (\inst10|CNT [7] & (!\inst10|CNT[6]~33 )) # (!\inst10|CNT [7] & ((\inst10|CNT[6]~33 ) # (GND)))
// \inst10|CNT[7]~35  = CARRY((!\inst10|CNT[6]~33 ) # (!\inst10|CNT [7]))

	.dataa(\inst10|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[6]~33 ),
	.combout(\inst10|CNT[7]~34_combout ),
	.cout(\inst10|CNT[7]~35 ));
// synopsys translate_off
defparam \inst10|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst10|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cycloneiii_lcell_comb \inst10|CNT[9]~38 (
// Equation(s):
// \inst10|CNT[9]~38_combout  = (\inst10|CNT [9] & (!\inst10|CNT[8]~37 )) # (!\inst10|CNT [9] & ((\inst10|CNT[8]~37 ) # (GND)))
// \inst10|CNT[9]~39  = CARRY((!\inst10|CNT[8]~37 ) # (!\inst10|CNT [9]))

	.dataa(\inst10|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[8]~37 ),
	.combout(\inst10|CNT[9]~38_combout ),
	.cout(\inst10|CNT[9]~39 ));
// synopsys translate_off
defparam \inst10|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst10|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneiii_lcell_comb \inst10|CNT[16]~52 (
// Equation(s):
// \inst10|CNT[16]~52_combout  = (\inst10|CNT [16] & (\inst10|CNT[15]~51  $ (GND))) # (!\inst10|CNT [16] & (!\inst10|CNT[15]~51  & VCC))
// \inst10|CNT[16]~53  = CARRY((\inst10|CNT [16] & !\inst10|CNT[15]~51 ))

	.dataa(\inst10|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[15]~51 ),
	.combout(\inst10|CNT[16]~52_combout ),
	.cout(\inst10|CNT[16]~53 ));
// synopsys translate_off
defparam \inst10|CNT[16]~52 .lut_mask = 16'hA50A;
defparam \inst10|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
cycloneiii_lcell_comb \inst11|CNT[0]~20 (
// Equation(s):
// \inst11|CNT[0]~20_combout  = \inst11|CNT [0] $ (VCC)
// \inst11|CNT[0]~21  = CARRY(\inst11|CNT [0])

	.dataa(\inst11|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11|CNT[0]~20_combout ),
	.cout(\inst11|CNT[0]~21 ));
// synopsys translate_off
defparam \inst11|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst11|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N22
cycloneiii_lcell_comb \inst11|CNT[5]~30 (
// Equation(s):
// \inst11|CNT[5]~30_combout  = (\inst11|CNT [5] & (!\inst11|CNT[4]~29 )) # (!\inst11|CNT [5] & ((\inst11|CNT[4]~29 ) # (GND)))
// \inst11|CNT[5]~31  = CARRY((!\inst11|CNT[4]~29 ) # (!\inst11|CNT [5]))

	.dataa(\inst11|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[4]~29 ),
	.combout(\inst11|CNT[5]~30_combout ),
	.cout(\inst11|CNT[5]~31 ));
// synopsys translate_off
defparam \inst11|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst11|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
cycloneiii_lcell_comb \inst11|CNT[7]~34 (
// Equation(s):
// \inst11|CNT[7]~34_combout  = (\inst11|CNT [7] & (!\inst11|CNT[6]~33 )) # (!\inst11|CNT [7] & ((\inst11|CNT[6]~33 ) # (GND)))
// \inst11|CNT[7]~35  = CARRY((!\inst11|CNT[6]~33 ) # (!\inst11|CNT [7]))

	.dataa(\inst11|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[6]~33 ),
	.combout(\inst11|CNT[7]~34_combout ),
	.cout(\inst11|CNT[7]~35 ));
// synopsys translate_off
defparam \inst11|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst11|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
cycloneiii_lcell_comb \inst11|CNT[9]~38 (
// Equation(s):
// \inst11|CNT[9]~38_combout  = (\inst11|CNT [9] & (!\inst11|CNT[8]~37 )) # (!\inst11|CNT [9] & ((\inst11|CNT[8]~37 ) # (GND)))
// \inst11|CNT[9]~39  = CARRY((!\inst11|CNT[8]~37 ) # (!\inst11|CNT [9]))

	.dataa(\inst11|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[8]~37 ),
	.combout(\inst11|CNT[9]~38_combout ),
	.cout(\inst11|CNT[9]~39 ));
// synopsys translate_off
defparam \inst11|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst11|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
cycloneiii_lcell_comb \inst11|CNT[15]~50 (
// Equation(s):
// \inst11|CNT[15]~50_combout  = (\inst11|CNT [15] & (!\inst11|CNT[14]~49 )) # (!\inst11|CNT [15] & ((\inst11|CNT[14]~49 ) # (GND)))
// \inst11|CNT[15]~51  = CARRY((!\inst11|CNT[14]~49 ) # (!\inst11|CNT [15]))

	.dataa(\inst11|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[14]~49 ),
	.combout(\inst11|CNT[15]~50_combout ),
	.cout(\inst11|CNT[15]~51 ));
// synopsys translate_off
defparam \inst11|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst11|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N12
cycloneiii_lcell_comb \inst12|CNT[0]~20 (
// Equation(s):
// \inst12|CNT[0]~20_combout  = \inst12|CNT [0] $ (VCC)
// \inst12|CNT[0]~21  = CARRY(\inst12|CNT [0])

	.dataa(\inst12|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|CNT[0]~20_combout ),
	.cout(\inst12|CNT[0]~21 ));
// synopsys translate_off
defparam \inst12|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst12|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N26
cycloneiii_lcell_comb \inst12|CNT[7]~34 (
// Equation(s):
// \inst12|CNT[7]~34_combout  = (\inst12|CNT [7] & (!\inst12|CNT[6]~33 )) # (!\inst12|CNT [7] & ((\inst12|CNT[6]~33 ) # (GND)))
// \inst12|CNT[7]~35  = CARRY((!\inst12|CNT[6]~33 ) # (!\inst12|CNT [7]))

	.dataa(\inst12|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[6]~33 ),
	.combout(\inst12|CNT[7]~34_combout ),
	.cout(\inst12|CNT[7]~35 ));
// synopsys translate_off
defparam \inst12|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst12|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N30
cycloneiii_lcell_comb \inst12|CNT[9]~38 (
// Equation(s):
// \inst12|CNT[9]~38_combout  = (\inst12|CNT [9] & (!\inst12|CNT[8]~37 )) # (!\inst12|CNT [9] & ((\inst12|CNT[8]~37 ) # (GND)))
// \inst12|CNT[9]~39  = CARRY((!\inst12|CNT[8]~37 ) # (!\inst12|CNT [9]))

	.dataa(\inst12|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[8]~37 ),
	.combout(\inst12|CNT[9]~38_combout ),
	.cout(\inst12|CNT[9]~39 ));
// synopsys translate_off
defparam \inst12|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst12|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N10
cycloneiii_lcell_comb \inst12|CNT[15]~50 (
// Equation(s):
// \inst12|CNT[15]~50_combout  = (\inst12|CNT [15] & (!\inst12|CNT[14]~49 )) # (!\inst12|CNT [15] & ((\inst12|CNT[14]~49 ) # (GND)))
// \inst12|CNT[15]~51  = CARRY((!\inst12|CNT[14]~49 ) # (!\inst12|CNT [15]))

	.dataa(\inst12|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[14]~49 ),
	.combout(\inst12|CNT[15]~50_combout ),
	.cout(\inst12|CNT[15]~51 ));
// synopsys translate_off
defparam \inst12|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst12|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneiii_lcell_comb \inst13|CNT[0]~20 (
// Equation(s):
// \inst13|CNT[0]~20_combout  = \inst13|CNT [0] $ (VCC)
// \inst13|CNT[0]~21  = CARRY(\inst13|CNT [0])

	.dataa(\inst13|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|CNT[0]~20_combout ),
	.cout(\inst13|CNT[0]~21 ));
// synopsys translate_off
defparam \inst13|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst13|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cycloneiii_lcell_comb \inst13|CNT[5]~30 (
// Equation(s):
// \inst13|CNT[5]~30_combout  = (\inst13|CNT [5] & (!\inst13|CNT[4]~29 )) # (!\inst13|CNT [5] & ((\inst13|CNT[4]~29 ) # (GND)))
// \inst13|CNT[5]~31  = CARRY((!\inst13|CNT[4]~29 ) # (!\inst13|CNT [5]))

	.dataa(\inst13|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[4]~29 ),
	.combout(\inst13|CNT[5]~30_combout ),
	.cout(\inst13|CNT[5]~31 ));
// synopsys translate_off
defparam \inst13|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst13|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cycloneiii_lcell_comb \inst13|CNT[7]~34 (
// Equation(s):
// \inst13|CNT[7]~34_combout  = (\inst13|CNT [7] & (!\inst13|CNT[6]~33 )) # (!\inst13|CNT [7] & ((\inst13|CNT[6]~33 ) # (GND)))
// \inst13|CNT[7]~35  = CARRY((!\inst13|CNT[6]~33 ) # (!\inst13|CNT [7]))

	.dataa(\inst13|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[6]~33 ),
	.combout(\inst13|CNT[7]~34_combout ),
	.cout(\inst13|CNT[7]~35 ));
// synopsys translate_off
defparam \inst13|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst13|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cycloneiii_lcell_comb \inst13|CNT[9]~38 (
// Equation(s):
// \inst13|CNT[9]~38_combout  = (\inst13|CNT [9] & (!\inst13|CNT[8]~37 )) # (!\inst13|CNT [9] & ((\inst13|CNT[8]~37 ) # (GND)))
// \inst13|CNT[9]~39  = CARRY((!\inst13|CNT[8]~37 ) # (!\inst13|CNT [9]))

	.dataa(\inst13|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[8]~37 ),
	.combout(\inst13|CNT[9]~38_combout ),
	.cout(\inst13|CNT[9]~39 ));
// synopsys translate_off
defparam \inst13|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst13|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cycloneiii_lcell_comb \inst13|CNT[13]~46 (
// Equation(s):
// \inst13|CNT[13]~46_combout  = (\inst13|CNT [13] & (!\inst13|CNT[12]~45 )) # (!\inst13|CNT [13] & ((\inst13|CNT[12]~45 ) # (GND)))
// \inst13|CNT[13]~47  = CARRY((!\inst13|CNT[12]~45 ) # (!\inst13|CNT [13]))

	.dataa(\inst13|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[12]~45 ),
	.combout(\inst13|CNT[13]~46_combout ),
	.cout(\inst13|CNT[13]~47 ));
// synopsys translate_off
defparam \inst13|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst13|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneiii_lcell_comb \inst17|CNT[0]~20 (
// Equation(s):
// \inst17|CNT[0]~20_combout  = \inst17|CNT [0] $ (VCC)
// \inst17|CNT[0]~21  = CARRY(\inst17|CNT [0])

	.dataa(\inst17|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst17|CNT[0]~20_combout ),
	.cout(\inst17|CNT[0]~21 ));
// synopsys translate_off
defparam \inst17|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst17|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneiii_lcell_comb \inst17|CNT[5]~30 (
// Equation(s):
// \inst17|CNT[5]~30_combout  = (\inst17|CNT [5] & (!\inst17|CNT[4]~29 )) # (!\inst17|CNT [5] & ((\inst17|CNT[4]~29 ) # (GND)))
// \inst17|CNT[5]~31  = CARRY((!\inst17|CNT[4]~29 ) # (!\inst17|CNT [5]))

	.dataa(\inst17|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[4]~29 ),
	.combout(\inst17|CNT[5]~30_combout ),
	.cout(\inst17|CNT[5]~31 ));
// synopsys translate_off
defparam \inst17|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst17|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneiii_lcell_comb \inst17|CNT[7]~34 (
// Equation(s):
// \inst17|CNT[7]~34_combout  = (\inst17|CNT [7] & (!\inst17|CNT[6]~33 )) # (!\inst17|CNT [7] & ((\inst17|CNT[6]~33 ) # (GND)))
// \inst17|CNT[7]~35  = CARRY((!\inst17|CNT[6]~33 ) # (!\inst17|CNT [7]))

	.dataa(\inst17|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[6]~33 ),
	.combout(\inst17|CNT[7]~34_combout ),
	.cout(\inst17|CNT[7]~35 ));
// synopsys translate_off
defparam \inst17|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst17|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneiii_lcell_comb \inst17|CNT[9]~38 (
// Equation(s):
// \inst17|CNT[9]~38_combout  = (\inst17|CNT [9] & (!\inst17|CNT[8]~37 )) # (!\inst17|CNT [9] & ((\inst17|CNT[8]~37 ) # (GND)))
// \inst17|CNT[9]~39  = CARRY((!\inst17|CNT[8]~37 ) # (!\inst17|CNT [9]))

	.dataa(\inst17|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[8]~37 ),
	.combout(\inst17|CNT[9]~38_combout ),
	.cout(\inst17|CNT[9]~39 ));
// synopsys translate_off
defparam \inst17|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst17|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneiii_lcell_comb \inst17|CNT[13]~46 (
// Equation(s):
// \inst17|CNT[13]~46_combout  = (\inst17|CNT [13] & (!\inst17|CNT[12]~45 )) # (!\inst17|CNT [13] & ((\inst17|CNT[12]~45 ) # (GND)))
// \inst17|CNT[13]~47  = CARRY((!\inst17|CNT[12]~45 ) # (!\inst17|CNT [13]))

	.dataa(\inst17|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[12]~45 ),
	.combout(\inst17|CNT[13]~46_combout ),
	.cout(\inst17|CNT[13]~47 ));
// synopsys translate_off
defparam \inst17|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst17|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cycloneiii_lcell_comb \inst18|CNT[0]~20 (
// Equation(s):
// \inst18|CNT[0]~20_combout  = \inst18|CNT [0] $ (VCC)
// \inst18|CNT[0]~21  = CARRY(\inst18|CNT [0])

	.dataa(\inst18|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|CNT[0]~20_combout ),
	.cout(\inst18|CNT[0]~21 ));
// synopsys translate_off
defparam \inst18|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst18|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N22
cycloneiii_lcell_comb \inst18|CNT[5]~30 (
// Equation(s):
// \inst18|CNT[5]~30_combout  = (\inst18|CNT [5] & (!\inst18|CNT[4]~29 )) # (!\inst18|CNT [5] & ((\inst18|CNT[4]~29 ) # (GND)))
// \inst18|CNT[5]~31  = CARRY((!\inst18|CNT[4]~29 ) # (!\inst18|CNT [5]))

	.dataa(\inst18|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[4]~29 ),
	.combout(\inst18|CNT[5]~30_combout ),
	.cout(\inst18|CNT[5]~31 ));
// synopsys translate_off
defparam \inst18|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst18|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cycloneiii_lcell_comb \inst18|CNT[7]~34 (
// Equation(s):
// \inst18|CNT[7]~34_combout  = (\inst18|CNT [7] & (!\inst18|CNT[6]~33 )) # (!\inst18|CNT [7] & ((\inst18|CNT[6]~33 ) # (GND)))
// \inst18|CNT[7]~35  = CARRY((!\inst18|CNT[6]~33 ) # (!\inst18|CNT [7]))

	.dataa(\inst18|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[6]~33 ),
	.combout(\inst18|CNT[7]~34_combout ),
	.cout(\inst18|CNT[7]~35 ));
// synopsys translate_off
defparam \inst18|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst18|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cycloneiii_lcell_comb \inst18|CNT[9]~38 (
// Equation(s):
// \inst18|CNT[9]~38_combout  = (\inst18|CNT [9] & (!\inst18|CNT[8]~37 )) # (!\inst18|CNT [9] & ((\inst18|CNT[8]~37 ) # (GND)))
// \inst18|CNT[9]~39  = CARRY((!\inst18|CNT[8]~37 ) # (!\inst18|CNT [9]))

	.dataa(\inst18|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[8]~37 ),
	.combout(\inst18|CNT[9]~38_combout ),
	.cout(\inst18|CNT[9]~39 ));
// synopsys translate_off
defparam \inst18|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst18|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N6
cycloneiii_lcell_comb \inst18|CNT[13]~46 (
// Equation(s):
// \inst18|CNT[13]~46_combout  = (\inst18|CNT [13] & (!\inst18|CNT[12]~45 )) # (!\inst18|CNT [13] & ((\inst18|CNT[12]~45 ) # (GND)))
// \inst18|CNT[13]~47  = CARRY((!\inst18|CNT[12]~45 ) # (!\inst18|CNT [13]))

	.dataa(\inst18|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[12]~45 ),
	.combout(\inst18|CNT[13]~46_combout ),
	.cout(\inst18|CNT[13]~47 ));
// synopsys translate_off
defparam \inst18|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst18|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneiii_lcell_comb \inst23|CNT[0]~20 (
// Equation(s):
// \inst23|CNT[0]~20_combout  = \inst23|CNT [0] $ (VCC)
// \inst23|CNT[0]~21  = CARRY(\inst23|CNT [0])

	.dataa(\inst23|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst23|CNT[0]~20_combout ),
	.cout(\inst23|CNT[0]~21 ));
// synopsys translate_off
defparam \inst23|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst23|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneiii_lcell_comb \inst23|CNT[5]~30 (
// Equation(s):
// \inst23|CNT[5]~30_combout  = (\inst23|CNT [5] & (!\inst23|CNT[4]~29 )) # (!\inst23|CNT [5] & ((\inst23|CNT[4]~29 ) # (GND)))
// \inst23|CNT[5]~31  = CARRY((!\inst23|CNT[4]~29 ) # (!\inst23|CNT [5]))

	.dataa(\inst23|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[4]~29 ),
	.combout(\inst23|CNT[5]~30_combout ),
	.cout(\inst23|CNT[5]~31 ));
// synopsys translate_off
defparam \inst23|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst23|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneiii_lcell_comb \inst23|CNT[9]~38 (
// Equation(s):
// \inst23|CNT[9]~38_combout  = (\inst23|CNT [9] & (!\inst23|CNT[8]~37 )) # (!\inst23|CNT [9] & ((\inst23|CNT[8]~37 ) # (GND)))
// \inst23|CNT[9]~39  = CARRY((!\inst23|CNT[8]~37 ) # (!\inst23|CNT [9]))

	.dataa(\inst23|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[8]~37 ),
	.combout(\inst23|CNT[9]~38_combout ),
	.cout(\inst23|CNT[9]~39 ));
// synopsys translate_off
defparam \inst23|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst23|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N10
cycloneiii_lcell_comb \inst23|CNT[15]~50 (
// Equation(s):
// \inst23|CNT[15]~50_combout  = (\inst23|CNT [15] & (!\inst23|CNT[14]~49 )) # (!\inst23|CNT [15] & ((\inst23|CNT[14]~49 ) # (GND)))
// \inst23|CNT[15]~51  = CARRY((!\inst23|CNT[14]~49 ) # (!\inst23|CNT [15]))

	.dataa(\inst23|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[14]~49 ),
	.combout(\inst23|CNT[15]~50_combout ),
	.cout(\inst23|CNT[15]~51 ));
// synopsys translate_off
defparam \inst23|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst23|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneiii_lcell_comb \inst24|CNT[0]~20 (
// Equation(s):
// \inst24|CNT[0]~20_combout  = \inst24|CNT [0] $ (VCC)
// \inst24|CNT[0]~21  = CARRY(\inst24|CNT [0])

	.dataa(\inst24|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst24|CNT[0]~20_combout ),
	.cout(\inst24|CNT[0]~21 ));
// synopsys translate_off
defparam \inst24|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst24|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneiii_lcell_comb \inst24|CNT[5]~30 (
// Equation(s):
// \inst24|CNT[5]~30_combout  = (\inst24|CNT [5] & (!\inst24|CNT[4]~29 )) # (!\inst24|CNT [5] & ((\inst24|CNT[4]~29 ) # (GND)))
// \inst24|CNT[5]~31  = CARRY((!\inst24|CNT[4]~29 ) # (!\inst24|CNT [5]))

	.dataa(\inst24|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[4]~29 ),
	.combout(\inst24|CNT[5]~30_combout ),
	.cout(\inst24|CNT[5]~31 ));
// synopsys translate_off
defparam \inst24|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst24|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneiii_lcell_comb \inst24|CNT[7]~34 (
// Equation(s):
// \inst24|CNT[7]~34_combout  = (\inst24|CNT [7] & (!\inst24|CNT[6]~33 )) # (!\inst24|CNT [7] & ((\inst24|CNT[6]~33 ) # (GND)))
// \inst24|CNT[7]~35  = CARRY((!\inst24|CNT[6]~33 ) # (!\inst24|CNT [7]))

	.dataa(\inst24|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[6]~33 ),
	.combout(\inst24|CNT[7]~34_combout ),
	.cout(\inst24|CNT[7]~35 ));
// synopsys translate_off
defparam \inst24|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst24|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneiii_lcell_comb \inst24|CNT[9]~38 (
// Equation(s):
// \inst24|CNT[9]~38_combout  = (\inst24|CNT [9] & (!\inst24|CNT[8]~37 )) # (!\inst24|CNT [9] & ((\inst24|CNT[8]~37 ) # (GND)))
// \inst24|CNT[9]~39  = CARRY((!\inst24|CNT[8]~37 ) # (!\inst24|CNT [9]))

	.dataa(\inst24|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[8]~37 ),
	.combout(\inst24|CNT[9]~38_combout ),
	.cout(\inst24|CNT[9]~39 ));
// synopsys translate_off
defparam \inst24|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst24|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cycloneiii_lcell_comb \inst24|CNT[13]~46 (
// Equation(s):
// \inst24|CNT[13]~46_combout  = (\inst24|CNT [13] & (!\inst24|CNT[12]~45 )) # (!\inst24|CNT [13] & ((\inst24|CNT[12]~45 ) # (GND)))
// \inst24|CNT[13]~47  = CARRY((!\inst24|CNT[12]~45 ) # (!\inst24|CNT [13]))

	.dataa(\inst24|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[12]~45 ),
	.combout(\inst24|CNT[13]~46_combout ),
	.cout(\inst24|CNT[13]~47 ));
// synopsys translate_off
defparam \inst24|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst24|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneiii_lcell_comb \inst25|CNT[0]~20 (
// Equation(s):
// \inst25|CNT[0]~20_combout  = \inst25|CNT [0] $ (VCC)
// \inst25|CNT[0]~21  = CARRY(\inst25|CNT [0])

	.dataa(\inst25|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst25|CNT[0]~20_combout ),
	.cout(\inst25|CNT[0]~21 ));
// synopsys translate_off
defparam \inst25|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst25|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneiii_lcell_comb \inst25|CNT[5]~30 (
// Equation(s):
// \inst25|CNT[5]~30_combout  = (\inst25|CNT [5] & (!\inst25|CNT[4]~29 )) # (!\inst25|CNT [5] & ((\inst25|CNT[4]~29 ) # (GND)))
// \inst25|CNT[5]~31  = CARRY((!\inst25|CNT[4]~29 ) # (!\inst25|CNT [5]))

	.dataa(\inst25|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[4]~29 ),
	.combout(\inst25|CNT[5]~30_combout ),
	.cout(\inst25|CNT[5]~31 ));
// synopsys translate_off
defparam \inst25|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst25|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
cycloneiii_lcell_comb \inst25|CNT[7]~34 (
// Equation(s):
// \inst25|CNT[7]~34_combout  = (\inst25|CNT [7] & (!\inst25|CNT[6]~33 )) # (!\inst25|CNT [7] & ((\inst25|CNT[6]~33 ) # (GND)))
// \inst25|CNT[7]~35  = CARRY((!\inst25|CNT[6]~33 ) # (!\inst25|CNT [7]))

	.dataa(\inst25|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[6]~33 ),
	.combout(\inst25|CNT[7]~34_combout ),
	.cout(\inst25|CNT[7]~35 ));
// synopsys translate_off
defparam \inst25|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst25|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneiii_lcell_comb \inst25|CNT[9]~38 (
// Equation(s):
// \inst25|CNT[9]~38_combout  = (\inst25|CNT [9] & (!\inst25|CNT[8]~37 )) # (!\inst25|CNT [9] & ((\inst25|CNT[8]~37 ) # (GND)))
// \inst25|CNT[9]~39  = CARRY((!\inst25|CNT[8]~37 ) # (!\inst25|CNT [9]))

	.dataa(\inst25|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[8]~37 ),
	.combout(\inst25|CNT[9]~38_combout ),
	.cout(\inst25|CNT[9]~39 ));
// synopsys translate_off
defparam \inst25|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst25|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N6
cycloneiii_lcell_comb \inst25|CNT[13]~46 (
// Equation(s):
// \inst25|CNT[13]~46_combout  = (\inst25|CNT [13] & (!\inst25|CNT[12]~45 )) # (!\inst25|CNT [13] & ((\inst25|CNT[12]~45 ) # (GND)))
// \inst25|CNT[13]~47  = CARRY((!\inst25|CNT[12]~45 ) # (!\inst25|CNT [13]))

	.dataa(\inst25|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[12]~45 ),
	.combout(\inst25|CNT[13]~46_combout ),
	.cout(\inst25|CNT[13]~47 ));
// synopsys translate_off
defparam \inst25|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst25|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N12
cycloneiii_lcell_comb \inst26|CNT[0]~20 (
// Equation(s):
// \inst26|CNT[0]~20_combout  = \inst26|CNT [0] $ (VCC)
// \inst26|CNT[0]~21  = CARRY(\inst26|CNT [0])

	.dataa(\inst26|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst26|CNT[0]~20_combout ),
	.cout(\inst26|CNT[0]~21 ));
// synopsys translate_off
defparam \inst26|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst26|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N22
cycloneiii_lcell_comb \inst26|CNT[5]~30 (
// Equation(s):
// \inst26|CNT[5]~30_combout  = (\inst26|CNT [5] & (!\inst26|CNT[4]~29 )) # (!\inst26|CNT [5] & ((\inst26|CNT[4]~29 ) # (GND)))
// \inst26|CNT[5]~31  = CARRY((!\inst26|CNT[4]~29 ) # (!\inst26|CNT [5]))

	.dataa(\inst26|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[4]~29 ),
	.combout(\inst26|CNT[5]~30_combout ),
	.cout(\inst26|CNT[5]~31 ));
// synopsys translate_off
defparam \inst26|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst26|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N26
cycloneiii_lcell_comb \inst26|CNT[7]~34 (
// Equation(s):
// \inst26|CNT[7]~34_combout  = (\inst26|CNT [7] & (!\inst26|CNT[6]~33 )) # (!\inst26|CNT [7] & ((\inst26|CNT[6]~33 ) # (GND)))
// \inst26|CNT[7]~35  = CARRY((!\inst26|CNT[6]~33 ) # (!\inst26|CNT [7]))

	.dataa(\inst26|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[6]~33 ),
	.combout(\inst26|CNT[7]~34_combout ),
	.cout(\inst26|CNT[7]~35 ));
// synopsys translate_off
defparam \inst26|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst26|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N30
cycloneiii_lcell_comb \inst26|CNT[9]~38 (
// Equation(s):
// \inst26|CNT[9]~38_combout  = (\inst26|CNT [9] & (!\inst26|CNT[8]~37 )) # (!\inst26|CNT [9] & ((\inst26|CNT[8]~37 ) # (GND)))
// \inst26|CNT[9]~39  = CARRY((!\inst26|CNT[8]~37 ) # (!\inst26|CNT [9]))

	.dataa(\inst26|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[8]~37 ),
	.combout(\inst26|CNT[9]~38_combout ),
	.cout(\inst26|CNT[9]~39 ));
// synopsys translate_off
defparam \inst26|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst26|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N10
cycloneiii_lcell_comb \inst26|CNT[15]~50 (
// Equation(s):
// \inst26|CNT[15]~50_combout  = (\inst26|CNT [15] & (!\inst26|CNT[14]~49 )) # (!\inst26|CNT [15] & ((\inst26|CNT[14]~49 ) # (GND)))
// \inst26|CNT[15]~51  = CARRY((!\inst26|CNT[14]~49 ) # (!\inst26|CNT [15]))

	.dataa(\inst26|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[14]~49 ),
	.combout(\inst26|CNT[15]~50_combout ),
	.cout(\inst26|CNT[15]~51 ));
// synopsys translate_off
defparam \inst26|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst26|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cycloneiii_lcell_comb \inst9|CNT[0]~20 (
// Equation(s):
// \inst9|CNT[0]~20_combout  = \inst9|CNT [0] $ (VCC)
// \inst9|CNT[0]~21  = CARRY(\inst9|CNT [0])

	.dataa(\inst9|CNT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst9|CNT[0]~20_combout ),
	.cout(\inst9|CNT[0]~21 ));
// synopsys translate_off
defparam \inst9|CNT[0]~20 .lut_mask = 16'h55AA;
defparam \inst9|CNT[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneiii_lcell_comb \inst9|CNT[5]~30 (
// Equation(s):
// \inst9|CNT[5]~30_combout  = (\inst9|CNT [5] & (!\inst9|CNT[4]~29 )) # (!\inst9|CNT [5] & ((\inst9|CNT[4]~29 ) # (GND)))
// \inst9|CNT[5]~31  = CARRY((!\inst9|CNT[4]~29 ) # (!\inst9|CNT [5]))

	.dataa(\inst9|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[4]~29 ),
	.combout(\inst9|CNT[5]~30_combout ),
	.cout(\inst9|CNT[5]~31 ));
// synopsys translate_off
defparam \inst9|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst9|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneiii_lcell_comb \inst9|CNT[7]~34 (
// Equation(s):
// \inst9|CNT[7]~34_combout  = (\inst9|CNT [7] & (!\inst9|CNT[6]~33 )) # (!\inst9|CNT [7] & ((\inst9|CNT[6]~33 ) # (GND)))
// \inst9|CNT[7]~35  = CARRY((!\inst9|CNT[6]~33 ) # (!\inst9|CNT [7]))

	.dataa(\inst9|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[6]~33 ),
	.combout(\inst9|CNT[7]~34_combout ),
	.cout(\inst9|CNT[7]~35 ));
// synopsys translate_off
defparam \inst9|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst9|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cycloneiii_lcell_comb \inst9|CNT[9]~38 (
// Equation(s):
// \inst9|CNT[9]~38_combout  = (\inst9|CNT [9] & (!\inst9|CNT[8]~37 )) # (!\inst9|CNT [9] & ((\inst9|CNT[8]~37 ) # (GND)))
// \inst9|CNT[9]~39  = CARRY((!\inst9|CNT[8]~37 ) # (!\inst9|CNT [9]))

	.dataa(\inst9|CNT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[8]~37 ),
	.combout(\inst9|CNT[9]~38_combout ),
	.cout(\inst9|CNT[9]~39 ));
// synopsys translate_off
defparam \inst9|CNT[9]~38 .lut_mask = 16'h5A5F;
defparam \inst9|CNT[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneiii_lcell_comb \inst9|CNT[13]~46 (
// Equation(s):
// \inst9|CNT[13]~46_combout  = (\inst9|CNT [13] & (!\inst9|CNT[12]~45 )) # (!\inst9|CNT [13] & ((\inst9|CNT[12]~45 ) # (GND)))
// \inst9|CNT[13]~47  = CARRY((!\inst9|CNT[12]~45 ) # (!\inst9|CNT [13]))

	.dataa(\inst9|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[12]~45 ),
	.combout(\inst9|CNT[13]~46_combout ),
	.cout(\inst9|CNT[13]~47 ));
// synopsys translate_off
defparam \inst9|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst9|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y37_N17
dffeas \inst|cnt[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[3] .is_wysiwyg = "true";
defparam \inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N0
cycloneiii_lcell_comb \inst|clkout~0 (
// Equation(s):
// \inst|clkout~0_combout  = (!\inst|cnt [6] & (!\inst|cnt [5] & (!\inst|cnt [4] & !\inst|cnt [3])))

	.dataa(\inst|cnt [6]),
	.datab(\inst|cnt [5]),
	.datac(\inst|cnt [4]),
	.datad(\inst|cnt [3]),
	.cin(gnd),
	.combout(\inst|clkout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clkout~0 .lut_mask = 16'h0001;
defparam \inst|clkout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N11
dffeas \inst|cnt[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~7_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[7] .is_wysiwyg = "true";
defparam \inst|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
cycloneiii_lcell_comb \inst|clkout~1 (
// Equation(s):
// \inst|clkout~1_combout  = ((\inst|clkout~0_combout ) # ((!\inst|cnt [8]) # (!\inst|cnt [9]))) # (!\inst|cnt [7])

	.dataa(\inst|cnt [7]),
	.datab(\inst|clkout~0_combout ),
	.datac(\inst|cnt [9]),
	.datad(\inst|cnt [8]),
	.cin(gnd),
	.combout(\inst|clkout~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clkout~1 .lut_mask = 16'hDFFF;
defparam \inst|clkout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N13
dffeas \inst|cnt[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[15]~13_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[15] .is_wysiwyg = "true";
defparam \inst|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y37_N9
dffeas \inst|cnt[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~16_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[2] .is_wysiwyg = "true";
defparam \inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y37_N13
dffeas \inst|cnt[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~18_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[0] .is_wysiwyg = "true";
defparam \inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N30
cycloneiii_lcell_comb \inst|LessThan3~0 (
// Equation(s):
// \inst|LessThan3~0_combout  = (\inst|cnt [0] & (\inst|cnt [3] & (\inst|cnt [2] & \inst|cnt [1])))

	.dataa(\inst|cnt [0]),
	.datab(\inst|cnt [3]),
	.datac(\inst|cnt [2]),
	.datad(\inst|cnt [1]),
	.cin(gnd),
	.combout(\inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan3~0 .lut_mask = 16'h8000;
defparam \inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneiii_lcell_comb \inst8|LessThan0~0 (
// Equation(s):
// \inst8|LessThan0~0_combout  = (\inst8|CNT [3]) # ((\inst8|CNT [2] & ((\inst8|CNT [0]) # (\inst8|CNT [1]))))

	.dataa(\inst8|CNT [0]),
	.datab(\inst8|CNT [2]),
	.datac(\inst8|CNT [1]),
	.datad(\inst8|CNT [3]),
	.cin(gnd),
	.combout(\inst8|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LessThan0~0 .lut_mask = 16'hFFC8;
defparam \inst8|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N10
cycloneiii_lcell_comb \inst8|LessThan0~1 (
// Equation(s):
// \inst8|LessThan0~1_combout  = (\inst8|CNT [7] & (\inst8|CNT [4] & (\inst8|CNT [5] & \inst8|CNT [6])))

	.dataa(\inst8|CNT [7]),
	.datab(\inst8|CNT [4]),
	.datac(\inst8|CNT [5]),
	.datad(\inst8|CNT [6]),
	.cin(gnd),
	.combout(\inst8|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LessThan0~1 .lut_mask = 16'h8000;
defparam \inst8|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cycloneiii_lcell_comb \inst8|LessThan0~2 (
// Equation(s):
// \inst8|LessThan0~2_combout  = (\inst8|LessThan0~1_combout  & (\inst8|CNT [8] & \inst8|LessThan0~0_combout ))

	.dataa(\inst8|LessThan0~1_combout ),
	.datab(\inst8|CNT [8]),
	.datac(gnd),
	.datad(\inst8|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst8|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LessThan0~2 .lut_mask = 16'h8800;
defparam \inst8|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N11
dffeas \inst6|grid_sector_shadow[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2 [15]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[15] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N21
dffeas \inst6|grid_sector_shadow[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_sector_shadow[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[14] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N23
dffeas \inst6|grid_sector_shadow[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_sector_shadow[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[13] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N17
dffeas \inst6|grid_sector_shadow[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_sector_shadow[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[12] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N10
cycloneiii_lcell_comb \inst5|Equal0~0 (
// Equation(s):
// \inst5|Equal0~0_combout  = (!\inst6|grid_sector_shadow [13] & (!\inst6|grid_sector_shadow [12] & (!\inst6|grid_sector_shadow [15] & !\inst6|grid_sector_shadow [14])))

	.dataa(\inst6|grid_sector_shadow [13]),
	.datab(\inst6|grid_sector_shadow [12]),
	.datac(\inst6|grid_sector_shadow [15]),
	.datad(\inst6|grid_sector_shadow [14]),
	.cin(gnd),
	.combout(\inst5|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~0 .lut_mask = 16'h0001;
defparam \inst5|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N13
dffeas \inst6|grid_sector_shadow[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2 [9]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[9] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N31
dffeas \inst6|grid_sector_shadow[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2 [5]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[5] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cycloneiii_lcell_comb \inst10|LessThan0~0 (
// Equation(s):
// \inst10|LessThan0~0_combout  = (\inst10|CNT [3]) # ((\inst10|CNT [2] & ((\inst10|CNT [0]) # (\inst10|CNT [1]))))

	.dataa(\inst10|CNT [0]),
	.datab(\inst10|CNT [3]),
	.datac(\inst10|CNT [1]),
	.datad(\inst10|CNT [2]),
	.cin(gnd),
	.combout(\inst10|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~0 .lut_mask = 16'hFECC;
defparam \inst10|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cycloneiii_lcell_comb \inst10|LessThan0~1 (
// Equation(s):
// \inst10|LessThan0~1_combout  = (\inst10|CNT [7] & (\inst10|CNT [6] & (\inst10|CNT [5] & \inst10|CNT [4])))

	.dataa(\inst10|CNT [7]),
	.datab(\inst10|CNT [6]),
	.datac(\inst10|CNT [5]),
	.datad(\inst10|CNT [4]),
	.cin(gnd),
	.combout(\inst10|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~1 .lut_mask = 16'h8000;
defparam \inst10|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cycloneiii_lcell_comb \inst10|LessThan0~2 (
// Equation(s):
// \inst10|LessThan0~2_combout  = (\inst10|LessThan0~1_combout  & (\inst10|CNT [8] & \inst10|LessThan0~0_combout ))

	.dataa(\inst10|LessThan0~1_combout ),
	.datab(\inst10|CNT [8]),
	.datac(gnd),
	.datad(\inst10|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst10|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~2 .lut_mask = 16'h8800;
defparam \inst10|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N10
cycloneiii_lcell_comb \inst11|LessThan0~2 (
// Equation(s):
// \inst11|LessThan0~2_combout  = (\inst11|CNT [5] & (\inst11|CNT [4] & (\inst11|CNT [7] & \inst11|CNT [6])))

	.dataa(\inst11|CNT [5]),
	.datab(\inst11|CNT [4]),
	.datac(\inst11|CNT [7]),
	.datad(\inst11|CNT [6]),
	.cin(gnd),
	.combout(\inst11|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|LessThan0~2 .lut_mask = 16'h8000;
defparam \inst11|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N0
cycloneiii_lcell_comb \inst12|LessThan0~1 (
// Equation(s):
// \inst12|LessThan0~1_combout  = (\inst12|CNT [3]) # ((\inst12|CNT [2] & ((\inst12|CNT [0]) # (\inst12|CNT [1]))))

	.dataa(\inst12|CNT [0]),
	.datab(\inst12|CNT [2]),
	.datac(\inst12|CNT [1]),
	.datad(\inst12|CNT [3]),
	.cin(gnd),
	.combout(\inst12|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~1 .lut_mask = 16'hFFC8;
defparam \inst12|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneiii_lcell_comb \inst13|LessThan0~2 (
// Equation(s):
// \inst13|LessThan0~2_combout  = (\inst13|CNT [5] & (\inst13|CNT [4] & (\inst13|CNT [7] & \inst13|CNT [6])))

	.dataa(\inst13|CNT [5]),
	.datab(\inst13|CNT [4]),
	.datac(\inst13|CNT [7]),
	.datad(\inst13|CNT [6]),
	.cin(gnd),
	.combout(\inst13|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|LessThan0~2 .lut_mask = 16'h8000;
defparam \inst13|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneiii_lcell_comb \inst17|LessThan0~2 (
// Equation(s):
// \inst17|LessThan0~2_combout  = (\inst17|CNT [5] & (\inst17|CNT [4] & (\inst17|CNT [7] & \inst17|CNT [6])))

	.dataa(\inst17|CNT [5]),
	.datab(\inst17|CNT [4]),
	.datac(\inst17|CNT [7]),
	.datad(\inst17|CNT [6]),
	.cin(gnd),
	.combout(\inst17|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LessThan0~2 .lut_mask = 16'h8000;
defparam \inst17|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N11
dffeas \inst16|T1_shadow[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[14] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N3
dffeas \inst16|T1_shadow[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[12] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N13
dffeas \inst16|T1_shadow[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[11] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N17
dffeas \inst16|T1_shadow[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [9]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[9] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N11
dffeas \inst16|T1_shadow[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[8] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N7
dffeas \inst16|T1_shadow[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[6] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N9
dffeas \inst16|T1_shadow[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[4] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N27
dffeas \inst16|T1_shadow[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[3] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N31
dffeas \inst16|T1_shadow[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[1] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N11
dffeas \inst16|T2_shadow[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga4 [15]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[15] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N17
dffeas \inst16|T2_shadow[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[13] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N23
dffeas \inst16|T2_shadow[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[12] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N3
dffeas \inst16|T2_shadow[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[11] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N13
dffeas \inst16|T2_shadow[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[10] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N1
dffeas \inst16|T2_shadow[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[9] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N19
dffeas \inst16|T2_shadow[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[7] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N23
dffeas \inst16|T2_shadow[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[5] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y28_N15
dffeas \inst16|T2_shadow[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[2] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cycloneiii_lcell_comb \inst18|LessThan0~0 (
// Equation(s):
// \inst18|LessThan0~0_combout  = (\inst18|CNT [3]) # ((\inst18|CNT [2] & ((\inst18|CNT [0]) # (\inst18|CNT [1]))))

	.dataa(\inst18|CNT [0]),
	.datab(\inst18|CNT [2]),
	.datac(\inst18|CNT [1]),
	.datad(\inst18|CNT [3]),
	.cin(gnd),
	.combout(\inst18|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~0 .lut_mask = 16'hFFC8;
defparam \inst18|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N10
cycloneiii_lcell_comb \inst18|LessThan0~1 (
// Equation(s):
// \inst18|LessThan0~1_combout  = (\inst18|CNT [5] & (\inst18|CNT [4] & (\inst18|CNT [7] & \inst18|CNT [6])))

	.dataa(\inst18|CNT [5]),
	.datab(\inst18|CNT [4]),
	.datac(\inst18|CNT [7]),
	.datad(\inst18|CNT [6]),
	.cin(gnd),
	.combout(\inst18|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~1 .lut_mask = 16'h8000;
defparam \inst18|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cycloneiii_lcell_comb \inst18|LessThan0~2 (
// Equation(s):
// \inst18|LessThan0~2_combout  = (\inst18|LessThan0~1_combout  & (\inst18|CNT [8] & \inst18|LessThan0~0_combout ))

	.dataa(\inst18|LessThan0~1_combout ),
	.datab(\inst18|CNT [8]),
	.datac(gnd),
	.datad(\inst18|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst18|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~2 .lut_mask = 16'h8800;
defparam \inst18|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneiii_lcell_comb \inst23|LessThan0~1 (
// Equation(s):
// \inst23|LessThan0~1_combout  = (\inst23|CNT [2] & ((\inst23|CNT [1]) # (\inst23|CNT [0])))

	.dataa(gnd),
	.datab(\inst23|CNT [2]),
	.datac(\inst23|CNT [1]),
	.datad(\inst23|CNT [0]),
	.cin(gnd),
	.combout(\inst23|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|LessThan0~1 .lut_mask = 16'hCCC0;
defparam \inst23|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneiii_lcell_comb \inst23|LessThan0~3 (
// Equation(s):
// \inst23|LessThan0~3_combout  = (\inst23|CNT [9]) # ((\inst23|CNT [10]) # ((\inst23|CNT [12]) # (\inst23|CNT [11])))

	.dataa(\inst23|CNT [9]),
	.datab(\inst23|CNT [10]),
	.datac(\inst23|CNT [12]),
	.datad(\inst23|CNT [11]),
	.cin(gnd),
	.combout(\inst23|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \inst23|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N15
dffeas \inst21|T1_shadow[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga5 [14]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[14] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N1
dffeas \inst21|T1_shadow[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[13] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N19
dffeas \inst21|T1_shadow[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[12] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N7
dffeas \inst21|T1_shadow[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga5 [10]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[10] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N19
dffeas \inst21|T1_shadow[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga5 [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[8] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N31
dffeas \inst21|T1_shadow[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[6] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N25
dffeas \inst21|T1_shadow[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[5] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N27
dffeas \inst21|T1_shadow[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[4] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N31
dffeas \inst21|T1_shadow[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[2] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N1
dffeas \inst21|T1_shadow[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[1] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N27
dffeas \inst21|T1_shadow[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[0] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N13
dffeas \inst21|T2_shadow[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[13] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N17
dffeas \inst21|T2_shadow[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[10] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N21
dffeas \inst21|T2_shadow[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[8] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N15
dffeas \inst21|T2_shadow[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[3] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \inst21|T2_shadow[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[0] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneiii_lcell_comb \inst24|LessThan0~0 (
// Equation(s):
// \inst24|LessThan0~0_combout  = (\inst24|CNT [3]) # ((\inst24|CNT [2] & ((\inst24|CNT [0]) # (\inst24|CNT [1]))))

	.dataa(\inst24|CNT [0]),
	.datab(\inst24|CNT [2]),
	.datac(\inst24|CNT [1]),
	.datad(\inst24|CNT [3]),
	.cin(gnd),
	.combout(\inst24|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|LessThan0~0 .lut_mask = 16'hFFC8;
defparam \inst24|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneiii_lcell_comb \inst24|LessThan0~1 (
// Equation(s):
// \inst24|LessThan0~1_combout  = (\inst24|CNT [7] & (\inst24|CNT [6] & (\inst24|CNT [5] & \inst24|CNT [4])))

	.dataa(\inst24|CNT [7]),
	.datab(\inst24|CNT [6]),
	.datac(\inst24|CNT [5]),
	.datad(\inst24|CNT [4]),
	.cin(gnd),
	.combout(\inst24|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|LessThan0~1 .lut_mask = 16'h8000;
defparam \inst24|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneiii_lcell_comb \inst24|LessThan0~2 (
// Equation(s):
// \inst24|LessThan0~2_combout  = (\inst24|LessThan0~1_combout  & (\inst24|CNT [8] & \inst24|LessThan0~0_combout ))

	.dataa(\inst24|LessThan0~1_combout ),
	.datab(\inst24|CNT [8]),
	.datac(gnd),
	.datad(\inst24|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst24|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|LessThan0~2 .lut_mask = 16'h8800;
defparam \inst24|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N22
cycloneiii_lcell_comb \inst25|LessThan0~0 (
// Equation(s):
// \inst25|LessThan0~0_combout  = (\inst25|CNT [9]) # ((\inst25|CNT [10]) # ((\inst25|CNT [12]) # (\inst25|CNT [11])))

	.dataa(\inst25|CNT [9]),
	.datab(\inst25|CNT [10]),
	.datac(\inst25|CNT [12]),
	.datad(\inst25|CNT [11]),
	.cin(gnd),
	.combout(\inst25|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \inst25|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
cycloneiii_lcell_comb \inst25|LessThan0~1 (
// Equation(s):
// \inst25|LessThan0~1_combout  = (\inst25|CNT [3]) # ((\inst25|CNT [2] & ((\inst25|CNT [0]) # (\inst25|CNT [1]))))

	.dataa(\inst25|CNT [0]),
	.datab(\inst25|CNT [2]),
	.datac(\inst25|CNT [1]),
	.datad(\inst25|CNT [3]),
	.cin(gnd),
	.combout(\inst25|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|LessThan0~1 .lut_mask = 16'hFFC8;
defparam \inst25|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
cycloneiii_lcell_comb \inst25|LessThan0~2 (
// Equation(s):
// \inst25|LessThan0~2_combout  = (\inst25|CNT [5] & (\inst25|CNT [6] & (\inst25|CNT [7] & \inst25|CNT [4])))

	.dataa(\inst25|CNT [5]),
	.datab(\inst25|CNT [6]),
	.datac(\inst25|CNT [7]),
	.datad(\inst25|CNT [4]),
	.cin(gnd),
	.combout(\inst25|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|LessThan0~2 .lut_mask = 16'h8000;
defparam \inst25|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
cycloneiii_lcell_comb \inst25|LessThan0~3 (
// Equation(s):
// \inst25|LessThan0~3_combout  = (\inst25|LessThan0~0_combout ) # ((\inst25|LessThan0~2_combout  & (\inst25|CNT [8] & \inst25|LessThan0~1_combout )))

	.dataa(\inst25|LessThan0~2_combout ),
	.datab(\inst25|CNT [8]),
	.datac(\inst25|LessThan0~0_combout ),
	.datad(\inst25|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst25|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|LessThan0~3 .lut_mask = 16'hF8F0;
defparam \inst25|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N29
dffeas \inst22|T1_shadow[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[14] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N23
dffeas \inst22|T1_shadow[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[13] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N27
dffeas \inst22|T1_shadow[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[11] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N21
dffeas \inst22|T1_shadow[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[10] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N7
dffeas \inst22|T1_shadow[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[9] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N19
dffeas \inst22|T1_shadow[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[7] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N11
dffeas \inst22|T1_shadow[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[5] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N13
dffeas \inst22|T1_shadow[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[4] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N23
dffeas \inst22|T1_shadow[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[3] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N27
dffeas \inst22|T1_shadow[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[1] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N21
dffeas \inst22|T1_shadow[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[0] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N25
dffeas \inst22|T2_shadow[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8 [14]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[14] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N19
dffeas \inst22|T2_shadow[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8 [13]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[13] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y25_N15
dffeas \inst22|T2_shadow[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[11] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N9
dffeas \inst22|T2_shadow[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[9] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N11
dffeas \inst22|T2_shadow[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8 [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[8] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N23
dffeas \inst22|T2_shadow[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[6] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N29
dffeas \inst22|T2_shadow[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[3] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N7
dffeas \inst22|T2_shadow[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[2] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N25
dffeas \inst22|T2_shadow[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8 [1]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[1] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N24
cycloneiii_lcell_comb \inst26|LessThan0~0 (
// Equation(s):
// \inst26|LessThan0~0_combout  = (\inst26|CNT [9]) # ((\inst26|CNT [11]) # ((\inst26|CNT [12]) # (\inst26|CNT [10])))

	.dataa(\inst26|CNT [9]),
	.datab(\inst26|CNT [11]),
	.datac(\inst26|CNT [12]),
	.datad(\inst26|CNT [10]),
	.cin(gnd),
	.combout(\inst26|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \inst26|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N0
cycloneiii_lcell_comb \inst26|LessThan0~1 (
// Equation(s):
// \inst26|LessThan0~1_combout  = (\inst26|CNT [3]) # ((\inst26|CNT [2] & ((\inst26|CNT [0]) # (\inst26|CNT [1]))))

	.dataa(\inst26|CNT [0]),
	.datab(\inst26|CNT [2]),
	.datac(\inst26|CNT [1]),
	.datad(\inst26|CNT [3]),
	.cin(gnd),
	.combout(\inst26|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|LessThan0~1 .lut_mask = 16'hFFC8;
defparam \inst26|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N10
cycloneiii_lcell_comb \inst26|LessThan0~2 (
// Equation(s):
// \inst26|LessThan0~2_combout  = (\inst26|CNT [7] & (\inst26|CNT [4] & (\inst26|CNT [5] & \inst26|CNT [6])))

	.dataa(\inst26|CNT [7]),
	.datab(\inst26|CNT [4]),
	.datac(\inst26|CNT [5]),
	.datad(\inst26|CNT [6]),
	.cin(gnd),
	.combout(\inst26|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|LessThan0~2 .lut_mask = 16'h8000;
defparam \inst26|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N4
cycloneiii_lcell_comb \inst26|LessThan0~3 (
// Equation(s):
// \inst26|LessThan0~3_combout  = (\inst26|LessThan0~0_combout ) # ((\inst26|LessThan0~2_combout  & (\inst26|CNT [8] & \inst26|LessThan0~1_combout )))

	.dataa(\inst26|LessThan0~2_combout ),
	.datab(\inst26|CNT [8]),
	.datac(\inst26|LessThan0~0_combout ),
	.datad(\inst26|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst26|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|LessThan0~3 .lut_mask = 16'hF8F0;
defparam \inst26|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cycloneiii_lcell_comb \inst9|LessThan0~0 (
// Equation(s):
// \inst9|LessThan0~0_combout  = (\inst9|CNT [5] & (\inst9|CNT [6] & (\inst9|CNT [7] & \inst9|CNT [4])))

	.dataa(\inst9|CNT [5]),
	.datab(\inst9|CNT [6]),
	.datac(\inst9|CNT [7]),
	.datad(\inst9|CNT [4]),
	.cin(gnd),
	.combout(\inst9|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~0 .lut_mask = 16'h8000;
defparam \inst9|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneiii_lcell_comb \inst9|LessThan0~1 (
// Equation(s):
// \inst9|LessThan0~1_combout  = (\inst9|CNT [2] & ((\inst9|CNT [0]) # (\inst9|CNT [1])))

	.dataa(\inst9|CNT [0]),
	.datab(gnd),
	.datac(\inst9|CNT [1]),
	.datad(\inst9|CNT [2]),
	.cin(gnd),
	.combout(\inst9|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~1 .lut_mask = 16'hFA00;
defparam \inst9|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneiii_lcell_comb \inst9|LessThan0~2 (
// Equation(s):
// \inst9|LessThan0~2_combout  = (\inst9|LessThan0~0_combout  & (\inst9|CNT [8] & ((\inst9|LessThan0~1_combout ) # (\inst9|CNT [3]))))

	.dataa(\inst9|LessThan0~1_combout ),
	.datab(\inst9|CNT [3]),
	.datac(\inst9|LessThan0~0_combout ),
	.datad(\inst9|CNT [8]),
	.cin(gnd),
	.combout(\inst9|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~2 .lut_mask = 16'hE000;
defparam \inst9|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
cycloneiii_lcell_comb \inst|cnt~3 (
// Equation(s):
// \inst|cnt~3_combout  = (!\inst|cnt[14]~2_combout  & \inst|Add0~6_combout )

	.dataa(gnd),
	.datab(\inst|cnt[14]~2_combout ),
	.datac(gnd),
	.datad(\inst|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~3 .lut_mask = 16'h3300;
defparam \inst|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
cycloneiii_lcell_comb \inst|cnt~7 (
// Equation(s):
// \inst|cnt~7_combout  = (\inst|Add0~14_combout  & !\inst|cnt[14]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~14_combout ),
	.datad(\inst|cnt[14]~2_combout ),
	.cin(gnd),
	.combout(\inst|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~7 .lut_mask = 16'h00F0;
defparam \inst|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N12
cycloneiii_lcell_comb \inst|cnt[15]~13 (
// Equation(s):
// \inst|cnt[15]~13_combout  = (!\inst|cnt[14]~2_combout  & \inst|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cnt[14]~2_combout ),
	.datad(\inst|Add0~30_combout ),
	.cin(gnd),
	.combout(\inst|cnt[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt[15]~13 .lut_mask = 16'h0F00;
defparam \inst|cnt[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
cycloneiii_lcell_comb \inst|cnt~16 (
// Equation(s):
// \inst|cnt~16_combout  = (!\inst|cnt[14]~2_combout  & \inst|Add0~4_combout )

	.dataa(gnd),
	.datab(\inst|cnt[14]~2_combout ),
	.datac(gnd),
	.datad(\inst|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst|cnt~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~16 .lut_mask = 16'h3300;
defparam \inst|cnt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
cycloneiii_lcell_comb \inst|cnt~18 (
// Equation(s):
// \inst|cnt~18_combout  = (\inst|Add0~0_combout  & !\inst|cnt[14]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~0_combout ),
	.datad(\inst|cnt[14]~2_combout ),
	.cin(gnd),
	.combout(\inst|cnt~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~18 .lut_mask = 16'h00F0;
defparam \inst|cnt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
cycloneiii_lcell_comb \inst6|Equal0~1 (
// Equation(s):
// \inst6|Equal0~1_combout  = (!\inst|global_cnt_rising [4] & (!\inst|global_cnt_rising [5] & (!\inst|global_cnt_rising [7] & !\inst|global_cnt_rising [6])))

	.dataa(\inst|global_cnt_rising [4]),
	.datab(\inst|global_cnt_rising [5]),
	.datac(\inst|global_cnt_rising [7]),
	.datad(\inst|global_cnt_rising [6]),
	.cin(gnd),
	.combout(\inst6|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~1 .lut_mask = 16'h0001;
defparam \inst6|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N19
dffeas \inst2|dsp2fpga2[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2_reg [15]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N21
dffeas \inst2|dsp2fpga2[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2_reg [14]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N23
dffeas \inst2|dsp2fpga2[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N25
dffeas \inst2|dsp2fpga2[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N27
dffeas \inst2|dsp2fpga2[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N11
dffeas \inst2|dsp2fpga2[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N9
dffeas \inst6|grid_dm_shadow[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga1 [12]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[12] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N19
dffeas \inst6|grid_dm_shadow[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga1 [11]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[11] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N5
dffeas \inst6|grid_dm_shadow[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[8] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N17
dffeas \inst6|grid_dm_shadow[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[6] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N3
dffeas \inst6|grid_dm_shadow[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[5] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N13
dffeas \inst6|grid_dm_shadow[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[4] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N15
dffeas \inst6|grid_dm_shadow[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga1 [2]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[2] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N9
dffeas \inst2|dsp2fpga3[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3_reg [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N17
dffeas \inst2|dsp2fpga3[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N27
dffeas \inst2|dsp2fpga4[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \inst2|dsp2fpga4[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \inst2|dsp2fpga4[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N29
dffeas \inst2|dsp2fpga4[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \inst2|dsp2fpga4[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N3
dffeas \inst2|dsp2fpga4[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga4_reg [7]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N7
dffeas \inst2|dsp2fpga4[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga4_reg [5]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N27
dffeas \inst2|dsp2fpga4[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N23
dffeas \inst2|dsp2fpga5[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga5_reg [14]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N19
dffeas \inst2|dsp2fpga5[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N21
dffeas \inst2|dsp2fpga5[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N25
dffeas \inst2|dsp2fpga5[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N31
dffeas \inst2|dsp2fpga5[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga5_reg [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N1
dffeas \inst2|dsp2fpga5[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N25
dffeas \inst2|dsp2fpga5[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N19
dffeas \inst2|dsp2fpga5[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga5_reg [4]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N7
dffeas \inst2|dsp2fpga5[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N17
dffeas \inst2|dsp2fpga5[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N27
dffeas \inst2|dsp2fpga5[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga5_reg [0]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y26_N11
dffeas \inst2|dsp2fpga6[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N13
dffeas \inst2|dsp2fpga6[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga6_reg [10]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N1
dffeas \inst2|dsp2fpga6[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga6_reg [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y26_N31
dffeas \inst2|dsp2fpga6[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y26_N3
dffeas \inst2|dsp2fpga6[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N19
dffeas \inst2|dsp2fpga7[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N25
dffeas \inst2|dsp2fpga7[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga7_reg [13]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N7
dffeas \inst2|dsp2fpga7[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N9
dffeas \inst2|dsp2fpga7[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N17
dffeas \inst2|dsp2fpga8[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N27
dffeas \inst2|dsp2fpga8[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8_reg [9]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N15
dffeas \inst2|dsp2fpga2_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[15]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N9
dffeas \inst2|dsp2fpga2_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N3
dffeas \inst2|dsp2fpga2_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N13
dffeas \inst2|dsp2fpga2_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[12]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N11
dffeas \inst2|dsp2fpga2_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N7
dffeas \inst2|dsp2fpga2_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[5]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N31
dffeas \inst2|dsp2fpga1[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N25
dffeas \inst2|dsp2fpga1[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N13
dffeas \inst2|dsp2fpga1[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N1
dffeas \inst2|dsp2fpga1[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N11
dffeas \inst2|dsp2fpga1[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N21
dffeas \inst2|dsp2fpga1[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y26_N23
dffeas \inst2|dsp2fpga1[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N3
dffeas \inst2|dsp2fpga3_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \inst2|dsp2fpga3_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N1
dffeas \inst2|dsp2fpga4_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[15]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N21
dffeas \inst2|dsp2fpga4_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[13]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N7
dffeas \inst2|dsp2fpga4_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N1
dffeas \inst2|dsp2fpga4_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[11]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N3
dffeas \inst2|dsp2fpga4_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[10]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N11
dffeas \inst2|dsp2fpga4_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \inst2|dsp2fpga4_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[5]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N7
dffeas \inst2|dsp2fpga4_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[2]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N15
dffeas \inst2|dsp2fpga5_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N1
dffeas \inst2|dsp2fpga5_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[13]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N3
dffeas \inst2|dsp2fpga5_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[12]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N7
dffeas \inst2|dsp2fpga5_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N11
dffeas \inst2|dsp2fpga5_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[8]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N23
dffeas \inst2|dsp2fpga5_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N13
dffeas \inst2|dsp2fpga5_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[5]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N31
dffeas \inst2|dsp2fpga5_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[4]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N11
dffeas \inst2|dsp2fpga5_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[2]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N21
dffeas \inst2|dsp2fpga5_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[1]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y26_N23
dffeas \inst2|dsp2fpga5_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[0]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y26_N7
dffeas \inst2|dsp2fpga6_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[13]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N23
dffeas \inst2|dsp2fpga6_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[10]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N11
dffeas \inst2|dsp2fpga6_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N3
dffeas \inst2|dsp2fpga6_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y26_N21
dffeas \inst2|dsp2fpga6_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[0]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N3
dffeas \inst2|dsp2fpga7_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N29
dffeas \inst2|dsp2fpga7_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[13]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N11
dffeas \inst2|dsp2fpga7_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[4]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N29
dffeas \inst2|dsp2fpga7_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N3
dffeas \inst2|dsp2fpga8_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N31
dffeas \inst2|dsp2fpga8_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N1
dffeas \inst2|xadd_reg[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|xadd_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[19] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N3
dffeas \inst2|xadd_reg[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|xadd_reg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[18] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N13
dffeas \inst2|xadd_reg[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|xadd_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[17] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N23
dffeas \inst2|xadd_reg[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[16]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[16] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N22
cycloneiii_lcell_comb \inst4|Equal1~0 (
// Equation(s):
// \inst4|Equal1~0_combout  = (!\inst2|xadd_reg [17] & (!\inst2|xadd_reg [18] & (!\inst2|xadd_reg [16] & !\inst2|xadd_reg [19])))

	.dataa(\inst2|xadd_reg [17]),
	.datab(\inst2|xadd_reg [18]),
	.datac(\inst2|xadd_reg [16]),
	.datad(\inst2|xadd_reg [19]),
	.cin(gnd),
	.combout(\inst4|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal1~0 .lut_mask = 16'h0001;
defparam \inst4|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N11
dffeas \inst2|xadd_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[14]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[14] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y22_N27
dffeas \inst2|xadd_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|xadd_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[10] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneiii_lcell_comb \inst4|Equal3~0 (
// Equation(s):
// \inst4|Equal3~0_combout  = (!\inst2|xadd_reg [0] & (\inst2|xadd_reg [8] & (\inst2|xadd_reg [3] & !\inst2|xadd_reg [2])))

	.dataa(\inst2|xadd_reg [0]),
	.datab(\inst2|xadd_reg [8]),
	.datac(\inst2|xadd_reg [3]),
	.datad(\inst2|xadd_reg [2]),
	.cin(gnd),
	.combout(\inst4|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal3~0 .lut_mask = 16'h0040;
defparam \inst4|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N9
dffeas \inst4|fpga2dsp2_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga4 [15]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[15] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N13
dffeas \inst4|fpga2dsp4_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[15] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y28_N3
dffeas \inst4|fpga2dsp2_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[14] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N21
dffeas \inst4|fpga2dsp3_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[14] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N15
dffeas \inst4|fpga2dsp3_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[13] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N23
dffeas \inst4|fpga2dsp2_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[13] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N7
dffeas \inst4|fpga2dsp2_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[12] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \inst4|fpga2dsp2_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[11] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N27
dffeas \inst4|fpga2dsp4_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[11] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N7
dffeas \inst4|fpga2dsp2_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[10] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N7
dffeas \inst4|fpga2dsp4_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[9] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N17
dffeas \inst4|fpga2dsp3_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga7 [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[8] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N27
dffeas \inst4|fpga2dsp1_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[8] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneiii_lcell_comb \inst4|Selector9~0 (
// Equation(s):
// \inst4|Selector9~0_combout  = (\inst4|xdata[15]~16_combout  & (((\inst4|fpga2dsp1_reg [8] & !\inst4|xdata[15]~17_combout )))) # (!\inst4|xdata[15]~16_combout  & ((\inst4|fpga2dsp3_reg [8]) # ((\inst4|xdata[15]~17_combout ))))

	.dataa(\inst4|xdata[15]~16_combout ),
	.datab(\inst4|fpga2dsp3_reg [8]),
	.datac(\inst4|fpga2dsp1_reg [8]),
	.datad(\inst4|xdata[15]~17_combout ),
	.cin(gnd),
	.combout(\inst4|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector9~0 .lut_mask = 16'h55E4;
defparam \inst4|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N11
dffeas \inst4|fpga2dsp2_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[7] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N11
dffeas \inst4|fpga2dsp1_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [7]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[7] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N10
cycloneiii_lcell_comb \inst4|Selector8~0 (
// Equation(s):
// \inst4|Selector8~0_combout  = (\inst4|xdata[15]~17_combout  & ((\inst4|fpga2dsp2_reg [7]) # ((!\inst4|xdata[15]~16_combout )))) # (!\inst4|xdata[15]~17_combout  & (((\inst4|fpga2dsp1_reg [7] & \inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|xdata[15]~17_combout ),
	.datab(\inst4|fpga2dsp2_reg [7]),
	.datac(\inst4|fpga2dsp1_reg [7]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~0 .lut_mask = 16'hD8AA;
defparam \inst4|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N13
dffeas \inst4|fpga2dsp2_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[6] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y28_N15
dffeas \inst4|fpga2dsp2_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[5] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N11
dffeas \inst4|fpga2dsp1_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [5]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[5] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneiii_lcell_comb \inst4|Selector6~0 (
// Equation(s):
// \inst4|Selector6~0_combout  = (\inst4|xdata[15]~17_combout  & ((\inst4|fpga2dsp2_reg [5]) # ((!\inst4|xdata[15]~16_combout )))) # (!\inst4|xdata[15]~17_combout  & (((\inst4|fpga2dsp1_reg [5] & \inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [5]),
	.datab(\inst4|xdata[15]~17_combout ),
	.datac(\inst4|fpga2dsp1_reg [5]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~0 .lut_mask = 16'hB8CC;
defparam \inst4|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N9
dffeas \inst4|fpga2dsp2_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[4] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N13
dffeas \inst4|fpga2dsp3_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[4] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N27
dffeas \inst4|fpga2dsp3_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga7 [3]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[3] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N5
dffeas \inst4|fpga2dsp2_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga4 [3]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[3] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N31
dffeas \inst4|fpga2dsp2_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga4 [2]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[2] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \inst4|fpga2dsp2_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[1] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N11
dffeas \inst4|fpga2dsp1_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [1]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[1] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneiii_lcell_comb \inst4|Selector1~0 (
// Equation(s):
// \inst4|Selector1~0_combout  = (\inst4|xdata[15]~17_combout  & (((\inst4|fpga2dsp2_reg [1])) # (!\inst4|xdata[15]~16_combout ))) # (!\inst4|xdata[15]~17_combout  & (\inst4|xdata[15]~16_combout  & (\inst4|fpga2dsp1_reg [1])))

	.dataa(\inst4|xdata[15]~17_combout ),
	.datab(\inst4|xdata[15]~16_combout ),
	.datac(\inst4|fpga2dsp1_reg [1]),
	.datad(\inst4|fpga2dsp2_reg [1]),
	.cin(gnd),
	.combout(\inst4|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~0 .lut_mask = 16'hEA62;
defparam \inst4|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N31
dffeas \inst4|fpga2dsp2_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga4 [0]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[0] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N7
dffeas \inst2|dsp2fpga1_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N1
dffeas \inst2|dsp2fpga1_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[11]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N3
dffeas \inst2|dsp2fpga1_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[8]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N15
dffeas \inst2|dsp2fpga1_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N17
dffeas \inst2|dsp2fpga1_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N27
dffeas \inst2|dsp2fpga1_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N9
dffeas \inst2|dsp2fpga1_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[2]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[15]~0 (
// Equation(s):
// \inst2|dsp2fpga8_reg[15]~0_combout  = (\XWE0~input_o ) # ((\inst2|Equal1~0_combout  & ((\inst2|xadd_reg [1]) # (\inst2|xadd_reg [0]))))

	.dataa(\inst2|xadd_reg [1]),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\XWE0~input_o ),
	.datad(\inst2|xadd_reg [0]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[15]~0 .lut_mask = 16'hFCF8;
defparam \inst2|dsp2fpga8_reg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneiii_io_ibuf \XA[19]~input (
	.i(XA[19]),
	.ibar(gnd),
	.o(\XA[19]~input_o ));
// synopsys translate_off
defparam \XA[19]~input .bus_hold = "false";
defparam \XA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N29
cycloneiii_io_ibuf \XA[18]~input (
	.i(XA[18]),
	.ibar(gnd),
	.o(\XA[18]~input_o ));
// synopsys translate_off
defparam \XA[18]~input .bus_hold = "false";
defparam \XA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N29
cycloneiii_io_ibuf \XA[17]~input (
	.i(XA[17]),
	.ibar(gnd),
	.o(\XA[17]~input_o ));
// synopsys translate_off
defparam \XA[17]~input .bus_hold = "false";
defparam \XA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N8
cycloneiii_io_ibuf \XA[16]~input (
	.i(XA[16]),
	.ibar(gnd),
	.o(\XA[16]~input_o ));
// synopsys translate_off
defparam \XA[16]~input .bus_hold = "false";
defparam \XA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N1
cycloneiii_io_ibuf \XA[14]~input (
	.i(XA[14]),
	.ibar(gnd),
	.o(\XA[14]~input_o ));
// synopsys translate_off
defparam \XA[14]~input .bus_hold = "false";
defparam \XA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y5_N22
cycloneiii_io_ibuf \XA[10]~input (
	.i(XA[10]),
	.ibar(gnd),
	.o(\XA[10]~input_o ));
// synopsys translate_off
defparam \XA[10]~input .bus_hold = "false";
defparam \XA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N20
cycloneiii_lcell_comb \inst6|grid_sector_shadow[14]~feeder (
// Equation(s):
// \inst6|grid_sector_shadow[14]~feeder_combout  = \inst2|dsp2fpga2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2 [14]),
	.cin(gnd),
	.combout(\inst6|grid_sector_shadow[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_sector_shadow[14]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_sector_shadow[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N22
cycloneiii_lcell_comb \inst6|grid_sector_shadow[13]~feeder (
// Equation(s):
// \inst6|grid_sector_shadow[13]~feeder_combout  = \inst2|dsp2fpga2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2 [13]),
	.cin(gnd),
	.combout(\inst6|grid_sector_shadow[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_sector_shadow[13]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_sector_shadow[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N16
cycloneiii_lcell_comb \inst6|grid_sector_shadow[12]~feeder (
// Equation(s):
// \inst6|grid_sector_shadow[12]~feeder_combout  = \inst2|dsp2fpga2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2 [12]),
	.cin(gnd),
	.combout(\inst6|grid_sector_shadow[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_sector_shadow[12]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_sector_shadow[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneiii_lcell_comb \inst16|T1_shadow[14]~feeder (
// Equation(s):
// \inst16|T1_shadow[14]~feeder_combout  = \inst2|dsp2fpga3 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3 [14]),
	.cin(gnd),
	.combout(\inst16|T1_shadow[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[14]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T1_shadow[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
cycloneiii_lcell_comb \inst16|T1_shadow[12]~feeder (
// Equation(s):
// \inst16|T1_shadow[12]~feeder_combout  = \inst2|dsp2fpga3 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3 [12]),
	.cin(gnd),
	.combout(\inst16|T1_shadow[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[12]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T1_shadow[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
cycloneiii_lcell_comb \inst16|T1_shadow[11]~feeder (
// Equation(s):
// \inst16|T1_shadow[11]~feeder_combout  = \inst2|dsp2fpga3 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3 [11]),
	.cin(gnd),
	.combout(\inst16|T1_shadow[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[11]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T1_shadow[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
cycloneiii_lcell_comb \inst16|T1_shadow[6]~feeder (
// Equation(s):
// \inst16|T1_shadow[6]~feeder_combout  = \inst2|dsp2fpga3 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3 [6]),
	.cin(gnd),
	.combout(\inst16|T1_shadow[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[6]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T1_shadow[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
cycloneiii_lcell_comb \inst16|T1_shadow[4]~feeder (
// Equation(s):
// \inst16|T1_shadow[4]~feeder_combout  = \inst2|dsp2fpga3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3 [4]),
	.cin(gnd),
	.combout(\inst16|T1_shadow[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[4]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T1_shadow[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
cycloneiii_lcell_comb \inst16|T1_shadow[3]~feeder (
// Equation(s):
// \inst16|T1_shadow[3]~feeder_combout  = \inst2|dsp2fpga3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3 [3]),
	.cin(gnd),
	.combout(\inst16|T1_shadow[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[3]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T1_shadow[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
cycloneiii_lcell_comb \inst16|T1_shadow[1]~feeder (
// Equation(s):
// \inst16|T1_shadow[1]~feeder_combout  = \inst2|dsp2fpga3 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga3 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|T1_shadow[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst16|T1_shadow[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[14]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[14]~feeder_combout  = \inst2|dsp2fpga4 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [14]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp2_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneiii_lcell_comb \inst16|T2_shadow[13]~feeder (
// Equation(s):
// \inst16|T2_shadow[13]~feeder_combout  = \inst2|dsp2fpga4 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [13]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[13]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[13]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[13]~feeder_combout  = \inst2|dsp2fpga4 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga4 [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[13]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|fpga2dsp2_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[12]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[12]~feeder_combout  = \inst2|dsp2fpga4 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [12]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp2_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneiii_lcell_comb \inst16|T2_shadow[12]~feeder (
// Equation(s):
// \inst16|T2_shadow[12]~feeder_combout  = \inst2|dsp2fpga4 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [12]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[12]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
cycloneiii_lcell_comb \inst16|T2_shadow[11]~feeder (
// Equation(s):
// \inst16|T2_shadow[11]~feeder_combout  = \inst2|dsp2fpga4 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga4 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|T2_shadow[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[11]~feeder .lut_mask = 16'hF0F0;
defparam \inst16|T2_shadow[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[11]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[11]~feeder_combout  = \inst2|dsp2fpga4 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [11]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp2_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[10]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[10]~feeder_combout  = \inst2|dsp2fpga4 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [10]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp2_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
cycloneiii_lcell_comb \inst16|T2_shadow[10]~feeder (
// Equation(s):
// \inst16|T2_shadow[10]~feeder_combout  = \inst2|dsp2fpga4 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [10]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[10]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneiii_lcell_comb \inst16|T2_shadow[9]~feeder (
// Equation(s):
// \inst16|T2_shadow[9]~feeder_combout  = \inst2|dsp2fpga4 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [9]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[9]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneiii_lcell_comb \inst16|T2_shadow[7]~feeder (
// Equation(s):
// \inst16|T2_shadow[7]~feeder_combout  = \inst2|dsp2fpga4 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [7]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[7]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[7]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[7]~feeder_combout  = \inst2|dsp2fpga4 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [7]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp2_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[6]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[6]~feeder_combout  = \inst2|dsp2fpga4 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [6]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp2_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneiii_lcell_comb \inst16|T2_shadow[5]~feeder (
// Equation(s):
// \inst16|T2_shadow[5]~feeder_combout  = \inst2|dsp2fpga4 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [5]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[5]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[5]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[5]~feeder_combout  = \inst2|dsp2fpga4 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [5]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp2_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[4]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[4]~feeder_combout  = \inst2|dsp2fpga4 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [4]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp2_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneiii_lcell_comb \inst16|T2_shadow[2]~feeder (
// Equation(s):
// \inst16|T2_shadow[2]~feeder_combout  = \inst2|dsp2fpga4 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [2]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[2]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[1]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[1]~feeder_combout  = \inst2|dsp2fpga4 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [1]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp2_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N0
cycloneiii_lcell_comb \inst21|T1_shadow[13]~feeder (
// Equation(s):
// \inst21|T1_shadow[13]~feeder_combout  = \inst2|dsp2fpga5 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [13]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[13]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneiii_lcell_comb \inst21|T1_shadow[12]~feeder (
// Equation(s):
// \inst21|T1_shadow[12]~feeder_combout  = \inst2|dsp2fpga5 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [12]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[12]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneiii_lcell_comb \inst21|T1_shadow[6]~feeder (
// Equation(s):
// \inst21|T1_shadow[6]~feeder_combout  = \inst2|dsp2fpga5 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [6]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[6]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneiii_lcell_comb \inst21|T1_shadow[5]~feeder (
// Equation(s):
// \inst21|T1_shadow[5]~feeder_combout  = \inst2|dsp2fpga5 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [5]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[5]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneiii_lcell_comb \inst21|T1_shadow[4]~feeder (
// Equation(s):
// \inst21|T1_shadow[4]~feeder_combout  = \inst2|dsp2fpga5 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [4]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[4]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneiii_lcell_comb \inst21|T1_shadow[2]~feeder (
// Equation(s):
// \inst21|T1_shadow[2]~feeder_combout  = \inst2|dsp2fpga5 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [2]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[2]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneiii_lcell_comb \inst21|T1_shadow[1]~feeder (
// Equation(s):
// \inst21|T1_shadow[1]~feeder_combout  = \inst2|dsp2fpga5 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [1]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[1]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneiii_lcell_comb \inst21|T1_shadow[0]~feeder (
// Equation(s):
// \inst21|T1_shadow[0]~feeder_combout  = \inst2|dsp2fpga5 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [0]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[0]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneiii_lcell_comb \inst21|T2_shadow[13]~feeder (
// Equation(s):
// \inst21|T2_shadow[13]~feeder_combout  = \inst2|dsp2fpga6 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [13]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[13]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
cycloneiii_lcell_comb \inst21|T2_shadow[10]~feeder (
// Equation(s):
// \inst21|T2_shadow[10]~feeder_combout  = \inst2|dsp2fpga6 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [10]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[10]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
cycloneiii_lcell_comb \inst21|T2_shadow[8]~feeder (
// Equation(s):
// \inst21|T2_shadow[8]~feeder_combout  = \inst2|dsp2fpga6 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [8]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[8]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
cycloneiii_lcell_comb \inst21|T2_shadow[3]~feeder (
// Equation(s):
// \inst21|T2_shadow[3]~feeder_combout  = \inst2|dsp2fpga6 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [3]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[3]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneiii_lcell_comb \inst21|T2_shadow[0]~feeder (
// Equation(s):
// \inst21|T2_shadow[0]~feeder_combout  = \inst2|dsp2fpga6 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [0]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[0]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[14]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[14]~feeder_combout  = \inst2|dsp2fpga7 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [14]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneiii_lcell_comb \inst22|T1_shadow[14]~feeder (
// Equation(s):
// \inst22|T1_shadow[14]~feeder_combout  = \inst2|dsp2fpga7 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [14]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[14]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneiii_lcell_comb \inst22|T1_shadow[13]~feeder (
// Equation(s):
// \inst22|T1_shadow[13]~feeder_combout  = \inst2|dsp2fpga7 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [13]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[13]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[13]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[13]~feeder_combout  = \inst2|dsp2fpga7 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [13]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneiii_lcell_comb \inst22|T1_shadow[11]~feeder (
// Equation(s):
// \inst22|T1_shadow[11]~feeder_combout  = \inst2|dsp2fpga7 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [11]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[11]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneiii_lcell_comb \inst22|T1_shadow[10]~feeder (
// Equation(s):
// \inst22|T1_shadow[10]~feeder_combout  = \inst2|dsp2fpga7 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [10]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[10]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneiii_lcell_comb \inst22|T1_shadow[9]~feeder (
// Equation(s):
// \inst22|T1_shadow[9]~feeder_combout  = \inst2|dsp2fpga7 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [9]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[9]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneiii_lcell_comb \inst22|T1_shadow[7]~feeder (
// Equation(s):
// \inst22|T1_shadow[7]~feeder_combout  = \inst2|dsp2fpga7 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [7]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[7]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
cycloneiii_lcell_comb \inst22|T1_shadow[5]~feeder (
// Equation(s):
// \inst22|T1_shadow[5]~feeder_combout  = \inst2|dsp2fpga7 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [5]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[5]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[4]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[4]~feeder_combout  = \inst2|dsp2fpga7 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [4]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneiii_lcell_comb \inst22|T1_shadow[4]~feeder (
// Equation(s):
// \inst22|T1_shadow[4]~feeder_combout  = \inst2|dsp2fpga7 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [4]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[4]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
cycloneiii_lcell_comb \inst22|T1_shadow[3]~feeder (
// Equation(s):
// \inst22|T1_shadow[3]~feeder_combout  = \inst2|dsp2fpga7 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga7 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|T1_shadow[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst22|T1_shadow[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
cycloneiii_lcell_comb \inst22|T1_shadow[1]~feeder (
// Equation(s):
// \inst22|T1_shadow[1]~feeder_combout  = \inst2|dsp2fpga7 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga7 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|T1_shadow[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst22|T1_shadow[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneiii_lcell_comb \inst22|T1_shadow[0]~feeder (
// Equation(s):
// \inst22|T1_shadow[0]~feeder_combout  = \inst2|dsp2fpga7 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga7 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|T1_shadow[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst22|T1_shadow[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[15]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[15]~feeder_combout  = \inst2|dsp2fpga8 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [15]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp4_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[11]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[11]~feeder_combout  = \inst2|dsp2fpga8 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [11]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp4_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
cycloneiii_lcell_comb \inst22|T2_shadow[11]~feeder (
// Equation(s):
// \inst22|T2_shadow[11]~feeder_combout  = \inst2|dsp2fpga8 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [11]),
	.cin(gnd),
	.combout(\inst22|T2_shadow[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[11]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T2_shadow[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N6
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[9]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[9]~feeder_combout  = \inst2|dsp2fpga8 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [9]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp4_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
cycloneiii_lcell_comb \inst22|T2_shadow[9]~feeder (
// Equation(s):
// \inst22|T2_shadow[9]~feeder_combout  = \inst2|dsp2fpga8 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [9]),
	.cin(gnd),
	.combout(\inst22|T2_shadow[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[9]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T2_shadow[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneiii_lcell_comb \inst22|T2_shadow[6]~feeder (
// Equation(s):
// \inst22|T2_shadow[6]~feeder_combout  = \inst2|dsp2fpga8 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [6]),
	.cin(gnd),
	.combout(\inst22|T2_shadow[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[6]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T2_shadow[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneiii_lcell_comb \inst22|T2_shadow[3]~feeder (
// Equation(s):
// \inst22|T2_shadow[3]~feeder_combout  = \inst2|dsp2fpga8 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [3]),
	.cin(gnd),
	.combout(\inst22|T2_shadow[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[3]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T2_shadow[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneiii_lcell_comb \inst22|T2_shadow[2]~feeder (
// Equation(s):
// \inst22|T2_shadow[2]~feeder_combout  = \inst2|dsp2fpga8 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [2]),
	.cin(gnd),
	.combout(\inst22|T2_shadow[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[2]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T2_shadow[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneiii_lcell_comb \inst2|dsp2fpga2[13]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[13]~feeder_combout  = \inst2|dsp2fpga2_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [13]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneiii_lcell_comb \inst2|dsp2fpga2[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[12]~feeder_combout  = \inst2|dsp2fpga2_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [12]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
cycloneiii_lcell_comb \inst2|dsp2fpga2[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[9]~feeder_combout  = \inst2|dsp2fpga2_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [9]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneiii_lcell_comb \inst2|dsp2fpga2[5]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[5]~feeder_combout  = \inst2|dsp2fpga2_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [5]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneiii_lcell_comb \inst6|grid_dm_shadow[8]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[8]~feeder_combout  = \inst2|dsp2fpga1 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [8]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[8]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
cycloneiii_lcell_comb \inst6|grid_dm_shadow[6]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[6]~feeder_combout  = \inst2|dsp2fpga1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [6]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[6]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N2
cycloneiii_lcell_comb \inst6|grid_dm_shadow[5]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[5]~feeder_combout  = \inst2|dsp2fpga1 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [5]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[5]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
cycloneiii_lcell_comb \inst6|grid_dm_shadow[4]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[4]~feeder_combout  = \inst2|dsp2fpga1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [4]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[4]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneiii_lcell_comb \inst2|dsp2fpga3[1]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[1]~feeder_combout  = \inst2|dsp2fpga3_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3_reg [1]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneiii_lcell_comb \inst2|dsp2fpga4[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[15]~feeder_combout  = \inst2|dsp2fpga4_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [15]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneiii_lcell_comb \inst2|dsp2fpga4[13]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[13]~feeder_combout  = \inst2|dsp2fpga4_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [13]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneiii_lcell_comb \inst2|dsp2fpga4[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[12]~feeder_combout  = \inst2|dsp2fpga4_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [12]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneiii_lcell_comb \inst2|dsp2fpga4[11]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[11]~feeder_combout  = \inst2|dsp2fpga4_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [11]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneiii_lcell_comb \inst2|dsp2fpga4[10]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[10]~feeder_combout  = \inst2|dsp2fpga4_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [10]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[10]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneiii_lcell_comb \inst2|dsp2fpga4[2]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[2]~feeder_combout  = \inst2|dsp2fpga4_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [2]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneiii_lcell_comb \inst2|dsp2fpga5[13]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[13]~feeder_combout  = \inst2|dsp2fpga5_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [13]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneiii_lcell_comb \inst2|dsp2fpga5[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[12]~feeder_combout  = \inst2|dsp2fpga5_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [12]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneiii_lcell_comb \inst2|dsp2fpga5[10]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[10]~feeder_combout  = \inst2|dsp2fpga5_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [10]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[10]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneiii_lcell_comb \inst2|dsp2fpga5[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[6]~feeder_combout  = \inst2|dsp2fpga5_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [6]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneiii_lcell_comb \inst2|dsp2fpga5[5]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[5]~feeder_combout  = \inst2|dsp2fpga5_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [5]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneiii_lcell_comb \inst2|dsp2fpga5[2]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[2]~feeder_combout  = \inst2|dsp2fpga5_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [2]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneiii_lcell_comb \inst2|dsp2fpga5[1]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[1]~feeder_combout  = \inst2|dsp2fpga5_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [1]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneiii_lcell_comb \inst2|dsp2fpga6[13]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[13]~feeder_combout  = \inst2|dsp2fpga6_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6_reg [13]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneiii_lcell_comb \inst2|dsp2fpga6[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[3]~feeder_combout  = \inst2|dsp2fpga6_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6_reg [3]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneiii_lcell_comb \inst2|dsp2fpga6[0]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[0]~feeder_combout  = \inst2|dsp2fpga6_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6_reg [0]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneiii_lcell_comb \inst2|dsp2fpga7[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[14]~feeder_combout  = \inst2|dsp2fpga7_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7_reg [14]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneiii_lcell_comb \inst2|dsp2fpga7[4]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[4]~feeder_combout  = \inst2|dsp2fpga7_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7_reg [4]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneiii_lcell_comb \inst2|dsp2fpga7[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[3]~feeder_combout  = \inst2|dsp2fpga7_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7_reg [3]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneiii_lcell_comb \inst2|dsp2fpga8[11]~feeder (
// Equation(s):
// \inst2|dsp2fpga8[11]~feeder_combout  = \inst2|dsp2fpga8_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8_reg [11]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
cycloneiii_lcell_comb \inst2|dsp2fpga1[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[12]~feeder_combout  = \inst2|dsp2fpga1_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [12]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneiii_lcell_comb \inst2|dsp2fpga1[11]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[11]~feeder_combout  = \inst2|dsp2fpga1_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [11]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneiii_lcell_comb \inst2|dsp2fpga1[8]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[8]~feeder_combout  = \inst2|dsp2fpga1_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [8]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[8]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
cycloneiii_lcell_comb \inst2|dsp2fpga1[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[6]~feeder_combout  = \inst2|dsp2fpga1_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [6]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N10
cycloneiii_lcell_comb \inst2|dsp2fpga1[5]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[5]~feeder_combout  = \inst2|dsp2fpga1_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [5]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N20
cycloneiii_lcell_comb \inst2|dsp2fpga1[4]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[4]~feeder_combout  = \inst2|dsp2fpga1_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [4]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N22
cycloneiii_lcell_comb \inst2|dsp2fpga1[2]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[2]~feeder_combout  = \inst2|dsp2fpga1_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga1_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[2]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|dsp2fpga1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga2_reg[14]~feeder_combout  = \XD[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[14]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N14
cycloneiii_lcell_comb \inst2|dsp2fpga5_reg[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga5_reg[14]~feeder_combout  = \XD[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[14]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneiii_lcell_comb \inst2|dsp2fpga7_reg[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga7_reg[14]~feeder_combout  = \XD[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[14]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[13]~feeder (
// Equation(s):
// \inst2|dsp2fpga2_reg[13]~feeder_combout  = \XD[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[13]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneiii_lcell_comb \inst2|dsp2fpga4_reg[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga4_reg[12]~feeder_combout  = \XD[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[12]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
cycloneiii_lcell_comb \inst2|dsp2fpga1_reg[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga1_reg[12]~feeder_combout  = \XD[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[12]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[11]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[11]~feeder_combout  = \XD[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[11]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneiii_lcell_comb \inst2|dsp2fpga5_reg[10]~feeder (
// Equation(s):
// \inst2|dsp2fpga5_reg[10]~feeder_combout  = \XD[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[10]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga2_reg[9]~feeder_combout  = \XD[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[9]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N30
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[9]~feeder_combout  = \XD[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[9]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneiii_lcell_comb \inst2|dsp2fpga6_reg[8]~feeder (
// Equation(s):
// \inst2|dsp2fpga6_reg[8]~feeder_combout  = \XD[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[8]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N2
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[8]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[8]~feeder_combout  = \XD[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[8]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneiii_lcell_comb \inst2|dsp2fpga4_reg[7]~feeder (
// Equation(s):
// \inst2|dsp2fpga4_reg[7]~feeder_combout  = \XD[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[7]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
cycloneiii_lcell_comb \inst2|dsp2fpga1_reg[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga1_reg[6]~feeder_combout  = \XD[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[6]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneiii_lcell_comb \inst2|dsp2fpga5_reg[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga5_reg[6]~feeder_combout  = \XD[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[6]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
cycloneiii_lcell_comb \inst2|dsp2fpga1_reg[5]~feeder (
// Equation(s):
// \inst2|dsp2fpga1_reg[5]~feeder_combout  = \XD[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[5]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneiii_lcell_comb \inst2|dsp2fpga1_reg[4]~feeder (
// Equation(s):
// \inst2|dsp2fpga1_reg[4]~feeder_combout  = \XD[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[4]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneiii_lcell_comb \inst2|dsp2fpga7_reg[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga7_reg[3]~feeder_combout  = \XD[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[3]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneiii_lcell_comb \inst2|dsp2fpga6_reg[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga6_reg[3]~feeder_combout  = \XD[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[3]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[1]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[1]~feeder_combout  = \XD[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[1]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N0
cycloneiii_lcell_comb \inst2|xadd_reg[19]~feeder (
// Equation(s):
// \inst2|xadd_reg[19]~feeder_combout  = \XA[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XA[19]~input_o ),
	.cin(gnd),
	.combout(\inst2|xadd_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|xadd_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \inst2|xadd_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N2
cycloneiii_lcell_comb \inst2|xadd_reg[18]~feeder (
// Equation(s):
// \inst2|xadd_reg[18]~feeder_combout  = \XA[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XA[18]~input_o ),
	.cin(gnd),
	.combout(\inst2|xadd_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|xadd_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \inst2|xadd_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N12
cycloneiii_lcell_comb \inst2|xadd_reg[17]~feeder (
// Equation(s):
// \inst2|xadd_reg[17]~feeder_combout  = \XA[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XA[17]~input_o ),
	.cin(gnd),
	.combout(\inst2|xadd_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|xadd_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \inst2|xadd_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N26
cycloneiii_lcell_comb \inst2|xadd_reg[10]~feeder (
// Equation(s):
// \inst2|xadd_reg[10]~feeder_combout  = \XA[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XA[10]~input_o ),
	.cin(gnd),
	.combout(\inst2|xadd_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|xadd_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst2|xadd_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N16
cycloneiii_io_obuf \XINT3~output (
	.i(\inst|clkout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XINT3),
	.obar());
// synopsys translate_off
defparam \XINT3~output .bus_hold = "false";
defparam \XINT3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneiii_io_obuf \PWMA1~output (
	.i(\inst8|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMA1),
	.obar());
// synopsys translate_off
defparam \PWMA1~output .bus_hold = "false";
defparam \PWMA1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneiii_io_obuf \PWMA2~output (
	.i(\inst8|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMA2),
	.obar());
// synopsys translate_off
defparam \PWMA2~output .bus_hold = "false";
defparam \PWMA2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneiii_io_obuf \PWMA3~output (
	.i(\inst10|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMA3),
	.obar());
// synopsys translate_off
defparam \PWMA3~output .bus_hold = "false";
defparam \PWMA3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneiii_io_obuf \PWMA4~output (
	.i(\inst10|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMA4),
	.obar());
// synopsys translate_off
defparam \PWMA4~output .bus_hold = "false";
defparam \PWMA4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneiii_io_obuf \PWMC3~output (
	.i(\inst11|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMC3),
	.obar());
// synopsys translate_off
defparam \PWMC3~output .bus_hold = "false";
defparam \PWMC3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneiii_io_obuf \PWMC4~output (
	.i(\inst11|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMC4),
	.obar());
// synopsys translate_off
defparam \PWMC4~output .bus_hold = "false";
defparam \PWMC4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneiii_io_obuf \PWMA5~output (
	.i(\inst12|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMA5),
	.obar());
// synopsys translate_off
defparam \PWMA5~output .bus_hold = "false";
defparam \PWMA5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneiii_io_obuf \PWMA6~output (
	.i(\inst12|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMA6),
	.obar());
// synopsys translate_off
defparam \PWMA6~output .bus_hold = "false";
defparam \PWMA6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneiii_io_obuf \PWMC5~output (
	.i(\inst13|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMC5),
	.obar());
// synopsys translate_off
defparam \PWMC5~output .bus_hold = "false";
defparam \PWMC5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneiii_io_obuf \PWMC6~output (
	.i(\inst13|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMC6),
	.obar());
// synopsys translate_off
defparam \PWMC6~output .bus_hold = "false";
defparam \PWMC6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneiii_io_obuf \PWMA7~output (
	.i(\inst|clkout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMA7),
	.obar());
// synopsys translate_off
defparam \PWMA7~output .bus_hold = "false";
defparam \PWMA7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneiii_io_obuf \PWMD1~output (
	.i(!\inst17|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMD1),
	.obar());
// synopsys translate_off
defparam \PWMD1~output .bus_hold = "false";
defparam \PWMD1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneiii_io_obuf \PWMD2~output (
	.i(!\inst18|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMD2),
	.obar());
// synopsys translate_off
defparam \PWMD2~output .bus_hold = "false";
defparam \PWMD2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneiii_io_obuf \PWMD3~output (
	.i(!\inst23|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMD3),
	.obar());
// synopsys translate_off
defparam \PWMD3~output .bus_hold = "false";
defparam \PWMD3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneiii_io_obuf \PWMD4~output (
	.i(!\inst24|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMD4),
	.obar());
// synopsys translate_off
defparam \PWMD4~output .bus_hold = "false";
defparam \PWMD4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneiii_io_obuf \PWMD5~output (
	.i(!\inst25|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMD5),
	.obar());
// synopsys translate_off
defparam \PWMD5~output .bus_hold = "false";
defparam \PWMD5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneiii_io_obuf \PWMD6~output (
	.i(!\inst26|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMD6),
	.obar());
// synopsys translate_off
defparam \PWMD6~output .bus_hold = "false";
defparam \PWMD6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneiii_io_obuf \LED3~output (
	.i(!\SD~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED3),
	.obar());
// synopsys translate_off
defparam \LED3~output .bus_hold = "false";
defparam \LED3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneiii_io_obuf \PWMB8~output (
	.i(\inst9|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMB8),
	.obar());
// synopsys translate_off
defparam \PWMB8~output .bus_hold = "false";
defparam \PWMB8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneiii_io_obuf \PWMA8~output (
	.i(\DOV~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMA8),
	.obar());
// synopsys translate_off
defparam \PWMA8~output .bus_hold = "false";
defparam \PWMA8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneiii_io_obuf \PWMB7~output (
	.i(\inst9|PWMOUT~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWMB7),
	.obar());
// synopsys translate_off
defparam \PWMB7~output .bus_hold = "false";
defparam \PWMB7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N16
cycloneiii_io_obuf \XD[15]~output (
	.i(\inst4|xdata[15]~reg0_q ),
	.oe(\inst4|xdata[15]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[15]),
	.obar());
// synopsys translate_off
defparam \XD[15]~output .bus_hold = "false";
defparam \XD[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N9
cycloneiii_io_obuf \XD[14]~output (
	.i(\inst4|xdata[14]~reg0_q ),
	.oe(\inst4|xdata[14]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[14]),
	.obar());
// synopsys translate_off
defparam \XD[14]~output .bus_hold = "false";
defparam \XD[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneiii_io_obuf \XD[13]~output (
	.i(\inst4|xdata[13]~reg0_q ),
	.oe(\inst4|xdata[13]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[13]),
	.obar());
// synopsys translate_off
defparam \XD[13]~output .bus_hold = "false";
defparam \XD[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N2
cycloneiii_io_obuf \XD[12]~output (
	.i(\inst4|xdata[12]~reg0_q ),
	.oe(\inst4|xdata[12]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[12]),
	.obar());
// synopsys translate_off
defparam \XD[12]~output .bus_hold = "false";
defparam \XD[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneiii_io_obuf \XD[11]~output (
	.i(\inst4|xdata[11]~reg0_q ),
	.oe(\inst4|xdata[11]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[11]),
	.obar());
// synopsys translate_off
defparam \XD[11]~output .bus_hold = "false";
defparam \XD[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N23
cycloneiii_io_obuf \XD[10]~output (
	.i(\inst4|xdata[10]~reg0_q ),
	.oe(\inst4|xdata[10]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[10]),
	.obar());
// synopsys translate_off
defparam \XD[10]~output .bus_hold = "false";
defparam \XD[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N16
cycloneiii_io_obuf \XD[9]~output (
	.i(\inst4|xdata[9]~reg0_q ),
	.oe(\inst4|xdata[9]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[9]),
	.obar());
// synopsys translate_off
defparam \XD[9]~output .bus_hold = "false";
defparam \XD[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N16
cycloneiii_io_obuf \XD[8]~output (
	.i(\inst4|xdata[8]~reg0_q ),
	.oe(\inst4|xdata[8]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[8]),
	.obar());
// synopsys translate_off
defparam \XD[8]~output .bus_hold = "false";
defparam \XD[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N9
cycloneiii_io_obuf \XD[7]~output (
	.i(\inst4|xdata[7]~reg0_q ),
	.oe(\inst4|xdata[7]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[7]),
	.obar());
// synopsys translate_off
defparam \XD[7]~output .bus_hold = "false";
defparam \XD[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N16
cycloneiii_io_obuf \XD[6]~output (
	.i(\inst4|xdata[6]~reg0_q ),
	.oe(\inst4|xdata[6]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[6]),
	.obar());
// synopsys translate_off
defparam \XD[6]~output .bus_hold = "false";
defparam \XD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N30
cycloneiii_io_obuf \XD[5]~output (
	.i(\inst4|xdata[5]~reg0_q ),
	.oe(\inst4|xdata[5]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[5]),
	.obar());
// synopsys translate_off
defparam \XD[5]~output .bus_hold = "false";
defparam \XD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N23
cycloneiii_io_obuf \XD[4]~output (
	.i(\inst4|xdata[4]~reg0_q ),
	.oe(\inst4|xdata[4]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[4]),
	.obar());
// synopsys translate_off
defparam \XD[4]~output .bus_hold = "false";
defparam \XD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N9
cycloneiii_io_obuf \XD[3]~output (
	.i(\inst4|xdata[3]~reg0_q ),
	.oe(\inst4|xdata[3]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[3]),
	.obar());
// synopsys translate_off
defparam \XD[3]~output .bus_hold = "false";
defparam \XD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y35_N2
cycloneiii_io_obuf \XD[2]~output (
	.i(\inst4|xdata[2]~reg0_q ),
	.oe(\inst4|xdata[2]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[2]),
	.obar());
// synopsys translate_off
defparam \XD[2]~output .bus_hold = "false";
defparam \XD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N9
cycloneiii_io_obuf \XD[1]~output (
	.i(\inst4|xdata[1]~reg0_q ),
	.oe(\inst4|xdata[1]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[1]),
	.obar());
// synopsys translate_off
defparam \XD[1]~output .bus_hold = "false";
defparam \XD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y31_N23
cycloneiii_io_obuf \XD[0]~output (
	.i(\inst4|xdata[0]~reg0_q ),
	.oe(\inst4|xdata[0]~en_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XD[0]),
	.obar());
// synopsys translate_off
defparam \XD[0]~output .bus_hold = "false";
defparam \XD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N8
cycloneiii_io_ibuf \CLKIN~input (
	.i(CLKIN),
	.ibar(gnd),
	.o(\CLKIN~input_o ));
// synopsys translate_off
defparam \CLKIN~input .bus_hold = "false";
defparam \CLKIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_3
cycloneiii_pll \inst3|altpll_component|auto_generated|pll1 (
	.areset(!\RST~inputclkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\inst3|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLKIN~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst3|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst3|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst3|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst3|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst3|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \inst3|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst3|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst3|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \inst3|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst3|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst3|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst3|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst3|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst3|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst3|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst3|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst3|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst3|altpll_component|auto_generated|pll1 .pll_compensation_delay = 7195;
defparam \inst3|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst3|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst3|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst3|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst3|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst3|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneiii_clkctrl \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst3|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N15
cycloneiii_io_ibuf \XD[15]~input (
	.i(XD[15]),
	.ibar(gnd),
	.o(\XD[15]~input_o ));
// synopsys translate_off
defparam \XD[15]~input .bus_hold = "false";
defparam \XD[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N1
cycloneiii_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneiii_clkctrl \RST~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RST~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RST~inputclkctrl .clock_type = "global clock";
defparam \RST~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N15
cycloneiii_io_ibuf \XA[0]~input (
	.i(XA[0]),
	.ibar(gnd),
	.o(\XA[0]~input_o ));
// synopsys translate_off
defparam \XA[0]~input .bus_hold = "false";
defparam \XA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y28_N11
dffeas \inst2|xadd_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[0]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[0] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y5_N8
cycloneiii_io_ibuf \XA[8]~input (
	.i(XA[8]),
	.ibar(gnd),
	.o(\XA[8]~input_o ));
// synopsys translate_off
defparam \XA[8]~input .bus_hold = "false";
defparam \XA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y28_N1
dffeas \inst2|xadd_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[8]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[8] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N22
cycloneiii_io_ibuf \XA[3]~input (
	.i(XA[3]),
	.ibar(gnd),
	.o(\XA[3]~input_o ));
// synopsys translate_off
defparam \XA[3]~input .bus_hold = "false";
defparam \XA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y28_N23
dffeas \inst2|xadd_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[3]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[3] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N15
cycloneiii_io_ibuf \XA[2]~input (
	.i(XA[2]),
	.ibar(gnd),
	.o(\XA[2]~input_o ));
// synopsys translate_off
defparam \XA[2]~input .bus_hold = "false";
defparam \XA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \inst2|xadd_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[2]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[2] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y10_N22
cycloneiii_io_ibuf \XA[4]~input (
	.i(XA[4]),
	.ibar(gnd),
	.o(\XA[4]~input_o ));
// synopsys translate_off
defparam \XA[4]~input .bus_hold = "false";
defparam \XA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y22_N21
dffeas \inst2|xadd_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[4]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[4] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N22
cycloneiii_io_ibuf \XA[6]~input (
	.i(XA[6]),
	.ibar(gnd),
	.o(\XA[6]~input_o ));
// synopsys translate_off
defparam \XA[6]~input .bus_hold = "false";
defparam \XA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y22_N9
dffeas \inst2|xadd_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[6]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[6] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y9_N8
cycloneiii_io_ibuf \XA[5]~input (
	.i(XA[5]),
	.ibar(gnd),
	.o(\XA[5]~input_o ));
// synopsys translate_off
defparam \XA[5]~input .bus_hold = "false";
defparam \XA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N18
cycloneiii_lcell_comb \inst2|xadd_reg[5]~feeder (
// Equation(s):
// \inst2|xadd_reg[5]~feeder_combout  = \XA[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XA[5]~input_o ),
	.cin(gnd),
	.combout(\inst2|xadd_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|xadd_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|xadd_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N19
dffeas \inst2|xadd_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|xadd_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[5] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N8
cycloneiii_lcell_comb \inst4|Equal1~3 (
// Equation(s):
// \inst4|Equal1~3_combout  = (!\inst2|xadd_reg [4] & (!\inst2|xadd_reg [6] & !\inst2|xadd_reg [5]))

	.dataa(gnd),
	.datab(\inst2|xadd_reg [4]),
	.datac(\inst2|xadd_reg [6]),
	.datad(\inst2|xadd_reg [5]),
	.cin(gnd),
	.combout(\inst4|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal1~3 .lut_mask = 16'h0003;
defparam \inst4|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y3_N22
cycloneiii_io_ibuf \XA[13]~input (
	.i(XA[13]),
	.ibar(gnd),
	.o(\XA[13]~input_o ));
// synopsys translate_off
defparam \XA[13]~input .bus_hold = "false";
defparam \XA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N4
cycloneiii_lcell_comb \inst2|xadd_reg[13]~feeder (
// Equation(s):
// \inst2|xadd_reg[13]~feeder_combout  = \XA[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XA[13]~input_o ),
	.cin(gnd),
	.combout(\inst2|xadd_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|xadd_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|xadd_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N5
dffeas \inst2|xadd_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|xadd_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[13] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y3_N15
cycloneiii_io_ibuf \XA[12]~input (
	.i(XA[12]),
	.ibar(gnd),
	.o(\XA[12]~input_o ));
// synopsys translate_off
defparam \XA[12]~input .bus_hold = "false";
defparam \XA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y22_N15
dffeas \inst2|xadd_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[12]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[12] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneiii_io_ibuf \XA[15]~input (
	.i(XA[15]),
	.ibar(gnd),
	.o(\XA[15]~input_o ));
// synopsys translate_off
defparam \XA[15]~input .bus_hold = "false";
defparam \XA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N16
cycloneiii_lcell_comb \inst2|xadd_reg[15]~feeder (
// Equation(s):
// \inst2|xadd_reg[15]~feeder_combout  = \XA[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XA[15]~input_o ),
	.cin(gnd),
	.combout(\inst2|xadd_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|xadd_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|xadd_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N17
dffeas \inst2|xadd_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|xadd_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[15] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N14
cycloneiii_lcell_comb \inst4|Equal1~1 (
// Equation(s):
// \inst4|Equal1~1_combout  = (\inst2|xadd_reg [14] & (\inst2|xadd_reg [13] & (\inst2|xadd_reg [12] & \inst2|xadd_reg [15])))

	.dataa(\inst2|xadd_reg [14]),
	.datab(\inst2|xadd_reg [13]),
	.datac(\inst2|xadd_reg [12]),
	.datad(\inst2|xadd_reg [15]),
	.cin(gnd),
	.combout(\inst4|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal1~1 .lut_mask = 16'h8000;
defparam \inst4|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y5_N15
cycloneiii_io_ibuf \XA[9]~input (
	.i(XA[9]),
	.ibar(gnd),
	.o(\XA[9]~input_o ));
// synopsys translate_off
defparam \XA[9]~input .bus_hold = "false";
defparam \XA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y22_N29
dffeas \inst2|xadd_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[9]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[9] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y6_N15
cycloneiii_io_ibuf \XA[7]~input (
	.i(XA[7]),
	.ibar(gnd),
	.o(\XA[7]~input_o ));
// synopsys translate_off
defparam \XA[7]~input .bus_hold = "false";
defparam \XA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y22_N7
dffeas \inst2|xadd_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[7]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[7] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y3_N1
cycloneiii_io_ibuf \XA[11]~input (
	.i(XA[11]),
	.ibar(gnd),
	.o(\XA[11]~input_o ));
// synopsys translate_off
defparam \XA[11]~input .bus_hold = "false";
defparam \XA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N24
cycloneiii_lcell_comb \inst2|xadd_reg[11]~feeder (
// Equation(s):
// \inst2|xadd_reg[11]~feeder_combout  = \XA[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XA[11]~input_o ),
	.cin(gnd),
	.combout(\inst2|xadd_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|xadd_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|xadd_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y22_N25
dffeas \inst2|xadd_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|xadd_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[11] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N6
cycloneiii_lcell_comb \inst4|Equal1~2 (
// Equation(s):
// \inst4|Equal1~2_combout  = (\inst2|xadd_reg [10] & (!\inst2|xadd_reg [9] & (!\inst2|xadd_reg [7] & \inst2|xadd_reg [11])))

	.dataa(\inst2|xadd_reg [10]),
	.datab(\inst2|xadd_reg [9]),
	.datac(\inst2|xadd_reg [7]),
	.datad(\inst2|xadd_reg [11]),
	.cin(gnd),
	.combout(\inst4|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal1~2 .lut_mask = 16'h0200;
defparam \inst4|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N30
cycloneiii_lcell_comb \inst4|Equal1~4 (
// Equation(s):
// \inst4|Equal1~4_combout  = (\inst4|Equal1~0_combout  & (\inst4|Equal1~3_combout  & (\inst4|Equal1~1_combout  & \inst4|Equal1~2_combout )))

	.dataa(\inst4|Equal1~0_combout ),
	.datab(\inst4|Equal1~3_combout ),
	.datac(\inst4|Equal1~1_combout ),
	.datad(\inst4|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst4|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal1~4 .lut_mask = 16'h8000;
defparam \inst4|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneiii_lcell_comb \inst4|Equal1~5 (
// Equation(s):
// \inst4|Equal1~5_combout  = (\inst2|xadd_reg [1] & (!\inst2|xadd_reg [3] & (\inst2|xadd_reg [2] & \inst4|Equal1~4_combout )))

	.dataa(\inst2|xadd_reg [1]),
	.datab(\inst2|xadd_reg [3]),
	.datac(\inst2|xadd_reg [2]),
	.datad(\inst4|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst4|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal1~5 .lut_mask = 16'h2000;
defparam \inst4|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneiii_lcell_comb \inst2|dsp2fpga7_reg[15]~0 (
// Equation(s):
// \inst2|dsp2fpga7_reg[15]~0_combout  = (!\XWE0~input_o  & (\inst2|xadd_reg [0] & (!\inst2|xadd_reg [8] & \inst4|Equal1~5_combout )))

	.dataa(\XWE0~input_o ),
	.datab(\inst2|xadd_reg [0]),
	.datac(\inst2|xadd_reg [8]),
	.datad(\inst4|Equal1~5_combout ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[15]~0 .lut_mask = 16'h0400;
defparam \inst2|dsp2fpga7_reg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N25
dffeas \inst2|dsp2fpga7_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[15]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneiii_lcell_comb \inst2|dsp2fpga7[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[15]~feeder_combout  = \inst2|dsp2fpga7_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7_reg [15]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N17
dffeas \inst2|dsp2fpga7[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N1
dffeas \inst4|fpga2dsp3_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga7 [15]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[15] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y18_N22
cycloneiii_io_ibuf \XA[1]~input (
	.i(XA[1]),
	.ibar(gnd),
	.o(\XA[1]~input_o ));
// synopsys translate_off
defparam \XA[1]~input .bus_hold = "false";
defparam \XA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \inst2|xadd_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XA[1]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|xadd_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|xadd_reg[1] .is_wysiwyg = "true";
defparam \inst2|xadd_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneiii_lcell_comb \inst4|Equal3~1 (
// Equation(s):
// \inst4|Equal3~1_combout  = (\inst4|Equal3~0_combout  & (!\inst2|xadd_reg [1] & \inst4|Equal1~4_combout ))

	.dataa(\inst4|Equal3~0_combout ),
	.datab(gnd),
	.datac(\inst2|xadd_reg [1]),
	.datad(\inst4|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst4|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Equal3~1 .lut_mask = 16'h0A00;
defparam \inst4|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneiii_lcell_comb \inst4|xdata[15]~17 (
// Equation(s):
// \inst4|xdata[15]~17_combout  = (\inst4|Equal3~1_combout ) # ((\inst4|Equal1~5_combout  & (\inst2|xadd_reg [8] & !\inst2|xadd_reg [0])))

	.dataa(\inst4|Equal1~5_combout ),
	.datab(\inst2|xadd_reg [8]),
	.datac(\inst2|xadd_reg [0]),
	.datad(\inst4|Equal3~1_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[15]~17 .lut_mask = 16'hFF08;
defparam \inst4|xdata[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N28
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[15]~feeder_combout  = \XD[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[15]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N22
cycloneiii_io_ibuf \XWE0~input (
	.i(XWE0),
	.ibar(gnd),
	.o(\XWE0~input_o ));
// synopsys translate_off
defparam \XWE0~input .bus_hold = "false";
defparam \XWE0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneiii_lcell_comb \inst2|Equal1~0 (
// Equation(s):
// \inst2|Equal1~0_combout  = (!\inst2|xadd_reg [3] & (!\inst2|xadd_reg [2] & (!\inst2|xadd_reg [8] & \inst4|Equal1~4_combout )))

	.dataa(\inst2|xadd_reg [3]),
	.datab(\inst2|xadd_reg [2]),
	.datac(\inst2|xadd_reg [8]),
	.datad(\inst4|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~0 .lut_mask = 16'h0100;
defparam \inst2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[15]~0 (
// Equation(s):
// \inst2|dsp2fpga3_reg[15]~0_combout  = (\inst2|xadd_reg [1] & (\inst2|xadd_reg [0] & (!\XWE0~input_o  & \inst2|Equal1~0_combout )))

	.dataa(\inst2|xadd_reg [1]),
	.datab(\inst2|xadd_reg [0]),
	.datac(\XWE0~input_o ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[15]~0 .lut_mask = 16'h0800;
defparam \inst2|dsp2fpga3_reg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N29
dffeas \inst2|dsp2fpga3_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N0
cycloneiii_lcell_comb \inst2|dsp2fpga3[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[15]~feeder_combout  = \inst2|dsp2fpga3_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3_reg [15]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N1
dffeas \inst2|dsp2fpga3[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N3
dffeas \inst4|fpga2dsp1_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [15]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[15] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneiii_lcell_comb \inst4|xdata[15]~16 (
// Equation(s):
// \inst4|xdata[15]~16_combout  = (!\inst4|Equal3~1_combout  & (((!\inst4|Equal1~5_combout ) # (!\inst2|xadd_reg [8])) # (!\inst2|xadd_reg [0])))

	.dataa(\inst2|xadd_reg [0]),
	.datab(\inst2|xadd_reg [8]),
	.datac(\inst4|Equal1~5_combout ),
	.datad(\inst4|Equal3~1_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[15]~16 .lut_mask = 16'h007F;
defparam \inst4|xdata[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneiii_lcell_comb \inst4|Selector16~0 (
// Equation(s):
// \inst4|Selector16~0_combout  = (\inst4|xdata[15]~17_combout  & ((\inst4|fpga2dsp2_reg [15]) # ((!\inst4|xdata[15]~16_combout )))) # (!\inst4|xdata[15]~17_combout  & (((\inst4|fpga2dsp1_reg [15] & \inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [15]),
	.datab(\inst4|xdata[15]~17_combout ),
	.datac(\inst4|fpga2dsp1_reg [15]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector16~0 .lut_mask = 16'hB8CC;
defparam \inst4|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneiii_lcell_comb \inst4|Selector16~1 (
// Equation(s):
// \inst4|Selector16~1_combout  = (\inst4|Selector16~0_combout  & ((\inst4|fpga2dsp4_reg [15]) # ((\inst4|xdata[15]~16_combout )))) # (!\inst4|Selector16~0_combout  & (((\inst4|fpga2dsp3_reg [15] & !\inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|fpga2dsp4_reg [15]),
	.datab(\inst4|fpga2dsp3_reg [15]),
	.datac(\inst4|Selector16~0_combout ),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector16~1 .lut_mask = 16'hF0AC;
defparam \inst4|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N11
dffeas \inst4|xdata[15]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[15]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneiii_lcell_comb \inst4|xdata[1]~18 (
// Equation(s):
// \inst4|xdata[1]~18_combout  = (!\inst2|xadd_reg [3] & (\inst2|xadd_reg [2] & (!\inst2|xadd_reg [1] & \inst4|Equal1~4_combout )))

	.dataa(\inst2|xadd_reg [3]),
	.datab(\inst2|xadd_reg [2]),
	.datac(\inst2|xadd_reg [1]),
	.datad(\inst4|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[1]~18 .lut_mask = 16'h0400;
defparam \inst4|xdata[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneiii_lcell_comb \inst4|xdata[1]~19 (
// Equation(s):
// \inst4|xdata[1]~19_combout  = (\inst4|Equal1~5_combout ) # ((\inst2|xadd_reg [0] & \inst4|xdata[1]~18_combout ))

	.dataa(\inst2|xadd_reg [0]),
	.datab(gnd),
	.datac(\inst4|Equal1~5_combout ),
	.datad(\inst4|xdata[1]~18_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[1]~19 .lut_mask = 16'hFAF0;
defparam \inst4|xdata[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X67_Y25_N22
cycloneiii_io_ibuf \XRD~input (
	.i(XRD),
	.ibar(gnd),
	.o(\XRD~input_o ));
// synopsys translate_off
defparam \XRD~input .bus_hold = "false";
defparam \XRD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneiii_lcell_comb \inst4|xdata[1]~20 (
// Equation(s):
// \inst4|xdata[1]~20_combout  = (!\XRD~input_o  & ((\inst4|Equal3~1_combout ) # ((\inst2|xadd_reg [8] & \inst4|xdata[1]~19_combout ))))

	.dataa(\inst2|xadd_reg [8]),
	.datab(\inst4|Equal3~1_combout ),
	.datac(\inst4|xdata[1]~19_combout ),
	.datad(\XRD~input_o ),
	.cin(gnd),
	.combout(\inst4|xdata[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[1]~20 .lut_mask = 16'h00EC;
defparam \inst4|xdata[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneiii_lcell_comb \inst4|xdata[15]~enfeeder (
// Equation(s):
// \inst4|xdata[15]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[15]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[15]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[15]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \inst4|xdata[15]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[15]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[15]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[15]~en .is_wysiwyg = "true";
defparam \inst4|xdata[15]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y43_N8
cycloneiii_io_ibuf \XD[14]~input (
	.i(XD[14]),
	.ibar(gnd),
	.o(\XD[14]~input_o ));
// synopsys translate_off
defparam \XD[14]~input .bus_hold = "false";
defparam \XD[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[14]~feeder_combout  = \XD[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[14]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N22
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[15]~1 (
// Equation(s):
// \inst2|dsp2fpga8_reg[15]~1_combout  = (!\inst2|dsp2fpga8_reg[15]~0_combout  & ((\inst2|xadd_reg [8]) # ((!\inst4|xdata[1]~18_combout  & !\inst4|Equal1~5_combout ))))

	.dataa(\inst2|dsp2fpga8_reg[15]~0_combout ),
	.datab(\inst4|xdata[1]~18_combout ),
	.datac(\inst2|xadd_reg [8]),
	.datad(\inst4|Equal1~5_combout ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[15]~1 .lut_mask = 16'h5051;
defparam \inst2|dsp2fpga8_reg[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N9
dffeas \inst2|dsp2fpga8_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneiii_lcell_comb \inst2|dsp2fpga8[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga8[14]~feeder_combout  = \inst2|dsp2fpga8_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8_reg [14]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N1
dffeas \inst2|dsp2fpga8[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[14]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[14]~feeder_combout  = \inst2|dsp2fpga8 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [14]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp4_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N15
dffeas \inst4|fpga2dsp4_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[14] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[14]~feeder_combout  = \XD[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[14]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N7
dffeas \inst2|dsp2fpga3_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
cycloneiii_lcell_comb \inst2|dsp2fpga3[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[14]~feeder_combout  = \inst2|dsp2fpga3_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3_reg [14]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N19
dffeas \inst2|dsp2fpga3[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N21
dffeas \inst4|fpga2dsp1_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [14]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[14] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneiii_lcell_comb \inst4|Selector15~0 (
// Equation(s):
// \inst4|Selector15~0_combout  = (\inst4|xdata[15]~17_combout  & (((!\inst4|xdata[15]~16_combout )))) # (!\inst4|xdata[15]~17_combout  & ((\inst4|xdata[15]~16_combout  & ((\inst4|fpga2dsp1_reg [14]))) # (!\inst4|xdata[15]~16_combout  & (\inst4|fpga2dsp3_reg 
// [14]))))

	.dataa(\inst4|fpga2dsp3_reg [14]),
	.datab(\inst4|xdata[15]~17_combout ),
	.datac(\inst4|fpga2dsp1_reg [14]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector15~0 .lut_mask = 16'h30EE;
defparam \inst4|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneiii_lcell_comb \inst4|Selector15~1 (
// Equation(s):
// \inst4|Selector15~1_combout  = (\inst4|xdata[15]~17_combout  & ((\inst4|Selector15~0_combout  & ((\inst4|fpga2dsp4_reg [14]))) # (!\inst4|Selector15~0_combout  & (\inst4|fpga2dsp2_reg [14])))) # (!\inst4|xdata[15]~17_combout  & 
// (((\inst4|Selector15~0_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [14]),
	.datab(\inst4|fpga2dsp4_reg [14]),
	.datac(\inst4|xdata[15]~17_combout ),
	.datad(\inst4|Selector15~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector15~1 .lut_mask = 16'hCFA0;
defparam \inst4|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N5
dffeas \inst4|xdata[14]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[14]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneiii_lcell_comb \inst4|xdata[14]~enfeeder (
// Equation(s):
// \inst4|xdata[14]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[14]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[14]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[14]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N9
dffeas \inst4|xdata[14]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[14]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[14]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[14]~en .is_wysiwyg = "true";
defparam \inst4|xdata[14]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N22
cycloneiii_io_ibuf \XD[13]~input (
	.i(XD[13]),
	.ibar(gnd),
	.o(\XD[13]~input_o ));
// synopsys translate_off
defparam \XD[13]~input .bus_hold = "false";
defparam \XD[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[13]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[13]~feeder_combout  = \XD[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[13]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N1
dffeas \inst2|dsp2fpga8_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneiii_lcell_comb \inst2|dsp2fpga8[13]~feeder (
// Equation(s):
// \inst2|dsp2fpga8[13]~feeder_combout  = \inst2|dsp2fpga8_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8_reg [13]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N19
dffeas \inst2|dsp2fpga8[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[13]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[13]~feeder_combout  = \inst2|dsp2fpga8 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [13]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp4_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N19
dffeas \inst4|fpga2dsp4_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[13] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[13]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[13]~feeder_combout  = \XD[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[13]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N25
dffeas \inst2|dsp2fpga3_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
cycloneiii_lcell_comb \inst2|dsp2fpga3[13]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[13]~feeder_combout  = \inst2|dsp2fpga3_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3_reg [13]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N13
dffeas \inst2|dsp2fpga3[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N25
dffeas \inst4|fpga2dsp1_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [13]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[13] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneiii_lcell_comb \inst4|Selector14~0 (
// Equation(s):
// \inst4|Selector14~0_combout  = (\inst4|xdata[15]~17_combout  & ((\inst4|fpga2dsp2_reg [13]) # ((!\inst4|xdata[15]~16_combout )))) # (!\inst4|xdata[15]~17_combout  & (((\inst4|fpga2dsp1_reg [13] & \inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [13]),
	.datab(\inst4|xdata[15]~17_combout ),
	.datac(\inst4|fpga2dsp1_reg [13]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector14~0 .lut_mask = 16'hB8CC;
defparam \inst4|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneiii_lcell_comb \inst4|Selector14~1 (
// Equation(s):
// \inst4|Selector14~1_combout  = (\inst4|Selector14~0_combout  & (((\inst4|fpga2dsp4_reg [13]) # (\inst4|xdata[15]~16_combout )))) # (!\inst4|Selector14~0_combout  & (\inst4|fpga2dsp3_reg [13] & ((!\inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|fpga2dsp3_reg [13]),
	.datab(\inst4|fpga2dsp4_reg [13]),
	.datac(\inst4|Selector14~0_combout ),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector14~1 .lut_mask = 16'hF0CA;
defparam \inst4|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N5
dffeas \inst4|xdata[13]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[13]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneiii_lcell_comb \inst4|xdata[13]~enfeeder (
// Equation(s):
// \inst4|xdata[13]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[13]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[13]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[13]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \inst4|xdata[13]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[13]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[13]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[13]~en .is_wysiwyg = "true";
defparam \inst4|xdata[13]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N1
cycloneiii_io_ibuf \XD[12]~input (
	.i(XD[12]),
	.ibar(gnd),
	.o(\XD[12]~input_o ));
// synopsys translate_off
defparam \XD[12]~input .bus_hold = "false";
defparam \XD[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y27_N11
dffeas \inst2|dsp2fpga3_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[12]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
cycloneiii_lcell_comb \inst2|dsp2fpga3[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[12]~feeder_combout  = \inst2|dsp2fpga3_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3_reg [12]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N31
dffeas \inst2|dsp2fpga3[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N3
dffeas \inst4|fpga2dsp1_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [12]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[12] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N23
dffeas \inst2|dsp2fpga7_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[12]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneiii_lcell_comb \inst2|dsp2fpga7[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[12]~feeder_combout  = \inst2|dsp2fpga7_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7_reg [12]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N1
dffeas \inst2|dsp2fpga7[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[12]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[12]~feeder_combout  = \inst2|dsp2fpga7 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [12]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N17
dffeas \inst4|fpga2dsp3_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[12] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneiii_lcell_comb \inst4|Selector13~0 (
// Equation(s):
// \inst4|Selector13~0_combout  = (\inst4|xdata[15]~17_combout  & (!\inst4|xdata[15]~16_combout )) # (!\inst4|xdata[15]~17_combout  & ((\inst4|xdata[15]~16_combout  & (\inst4|fpga2dsp1_reg [12])) # (!\inst4|xdata[15]~16_combout  & ((\inst4|fpga2dsp3_reg 
// [12])))))

	.dataa(\inst4|xdata[15]~17_combout ),
	.datab(\inst4|xdata[15]~16_combout ),
	.datac(\inst4|fpga2dsp1_reg [12]),
	.datad(\inst4|fpga2dsp3_reg [12]),
	.cin(gnd),
	.combout(\inst4|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector13~0 .lut_mask = 16'h7362;
defparam \inst4|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[12]~feeder_combout  = \XD[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[12]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N11
dffeas \inst2|dsp2fpga8_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneiii_lcell_comb \inst2|dsp2fpga8[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga8[12]~feeder_combout  = \inst2|dsp2fpga8_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8_reg [12]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N5
dffeas \inst2|dsp2fpga8[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[12]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[12]~feeder_combout  = \inst2|dsp2fpga8 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga8 [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[12]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|fpga2dsp4_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N29
dffeas \inst4|fpga2dsp4_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[12] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneiii_lcell_comb \inst4|Selector13~1 (
// Equation(s):
// \inst4|Selector13~1_combout  = (\inst4|Selector13~0_combout  & (((\inst4|fpga2dsp4_reg [12]) # (!\inst4|xdata[15]~17_combout )))) # (!\inst4|Selector13~0_combout  & (\inst4|fpga2dsp2_reg [12] & ((\inst4|xdata[15]~17_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [12]),
	.datab(\inst4|Selector13~0_combout ),
	.datac(\inst4|fpga2dsp4_reg [12]),
	.datad(\inst4|xdata[15]~17_combout ),
	.cin(gnd),
	.combout(\inst4|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector13~1 .lut_mask = 16'hE2CC;
defparam \inst4|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N9
dffeas \inst4|xdata[12]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[12]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneiii_lcell_comb \inst4|xdata[12]~enfeeder (
// Equation(s):
// \inst4|xdata[12]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[12]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[12]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[12]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \inst4|xdata[12]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[12]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[12]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[12]~en .is_wysiwyg = "true";
defparam \inst4|xdata[12]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N15
cycloneiii_io_ibuf \XD[11]~input (
	.i(XD[11]),
	.ibar(gnd),
	.o(\XD[11]~input_o ));
// synopsys translate_off
defparam \XD[11]~input .bus_hold = "false";
defparam \XD[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y27_N9
dffeas \inst2|dsp2fpga7_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[11]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N5
dffeas \inst2|dsp2fpga7[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga7_reg [11]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[11]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[11]~feeder_combout  = \inst2|dsp2fpga7 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [11]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N21
dffeas \inst4|fpga2dsp3_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[11] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N4
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[11]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[11]~feeder_combout  = \XD[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[11]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N5
dffeas \inst2|dsp2fpga3_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N9
dffeas \inst2|dsp2fpga3[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3_reg [11]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \inst4|fpga2dsp1_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [11]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[11] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneiii_lcell_comb \inst4|Selector12~0 (
// Equation(s):
// \inst4|Selector12~0_combout  = (\inst4|xdata[15]~17_combout  & ((\inst4|fpga2dsp2_reg [11]) # ((!\inst4|xdata[15]~16_combout )))) # (!\inst4|xdata[15]~17_combout  & (((\inst4|fpga2dsp1_reg [11] & \inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [11]),
	.datab(\inst4|xdata[15]~17_combout ),
	.datac(\inst4|fpga2dsp1_reg [11]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector12~0 .lut_mask = 16'hB8CC;
defparam \inst4|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneiii_lcell_comb \inst4|Selector12~1 (
// Equation(s):
// \inst4|Selector12~1_combout  = (\inst4|Selector12~0_combout  & ((\inst4|fpga2dsp4_reg [11]) # ((\inst4|xdata[15]~16_combout )))) # (!\inst4|Selector12~0_combout  & (((\inst4|fpga2dsp3_reg [11] & !\inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|fpga2dsp4_reg [11]),
	.datab(\inst4|fpga2dsp3_reg [11]),
	.datac(\inst4|Selector12~0_combout ),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector12~1 .lut_mask = 16'hF0AC;
defparam \inst4|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N7
dffeas \inst4|xdata[11]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[11]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneiii_lcell_comb \inst4|xdata[11]~enfeeder (
// Equation(s):
// \inst4|xdata[11]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[11]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[11]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[11]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \inst4|xdata[11]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[11]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[11]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[11]~en .is_wysiwyg = "true";
defparam \inst4|xdata[11]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N22
cycloneiii_io_ibuf \XD[10]~input (
	.i(XD[10]),
	.ibar(gnd),
	.o(\XD[10]~input_o ));
// synopsys translate_off
defparam \XD[10]~input .bus_hold = "false";
defparam \XD[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N4
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[10]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[10]~feeder_combout  = \XD[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[10]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N5
dffeas \inst2|dsp2fpga8_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y29_N1
dffeas \inst2|dsp2fpga8[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8_reg [10]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[10]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[10]~feeder_combout  = \inst2|dsp2fpga8 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga8 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|fpga2dsp4_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N5
dffeas \inst4|fpga2dsp4_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[10] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N27
dffeas \inst2|dsp2fpga7_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[10]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N7
dffeas \inst2|dsp2fpga7[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga7_reg [10]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[10]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[10]~feeder_combout  = \inst2|dsp2fpga7 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [10]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N1
dffeas \inst4|fpga2dsp3_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[10] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N15
dffeas \inst2|dsp2fpga3_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[10]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N27
dffeas \inst2|dsp2fpga3[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3_reg [10]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N11
dffeas \inst4|fpga2dsp1_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [10]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[10] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneiii_lcell_comb \inst4|Selector11~0 (
// Equation(s):
// \inst4|Selector11~0_combout  = (\inst4|xdata[15]~16_combout  & (((\inst4|fpga2dsp1_reg [10] & !\inst4|xdata[15]~17_combout )))) # (!\inst4|xdata[15]~16_combout  & ((\inst4|fpga2dsp3_reg [10]) # ((\inst4|xdata[15]~17_combout ))))

	.dataa(\inst4|xdata[15]~16_combout ),
	.datab(\inst4|fpga2dsp3_reg [10]),
	.datac(\inst4|fpga2dsp1_reg [10]),
	.datad(\inst4|xdata[15]~17_combout ),
	.cin(gnd),
	.combout(\inst4|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector11~0 .lut_mask = 16'h55E4;
defparam \inst4|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneiii_lcell_comb \inst4|Selector11~1 (
// Equation(s):
// \inst4|Selector11~1_combout  = (\inst4|xdata[15]~17_combout  & ((\inst4|Selector11~0_combout  & ((\inst4|fpga2dsp4_reg [10]))) # (!\inst4|Selector11~0_combout  & (\inst4|fpga2dsp2_reg [10])))) # (!\inst4|xdata[15]~17_combout  & 
// (((\inst4|Selector11~0_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [10]),
	.datab(\inst4|xdata[15]~17_combout ),
	.datac(\inst4|fpga2dsp4_reg [10]),
	.datad(\inst4|Selector11~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector11~1 .lut_mask = 16'hF388;
defparam \inst4|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N9
dffeas \inst4|xdata[10]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[10]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneiii_lcell_comb \inst4|xdata[10]~enfeeder (
// Equation(s):
// \inst4|xdata[10]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[10]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[10]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[10]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \inst4|xdata[10]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[10]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[10]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[10]~en .is_wysiwyg = "true";
defparam \inst4|xdata[10]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N15
cycloneiii_io_ibuf \XD[9]~input (
	.i(XD[9]),
	.ibar(gnd),
	.o(\XD[9]~input_o ));
// synopsys translate_off
defparam \XD[9]~input .bus_hold = "false";
defparam \XD[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneiii_lcell_comb \inst2|dsp2fpga7_reg[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga7_reg[9]~feeder_combout  = \XD[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[9]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N13
dffeas \inst2|dsp2fpga7_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N16
cycloneiii_lcell_comb \inst2|dsp2fpga7[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[9]~feeder_combout  = \inst2|dsp2fpga7_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga7_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[9]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|dsp2fpga7[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N17
dffeas \inst2|dsp2fpga7[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N2
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[9]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[9]~feeder_combout  = \inst2|dsp2fpga7 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [9]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N3
dffeas \inst4|fpga2dsp3_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[9] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneiii_lcell_comb \inst2|dsp2fpga4_reg[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga4_reg[9]~feeder_combout  = \XD[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[9]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneiii_lcell_comb \inst2|dsp2fpga4_reg[15]~0 (
// Equation(s):
// \inst2|dsp2fpga4_reg[15]~0_combout  = (!\inst2|xadd_reg [0] & (!\inst2|xadd_reg [8] & (!\XWE0~input_o  & \inst4|xdata[1]~18_combout )))

	.dataa(\inst2|xadd_reg [0]),
	.datab(\inst2|xadd_reg [8]),
	.datac(\XWE0~input_o ),
	.datad(\inst4|xdata[1]~18_combout ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[15]~0 .lut_mask = 16'h0100;
defparam \inst2|dsp2fpga4_reg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N13
dffeas \inst2|dsp2fpga4_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneiii_lcell_comb \inst2|dsp2fpga4[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[9]~feeder_combout  = \inst2|dsp2fpga4_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [9]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N7
dffeas \inst2|dsp2fpga4[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[9]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[9]~feeder_combout  = \inst2|dsp2fpga4 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [9]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp2_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N29
dffeas \inst4|fpga2dsp2_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[9] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[9]~feeder_combout  = \XD[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[9]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N17
dffeas \inst2|dsp2fpga3_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
cycloneiii_lcell_comb \inst2|dsp2fpga3[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[9]~feeder_combout  = \inst2|dsp2fpga3_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga3_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[9]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|dsp2fpga3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N23
dffeas \inst2|dsp2fpga3[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N5
dffeas \inst4|fpga2dsp1_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [9]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[9] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N4
cycloneiii_lcell_comb \inst4|Selector10~0 (
// Equation(s):
// \inst4|Selector10~0_combout  = (\inst4|xdata[15]~17_combout  & ((\inst4|fpga2dsp2_reg [9]) # ((!\inst4|xdata[15]~16_combout )))) # (!\inst4|xdata[15]~17_combout  & (((\inst4|fpga2dsp1_reg [9] & \inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|xdata[15]~17_combout ),
	.datab(\inst4|fpga2dsp2_reg [9]),
	.datac(\inst4|fpga2dsp1_reg [9]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector10~0 .lut_mask = 16'hD8AA;
defparam \inst4|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N28
cycloneiii_lcell_comb \inst4|Selector10~1 (
// Equation(s):
// \inst4|Selector10~1_combout  = (\inst4|Selector10~0_combout  & ((\inst4|fpga2dsp4_reg [9]) # ((\inst4|xdata[15]~16_combout )))) # (!\inst4|Selector10~0_combout  & (((\inst4|fpga2dsp3_reg [9] & !\inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|fpga2dsp4_reg [9]),
	.datab(\inst4|fpga2dsp3_reg [9]),
	.datac(\inst4|Selector10~0_combout ),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector10~1 .lut_mask = 16'hF0AC;
defparam \inst4|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N29
dffeas \inst4|xdata[9]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[9]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneiii_lcell_comb \inst4|xdata[9]~enfeeder (
// Equation(s):
// \inst4|xdata[9]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[9]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[9]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[9]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \inst4|xdata[9]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[9]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[9]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[9]~en .is_wysiwyg = "true";
defparam \inst4|xdata[9]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N15
cycloneiii_io_ibuf \XD[8]~input (
	.i(XD[8]),
	.ibar(gnd),
	.o(\XD[8]~input_o ));
// synopsys translate_off
defparam \XD[8]~input .bus_hold = "false";
defparam \XD[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneiii_lcell_comb \inst2|dsp2fpga4_reg[8]~feeder (
// Equation(s):
// \inst2|dsp2fpga4_reg[8]~feeder_combout  = \XD[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[8]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N15
dffeas \inst2|dsp2fpga4_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \inst2|dsp2fpga4[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga4_reg [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneiii_lcell_comb \inst4|fpga2dsp2_reg[8]~feeder (
// Equation(s):
// \inst4|fpga2dsp2_reg[8]~feeder_combout  = \inst2|dsp2fpga4 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga4 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|fpga2dsp2_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|fpga2dsp2_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N23
dffeas \inst4|fpga2dsp2_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp2_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp2_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp2_reg[8] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N16
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[8]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[8]~feeder_combout  = \XD[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[8]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N17
dffeas \inst2|dsp2fpga8_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N5
dffeas \inst2|dsp2fpga8[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8_reg [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[8]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[8]~feeder_combout  = \inst2|dsp2fpga8 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga8 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[8]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|fpga2dsp4_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N13
dffeas \inst4|fpga2dsp4_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[8] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneiii_lcell_comb \inst4|Selector9~1 (
// Equation(s):
// \inst4|Selector9~1_combout  = (\inst4|Selector9~0_combout  & (((\inst4|fpga2dsp4_reg [8])) # (!\inst4|xdata[15]~17_combout ))) # (!\inst4|Selector9~0_combout  & (\inst4|xdata[15]~17_combout  & (\inst4|fpga2dsp2_reg [8])))

	.dataa(\inst4|Selector9~0_combout ),
	.datab(\inst4|xdata[15]~17_combout ),
	.datac(\inst4|fpga2dsp2_reg [8]),
	.datad(\inst4|fpga2dsp4_reg [8]),
	.cin(gnd),
	.combout(\inst4|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector9~1 .lut_mask = 16'hEA62;
defparam \inst4|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N3
dffeas \inst4|xdata[8]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[8]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneiii_lcell_comb \inst4|xdata[8]~enfeeder (
// Equation(s):
// \inst4|xdata[8]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[8]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[8]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[8]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \inst4|xdata[8]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[8]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[8]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[8]~en .is_wysiwyg = "true";
defparam \inst4|xdata[8]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y43_N8
cycloneiii_io_ibuf \XD[7]~input (
	.i(XD[7]),
	.ibar(gnd),
	.o(\XD[7]~input_o ));
// synopsys translate_off
defparam \XD[7]~input .bus_hold = "false";
defparam \XD[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[7]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[7]~feeder_combout  = \XD[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[7]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N11
dffeas \inst2|dsp2fpga8_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N20
cycloneiii_lcell_comb \inst2|dsp2fpga8[7]~feeder (
// Equation(s):
// \inst2|dsp2fpga8[7]~feeder_combout  = \inst2|dsp2fpga8_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8_reg [7]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N21
dffeas \inst2|dsp2fpga8[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N13
dffeas \inst4|fpga2dsp4_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8 [7]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[7] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N1
dffeas \inst2|dsp2fpga7_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[7]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N26
cycloneiii_lcell_comb \inst2|dsp2fpga7[7]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[7]~feeder_combout  = \inst2|dsp2fpga7_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7_reg [7]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N27
dffeas \inst2|dsp2fpga7[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N9
dffeas \inst4|fpga2dsp3_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga7 [7]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[7] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N22
cycloneiii_lcell_comb \inst4|Selector8~1 (
// Equation(s):
// \inst4|Selector8~1_combout  = (\inst4|Selector8~0_combout  & ((\inst4|fpga2dsp4_reg [7]) # ((\inst4|xdata[15]~16_combout )))) # (!\inst4|Selector8~0_combout  & (((\inst4|fpga2dsp3_reg [7] & !\inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|Selector8~0_combout ),
	.datab(\inst4|fpga2dsp4_reg [7]),
	.datac(\inst4|fpga2dsp3_reg [7]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector8~1 .lut_mask = 16'hAAD8;
defparam \inst4|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N23
dffeas \inst4|xdata[7]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[7]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneiii_lcell_comb \inst4|xdata[7]~enfeeder (
// Equation(s):
// \inst4|xdata[7]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[7]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[7]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[7]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \inst4|xdata[7]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[7]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[7]~en .is_wysiwyg = "true";
defparam \inst4|xdata[7]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y43_N15
cycloneiii_io_ibuf \XD[6]~input (
	.i(XD[6]),
	.ibar(gnd),
	.o(\XD[6]~input_o ));
// synopsys translate_off
defparam \XD[6]~input .bus_hold = "false";
defparam \XD[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[6]~feeder_combout  = \XD[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[6]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N29
dffeas \inst2|dsp2fpga8_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneiii_lcell_comb \inst2|dsp2fpga8[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga8[6]~feeder_combout  = \inst2|dsp2fpga8_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8_reg [6]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N7
dffeas \inst2|dsp2fpga8[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[6]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[6]~feeder_combout  = \inst2|dsp2fpga8 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga8 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|fpga2dsp4_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N25
dffeas \inst4|fpga2dsp4_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[6] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneiii_lcell_comb \inst2|dsp2fpga7_reg[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga7_reg[6]~feeder_combout  = \XD[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[6]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N17
dffeas \inst2|dsp2fpga7_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneiii_lcell_comb \inst2|dsp2fpga7[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[6]~feeder_combout  = \inst2|dsp2fpga7_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7_reg [6]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N3
dffeas \inst2|dsp2fpga7[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[6]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[6]~feeder_combout  = \inst2|dsp2fpga7 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [6]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N21
dffeas \inst4|fpga2dsp3_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[6] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y27_N23
dffeas \inst2|dsp2fpga3_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[6]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
cycloneiii_lcell_comb \inst2|dsp2fpga3[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[6]~feeder_combout  = \inst2|dsp2fpga3_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga3_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[6]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|dsp2fpga3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N21
dffeas \inst2|dsp2fpga3[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N31
dffeas \inst4|fpga2dsp1_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [6]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[6] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneiii_lcell_comb \inst4|Selector7~0 (
// Equation(s):
// \inst4|Selector7~0_combout  = (\inst4|xdata[15]~16_combout  & (((\inst4|fpga2dsp1_reg [6] & !\inst4|xdata[15]~17_combout )))) # (!\inst4|xdata[15]~16_combout  & ((\inst4|fpga2dsp3_reg [6]) # ((\inst4|xdata[15]~17_combout ))))

	.dataa(\inst4|xdata[15]~16_combout ),
	.datab(\inst4|fpga2dsp3_reg [6]),
	.datac(\inst4|fpga2dsp1_reg [6]),
	.datad(\inst4|xdata[15]~17_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~0 .lut_mask = 16'h55E4;
defparam \inst4|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneiii_lcell_comb \inst4|Selector7~1 (
// Equation(s):
// \inst4|Selector7~1_combout  = (\inst4|Selector7~0_combout  & (((\inst4|fpga2dsp4_reg [6]) # (!\inst4|xdata[15]~17_combout )))) # (!\inst4|Selector7~0_combout  & (\inst4|fpga2dsp2_reg [6] & ((\inst4|xdata[15]~17_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [6]),
	.datab(\inst4|fpga2dsp4_reg [6]),
	.datac(\inst4|Selector7~0_combout ),
	.datad(\inst4|xdata[15]~17_combout ),
	.cin(gnd),
	.combout(\inst4|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector7~1 .lut_mask = 16'hCAF0;
defparam \inst4|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N29
dffeas \inst4|xdata[6]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[6]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneiii_lcell_comb \inst4|xdata[6]~enfeeder (
// Equation(s):
// \inst4|xdata[6]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[6]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[6]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[6]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \inst4|xdata[6]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[6]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[6]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[6]~en .is_wysiwyg = "true";
defparam \inst4|xdata[6]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N29
cycloneiii_io_ibuf \XD[5]~input (
	.i(XD[5]),
	.ibar(gnd),
	.o(\XD[5]~input_o ));
// synopsys translate_off
defparam \XD[5]~input .bus_hold = "false";
defparam \XD[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneiii_lcell_comb \inst2|dsp2fpga7_reg[5]~feeder (
// Equation(s):
// \inst2|dsp2fpga7_reg[5]~feeder_combout  = \XD[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[5]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N27
dffeas \inst2|dsp2fpga7_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N13
dffeas \inst2|dsp2fpga7[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga7_reg [5]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[5]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[5]~feeder_combout  = \inst2|dsp2fpga7 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [5]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N17
dffeas \inst4|fpga2dsp3_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[5] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N31
dffeas \inst2|dsp2fpga8_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[5]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N9
dffeas \inst2|dsp2fpga8[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8_reg [5]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N25
dffeas \inst4|fpga2dsp4_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8 [5]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[5] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneiii_lcell_comb \inst4|Selector6~1 (
// Equation(s):
// \inst4|Selector6~1_combout  = (\inst4|Selector6~0_combout  & (((\inst4|fpga2dsp4_reg [5]) # (\inst4|xdata[15]~16_combout )))) # (!\inst4|Selector6~0_combout  & (\inst4|fpga2dsp3_reg [5] & ((!\inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|Selector6~0_combout ),
	.datab(\inst4|fpga2dsp3_reg [5]),
	.datac(\inst4|fpga2dsp4_reg [5]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector6~1 .lut_mask = 16'hAAE4;
defparam \inst4|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N23
dffeas \inst4|xdata[5]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[5]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneiii_lcell_comb \inst4|xdata[5]~enfeeder (
// Equation(s):
// \inst4|xdata[5]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[5]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[5]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[5]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \inst4|xdata[5]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[5]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[5]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[5]~en .is_wysiwyg = "true";
defparam \inst4|xdata[5]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y40_N22
cycloneiii_io_ibuf \XD[4]~input (
	.i(XD[4]),
	.ibar(gnd),
	.o(\XD[4]~input_o ));
// synopsys translate_off
defparam \XD[4]~input .bus_hold = "false";
defparam \XD[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y29_N29
dffeas \inst2|dsp2fpga8_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[4]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N3
dffeas \inst2|dsp2fpga8[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8_reg [4]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[4]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[4]~feeder_combout  = \inst2|dsp2fpga8 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [4]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp4_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N9
dffeas \inst4|fpga2dsp4_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[4] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[4]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[4]~feeder_combout  = \XD[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[4]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N7
dffeas \inst2|dsp2fpga3_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneiii_lcell_comb \inst2|dsp2fpga3[4]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[4]~feeder_combout  = \inst2|dsp2fpga3_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3_reg [4]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \inst2|dsp2fpga3[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N7
dffeas \inst4|fpga2dsp1_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [4]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[4] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneiii_lcell_comb \inst4|Selector5~0 (
// Equation(s):
// \inst4|Selector5~0_combout  = (\inst4|xdata[15]~17_combout  & (((!\inst4|xdata[15]~16_combout )))) # (!\inst4|xdata[15]~17_combout  & ((\inst4|xdata[15]~16_combout  & ((\inst4|fpga2dsp1_reg [4]))) # (!\inst4|xdata[15]~16_combout  & (\inst4|fpga2dsp3_reg 
// [4]))))

	.dataa(\inst4|fpga2dsp3_reg [4]),
	.datab(\inst4|xdata[15]~17_combout ),
	.datac(\inst4|fpga2dsp1_reg [4]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~0 .lut_mask = 16'h30EE;
defparam \inst4|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneiii_lcell_comb \inst4|Selector5~1 (
// Equation(s):
// \inst4|Selector5~1_combout  = (\inst4|xdata[15]~17_combout  & ((\inst4|Selector5~0_combout  & ((\inst4|fpga2dsp4_reg [4]))) # (!\inst4|Selector5~0_combout  & (\inst4|fpga2dsp2_reg [4])))) # (!\inst4|xdata[15]~17_combout  & (((\inst4|Selector5~0_combout 
// ))))

	.dataa(\inst4|fpga2dsp2_reg [4]),
	.datab(\inst4|fpga2dsp4_reg [4]),
	.datac(\inst4|xdata[15]~17_combout ),
	.datad(\inst4|Selector5~0_combout ),
	.cin(gnd),
	.combout(\inst4|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector5~1 .lut_mask = 16'hCFA0;
defparam \inst4|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N25
dffeas \inst4|xdata[4]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[4]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneiii_lcell_comb \inst4|xdata[4]~enfeeder (
// Equation(s):
// \inst4|xdata[4]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[4]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[4]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[4]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \inst4|xdata[4]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[4]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[4]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[4]~en .is_wysiwyg = "true";
defparam \inst4|xdata[4]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y39_N8
cycloneiii_io_ibuf \XD[3]~input (
	.i(XD[3]),
	.ibar(gnd),
	.o(\XD[3]~input_o ));
// synopsys translate_off
defparam \XD[3]~input .bus_hold = "false";
defparam \XD[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[3]~feeder_combout  = \XD[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[3]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N1
dffeas \inst2|dsp2fpga3_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneiii_lcell_comb \inst2|dsp2fpga3[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[3]~feeder_combout  = \inst2|dsp2fpga3_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3_reg [3]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \inst2|dsp2fpga3[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y28_N29
dffeas \inst4|fpga2dsp1_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [3]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[3] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneiii_lcell_comb \inst4|Selector4~0 (
// Equation(s):
// \inst4|Selector4~0_combout  = (\inst4|xdata[15]~17_combout  & ((\inst4|fpga2dsp2_reg [3]) # ((!\inst4|xdata[15]~16_combout )))) # (!\inst4|xdata[15]~17_combout  & (((\inst4|fpga2dsp1_reg [3] & \inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [3]),
	.datab(\inst4|xdata[15]~17_combout ),
	.datac(\inst4|fpga2dsp1_reg [3]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector4~0 .lut_mask = 16'hB8CC;
defparam \inst4|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N7
dffeas \inst2|dsp2fpga8_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[3]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneiii_lcell_comb \inst2|dsp2fpga8[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga8[3]~feeder_combout  = \inst2|dsp2fpga8_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8_reg [3]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N27
dffeas \inst2|dsp2fpga8[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N3
dffeas \inst4|fpga2dsp4_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8 [3]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[3] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneiii_lcell_comb \inst4|Selector4~1 (
// Equation(s):
// \inst4|Selector4~1_combout  = (\inst4|Selector4~0_combout  & (((\inst4|fpga2dsp4_reg [3]) # (\inst4|xdata[15]~16_combout )))) # (!\inst4|Selector4~0_combout  & (\inst4|fpga2dsp3_reg [3] & ((!\inst4|xdata[15]~16_combout ))))

	.dataa(\inst4|fpga2dsp3_reg [3]),
	.datab(\inst4|Selector4~0_combout ),
	.datac(\inst4|fpga2dsp4_reg [3]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector4~1 .lut_mask = 16'hCCE2;
defparam \inst4|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N19
dffeas \inst4|xdata[3]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[3]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneiii_lcell_comb \inst4|xdata[3]~enfeeder (
// Equation(s):
// \inst4|xdata[3]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[3]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[3]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[3]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \inst4|xdata[3]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[3]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[3]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[3]~en .is_wysiwyg = "true";
defparam \inst4|xdata[3]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y35_N1
cycloneiii_io_ibuf \XD[2]~input (
	.i(XD[2]),
	.ibar(gnd),
	.o(\XD[2]~input_o ));
// synopsys translate_off
defparam \XD[2]~input .bus_hold = "false";
defparam \XD[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N24
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[2]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[2]~feeder_combout  = \XD[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[2]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N25
dffeas \inst2|dsp2fpga8_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneiii_lcell_comb \inst2|dsp2fpga8[2]~feeder (
// Equation(s):
// \inst2|dsp2fpga8[2]~feeder_combout  = \inst2|dsp2fpga8_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8_reg [2]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N13
dffeas \inst2|dsp2fpga8[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[2]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[2]~feeder_combout  = \inst2|dsp2fpga8 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [2]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp4_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N21
dffeas \inst4|fpga2dsp4_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[2] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N3
dffeas \inst2|dsp2fpga3_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[2]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneiii_lcell_comb \inst2|dsp2fpga3[2]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[2]~feeder_combout  = \inst2|dsp2fpga3_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3_reg [2]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \inst2|dsp2fpga3[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N27
dffeas \inst4|fpga2dsp1_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [2]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[2] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N31
dffeas \inst2|dsp2fpga7_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[2]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N19
dffeas \inst2|dsp2fpga7[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga7_reg [2]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[2]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[2]~feeder_combout  = \inst2|dsp2fpga7 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [2]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N1
dffeas \inst4|fpga2dsp3_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[2] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneiii_lcell_comb \inst4|Selector3~0 (
// Equation(s):
// \inst4|Selector3~0_combout  = (\inst4|xdata[15]~17_combout  & (!\inst4|xdata[15]~16_combout )) # (!\inst4|xdata[15]~17_combout  & ((\inst4|xdata[15]~16_combout  & (\inst4|fpga2dsp1_reg [2])) # (!\inst4|xdata[15]~16_combout  & ((\inst4|fpga2dsp3_reg 
// [2])))))

	.dataa(\inst4|xdata[15]~17_combout ),
	.datab(\inst4|xdata[15]~16_combout ),
	.datac(\inst4|fpga2dsp1_reg [2]),
	.datad(\inst4|fpga2dsp3_reg [2]),
	.cin(gnd),
	.combout(\inst4|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~0 .lut_mask = 16'h7362;
defparam \inst4|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneiii_lcell_comb \inst4|Selector3~1 (
// Equation(s):
// \inst4|Selector3~1_combout  = (\inst4|Selector3~0_combout  & (((\inst4|fpga2dsp4_reg [2]) # (!\inst4|xdata[15]~17_combout )))) # (!\inst4|Selector3~0_combout  & (\inst4|fpga2dsp2_reg [2] & ((\inst4|xdata[15]~17_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [2]),
	.datab(\inst4|fpga2dsp4_reg [2]),
	.datac(\inst4|Selector3~0_combout ),
	.datad(\inst4|xdata[15]~17_combout ),
	.cin(gnd),
	.combout(\inst4|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector3~1 .lut_mask = 16'hCAF0;
defparam \inst4|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N19
dffeas \inst4|xdata[2]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[2]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneiii_lcell_comb \inst4|xdata[2]~enfeeder (
// Equation(s):
// \inst4|xdata[2]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[2]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[2]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[2]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \inst4|xdata[2]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[2]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[2]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[2]~en .is_wysiwyg = "true";
defparam \inst4|xdata[2]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y34_N8
cycloneiii_io_ibuf \XD[1]~input (
	.i(XD[1]),
	.ibar(gnd),
	.o(\XD[1]~input_o ));
// synopsys translate_off
defparam \XD[1]~input .bus_hold = "false";
defparam \XD[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y29_N19
dffeas \inst2|dsp2fpga8_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[1]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N15
dffeas \inst2|dsp2fpga8[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8_reg [1]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[1]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[1]~feeder_combout  = \inst2|dsp2fpga8 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga8 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|fpga2dsp4_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N5
dffeas \inst4|fpga2dsp4_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[1] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y27_N25
dffeas \inst2|dsp2fpga7_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[1]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneiii_lcell_comb \inst2|dsp2fpga7[1]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[1]~feeder_combout  = \inst2|dsp2fpga7_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7_reg [1]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N5
dffeas \inst2|dsp2fpga7[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[1]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[1]~feeder_combout  = \inst2|dsp2fpga7 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [1]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp3_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N23
dffeas \inst4|fpga2dsp3_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[1] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneiii_lcell_comb \inst4|Selector1~1 (
// Equation(s):
// \inst4|Selector1~1_combout  = (\inst4|Selector1~0_combout  & ((\inst4|xdata[15]~16_combout ) # ((\inst4|fpga2dsp4_reg [1])))) # (!\inst4|Selector1~0_combout  & (!\inst4|xdata[15]~16_combout  & ((\inst4|fpga2dsp3_reg [1]))))

	.dataa(\inst4|Selector1~0_combout ),
	.datab(\inst4|xdata[15]~16_combout ),
	.datac(\inst4|fpga2dsp4_reg [1]),
	.datad(\inst4|fpga2dsp3_reg [1]),
	.cin(gnd),
	.combout(\inst4|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector1~1 .lut_mask = 16'hB9A8;
defparam \inst4|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N13
dffeas \inst4|xdata[1]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[1]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneiii_lcell_comb \inst4|xdata[1]~enfeeder (
// Equation(s):
// \inst4|xdata[1]~enfeeder_combout  = \inst4|xdata[1]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst4|xdata[1]~20_combout ),
	.cin(gnd),
	.combout(\inst4|xdata[1]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|xdata[1]~enfeeder .lut_mask = 16'hFF00;
defparam \inst4|xdata[1]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \inst4|xdata[1]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[1]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[1]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[1]~en .is_wysiwyg = "true";
defparam \inst4|xdata[1]~en .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y31_N22
cycloneiii_io_ibuf \XD[0]~input (
	.i(XD[0]),
	.ibar(gnd),
	.o(\XD[0]~input_o ));
// synopsys translate_off
defparam \XD[0]~input .bus_hold = "false";
defparam \XD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneiii_lcell_comb \inst2|dsp2fpga7_reg[0]~feeder (
// Equation(s):
// \inst2|dsp2fpga7_reg[0]~feeder_combout  = \XD[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N11
dffeas \inst2|dsp2fpga7_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneiii_lcell_comb \inst2|dsp2fpga7[0]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[0]~feeder_combout  = \inst2|dsp2fpga7_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7_reg [0]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N23
dffeas \inst2|dsp2fpga7[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N24
cycloneiii_lcell_comb \inst4|fpga2dsp3_reg[0]~feeder (
// Equation(s):
// \inst4|fpga2dsp3_reg[0]~feeder_combout  = \inst2|dsp2fpga7 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga7 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst4|fpga2dsp3_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst4|fpga2dsp3_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N25
dffeas \inst4|fpga2dsp3_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp3_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp3_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp3_reg[0] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp3_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[0]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[0]~feeder_combout  = \XD[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N15
dffeas \inst2|dsp2fpga3_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N19
dffeas \inst2|dsp2fpga3[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3_reg [0]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N19
dffeas \inst4|fpga2dsp1_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [0]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp1_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp1_reg[0] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp1_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N18
cycloneiii_lcell_comb \inst4|Selector2~0 (
// Equation(s):
// \inst4|Selector2~0_combout  = (\inst4|xdata[15]~17_combout  & (((!\inst4|xdata[15]~16_combout )))) # (!\inst4|xdata[15]~17_combout  & ((\inst4|xdata[15]~16_combout  & ((\inst4|fpga2dsp1_reg [0]))) # (!\inst4|xdata[15]~16_combout  & (\inst4|fpga2dsp3_reg 
// [0]))))

	.dataa(\inst4|xdata[15]~17_combout ),
	.datab(\inst4|fpga2dsp3_reg [0]),
	.datac(\inst4|fpga2dsp1_reg [0]),
	.datad(\inst4|xdata[15]~16_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~0 .lut_mask = 16'h50EE;
defparam \inst4|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N13
dffeas \inst2|dsp2fpga8_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[0]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N14
cycloneiii_lcell_comb \inst2|dsp2fpga8[0]~feeder (
// Equation(s):
// \inst2|dsp2fpga8[0]~feeder_combout  = \inst2|dsp2fpga8_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8_reg [0]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y29_N15
dffeas \inst2|dsp2fpga8[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N20
cycloneiii_lcell_comb \inst4|fpga2dsp4_reg[0]~feeder (
// Equation(s):
// \inst4|fpga2dsp4_reg[0]~feeder_combout  = \inst2|dsp2fpga8 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [0]),
	.cin(gnd),
	.combout(\inst4|fpga2dsp4_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst4|fpga2dsp4_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N21
dffeas \inst4|fpga2dsp4_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|fpga2dsp4_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fpga2dsp4_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fpga2dsp4_reg[0] .is_wysiwyg = "true";
defparam \inst4|fpga2dsp4_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N0
cycloneiii_lcell_comb \inst4|Selector2~1 (
// Equation(s):
// \inst4|Selector2~1_combout  = (\inst4|Selector2~0_combout  & (((\inst4|fpga2dsp4_reg [0]) # (!\inst4|xdata[15]~17_combout )))) # (!\inst4|Selector2~0_combout  & (\inst4|fpga2dsp2_reg [0] & ((\inst4|xdata[15]~17_combout ))))

	.dataa(\inst4|fpga2dsp2_reg [0]),
	.datab(\inst4|Selector2~0_combout ),
	.datac(\inst4|fpga2dsp4_reg [0]),
	.datad(\inst4|xdata[15]~17_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~1 .lut_mask = 16'hE2CC;
defparam \inst4|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y28_N1
dffeas \inst4|xdata[0]~reg0 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[0]~reg0 .is_wysiwyg = "true";
defparam \inst4|xdata[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \inst4|xdata[0]~en (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|xdata[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|xdata[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|xdata[0]~en .is_wysiwyg = "true";
defparam \inst4|xdata[0]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N2
cycloneiii_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = (\inst|cnt [1] & (!\inst|Add0~1 )) # (!\inst|cnt [1] & ((\inst|Add0~1 ) # (GND)))
// \inst|Add0~3  = CARRY((!\inst|Add0~1 ) # (!\inst|cnt [1]))

	.dataa(gnd),
	.datab(\inst|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~1 ),
	.combout(\inst|Add0~2_combout ),
	.cout(\inst|Add0~3 ));
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N18
cycloneiii_lcell_comb \inst|cnt~17 (
// Equation(s):
// \inst|cnt~17_combout  = (!\inst|cnt[14]~2_combout  & \inst|Add0~2_combout )

	.dataa(gnd),
	.datab(\inst|cnt[14]~2_combout ),
	.datac(gnd),
	.datad(\inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst|cnt~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~17 .lut_mask = 16'h3300;
defparam \inst|cnt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N19
dffeas \inst|cnt[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~17_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[1] .is_wysiwyg = "true";
defparam \inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N8
cycloneiii_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = (\inst|cnt [4] & (\inst|Add0~7  $ (GND))) # (!\inst|cnt [4] & (!\inst|Add0~7  & VCC))
// \inst|Add0~9  = CARRY((\inst|cnt [4] & !\inst|Add0~7 ))

	.dataa(\inst|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'hA50A;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
cycloneiii_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst|cnt [5] & (!\inst|Add0~9 )) # (!\inst|cnt [5] & ((\inst|Add0~9 ) # (GND)))
// \inst|Add0~11  = CARRY((!\inst|Add0~9 ) # (!\inst|cnt [5]))

	.dataa(gnd),
	.datab(\inst|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
cycloneiii_lcell_comb \inst|cnt~5 (
// Equation(s):
// \inst|cnt~5_combout  = (\inst|Add0~10_combout  & !\inst|cnt[14]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~10_combout ),
	.datad(\inst|cnt[14]~2_combout ),
	.cin(gnd),
	.combout(\inst|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~5 .lut_mask = 16'h00F0;
defparam \inst|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N29
dffeas \inst|cnt[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~5_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[5] .is_wysiwyg = "true";
defparam \inst|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
cycloneiii_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = (\inst|cnt [6] & (\inst|Add0~11  $ (GND))) # (!\inst|cnt [6] & (!\inst|Add0~11  & VCC))
// \inst|Add0~13  = CARRY((\inst|cnt [6] & !\inst|Add0~11 ))

	.dataa(\inst|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout(\inst|Add0~13 ));
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'hA50A;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
cycloneiii_lcell_comb \inst|Add0~16 (
// Equation(s):
// \inst|Add0~16_combout  = (\inst|cnt [8] & (\inst|Add0~15  $ (GND))) # (!\inst|cnt [8] & (!\inst|Add0~15  & VCC))
// \inst|Add0~17  = CARRY((\inst|cnt [8] & !\inst|Add0~15 ))

	.dataa(gnd),
	.datab(\inst|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~15 ),
	.combout(\inst|Add0~16_combout ),
	.cout(\inst|Add0~17 ));
// synopsys translate_off
defparam \inst|Add0~16 .lut_mask = 16'hC30C;
defparam \inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N20
cycloneiii_lcell_comb \inst|cnt~9 (
// Equation(s):
// \inst|cnt~9_combout  = (!\inst|cnt[14]~2_combout  & \inst|Add0~16_combout )

	.dataa(gnd),
	.datab(\inst|cnt[14]~2_combout ),
	.datac(gnd),
	.datad(\inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst|cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~9 .lut_mask = 16'h3300;
defparam \inst|cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N21
dffeas \inst|cnt[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~9_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[8] .is_wysiwyg = "true";
defparam \inst|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
cycloneiii_lcell_comb \inst|Add0~18 (
// Equation(s):
// \inst|Add0~18_combout  = (\inst|cnt [9] & (!\inst|Add0~17 )) # (!\inst|cnt [9] & ((\inst|Add0~17 ) # (GND)))
// \inst|Add0~19  = CARRY((!\inst|Add0~17 ) # (!\inst|cnt [9]))

	.dataa(gnd),
	.datab(\inst|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~17 ),
	.combout(\inst|Add0~18_combout ),
	.cout(\inst|Add0~19 ));
// synopsys translate_off
defparam \inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N10
cycloneiii_lcell_comb \inst|cnt~8 (
// Equation(s):
// \inst|cnt~8_combout  = (!\inst|cnt[14]~2_combout  & \inst|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cnt[14]~2_combout ),
	.datad(\inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\inst|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~8 .lut_mask = 16'h0F00;
defparam \inst|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N11
dffeas \inst|cnt[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~8_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[9] .is_wysiwyg = "true";
defparam \inst|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N20
cycloneiii_lcell_comb \inst|Add0~20 (
// Equation(s):
// \inst|Add0~20_combout  = (\inst|cnt [10] & (\inst|Add0~19  $ (GND))) # (!\inst|cnt [10] & (!\inst|Add0~19  & VCC))
// \inst|Add0~21  = CARRY((\inst|cnt [10] & !\inst|Add0~19 ))

	.dataa(\inst|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~19 ),
	.combout(\inst|Add0~20_combout ),
	.cout(\inst|Add0~21 ));
// synopsys translate_off
defparam \inst|Add0~20 .lut_mask = 16'hA50A;
defparam \inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N22
cycloneiii_lcell_comb \inst|Add0~22 (
// Equation(s):
// \inst|Add0~22_combout  = (\inst|cnt [11] & (!\inst|Add0~21 )) # (!\inst|cnt [11] & ((\inst|Add0~21 ) # (GND)))
// \inst|Add0~23  = CARRY((!\inst|Add0~21 ) # (!\inst|cnt [11]))

	.dataa(gnd),
	.datab(\inst|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~21 ),
	.combout(\inst|Add0~22_combout ),
	.cout(\inst|Add0~23 ));
// synopsys translate_off
defparam \inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N14
cycloneiii_lcell_comb \inst|cnt~11 (
// Equation(s):
// \inst|cnt~11_combout  = (!\inst|cnt[14]~2_combout  & \inst|Add0~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cnt[14]~2_combout ),
	.datad(\inst|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst|cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~11 .lut_mask = 16'h0F00;
defparam \inst|cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N15
dffeas \inst|cnt[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~11_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[11] .is_wysiwyg = "true";
defparam \inst|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N26
cycloneiii_lcell_comb \inst|Add0~26 (
// Equation(s):
// \inst|Add0~26_combout  = (\inst|cnt [13] & (!\inst|Add0~25 )) # (!\inst|cnt [13] & ((\inst|Add0~25 ) # (GND)))
// \inst|Add0~27  = CARRY((!\inst|Add0~25 ) # (!\inst|cnt [13]))

	.dataa(gnd),
	.datab(\inst|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|Add0~25 ),
	.combout(\inst|Add0~26_combout ),
	.cout(\inst|Add0~27 ));
// synopsys translate_off
defparam \inst|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N22
cycloneiii_lcell_comb \inst|cnt[14]~14 (
// Equation(s):
// \inst|cnt[14]~14_combout  = (!\inst|cnt[14]~2_combout  & \inst|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cnt[14]~2_combout ),
	.datad(\inst|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst|cnt[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt[14]~14 .lut_mask = 16'h0F00;
defparam \inst|cnt[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N23
dffeas \inst|cnt[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt[14]~14_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[14] .is_wysiwyg = "true";
defparam \inst|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N8
cycloneiii_lcell_comb \inst|cnt~12 (
// Equation(s):
// \inst|cnt~12_combout  = (\inst|Add0~24_combout  & !\inst|cnt[14]~2_combout )

	.dataa(\inst|Add0~24_combout ),
	.datab(gnd),
	.datac(\inst|cnt[14]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|cnt~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~12 .lut_mask = 16'h0A0A;
defparam \inst|cnt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N9
dffeas \inst|cnt[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~12_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[12] .is_wysiwyg = "true";
defparam \inst|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
cycloneiii_lcell_comb \inst|cnt~6 (
// Equation(s):
// \inst|cnt~6_combout  = (\inst|Add0~8_combout  & !\inst|cnt[14]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~8_combout ),
	.datad(\inst|cnt[14]~2_combout ),
	.cin(gnd),
	.combout(\inst|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~6 .lut_mask = 16'h00F0;
defparam \inst|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N15
dffeas \inst|cnt[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[4] .is_wysiwyg = "true";
defparam \inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N2
cycloneiii_lcell_comb \inst|cnt~4 (
// Equation(s):
// \inst|cnt~4_combout  = (\inst|Add0~12_combout  & !\inst|cnt[14]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Add0~12_combout ),
	.datad(\inst|cnt[14]~2_combout ),
	.cin(gnd),
	.combout(\inst|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~4 .lut_mask = 16'h00F0;
defparam \inst|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N3
dffeas \inst|cnt[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~4_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[6] .is_wysiwyg = "true";
defparam \inst|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N24
cycloneiii_lcell_comb \inst|LessThan3~1 (
// Equation(s):
// \inst|LessThan3~1_combout  = (\inst|cnt [7]) # ((\inst|cnt [5]) # ((\inst|cnt [4]) # (\inst|cnt [6])))

	.dataa(\inst|cnt [7]),
	.datab(\inst|cnt [5]),
	.datac(\inst|cnt [4]),
	.datad(\inst|cnt [6]),
	.cin(gnd),
	.combout(\inst|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan3~1 .lut_mask = 16'hFFFE;
defparam \inst|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N20
cycloneiii_lcell_comb \inst|cnt~10 (
// Equation(s):
// \inst|cnt~10_combout  = (!\inst|cnt[14]~2_combout  & \inst|Add0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cnt[14]~2_combout ),
	.datad(\inst|Add0~20_combout ),
	.cin(gnd),
	.combout(\inst|cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~10 .lut_mask = 16'h0F00;
defparam \inst|cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N21
dffeas \inst|cnt[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~10_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[10] .is_wysiwyg = "true";
defparam \inst|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N26
cycloneiii_lcell_comb \inst|cnt[14]~0 (
// Equation(s):
// \inst|cnt[14]~0_combout  = (\inst|cnt [10] & (\inst|cnt [8] & ((\inst|LessThan3~0_combout ) # (\inst|LessThan3~1_combout ))))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst|LessThan3~1_combout ),
	.datac(\inst|cnt [10]),
	.datad(\inst|cnt [8]),
	.cin(gnd),
	.combout(\inst|cnt[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt[14]~0 .lut_mask = 16'hE000;
defparam \inst|cnt[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N28
cycloneiii_lcell_comb \inst|cnt[14]~1 (
// Equation(s):
// \inst|cnt[14]~1_combout  = (\inst|cnt [12]) # ((\inst|cnt [11]) # ((\inst|cnt [9] & \inst|cnt[14]~0_combout )))

	.dataa(\inst|cnt [9]),
	.datab(\inst|cnt [12]),
	.datac(\inst|cnt [11]),
	.datad(\inst|cnt[14]~0_combout ),
	.cin(gnd),
	.combout(\inst|cnt[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt[14]~1 .lut_mask = 16'hFEFC;
defparam \inst|cnt[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N30
cycloneiii_lcell_comb \inst|cnt[14]~2 (
// Equation(s):
// \inst|cnt[14]~2_combout  = (\inst|cnt [15]) # ((\inst|cnt [14]) # ((\inst|cnt [13] & \inst|cnt[14]~1_combout )))

	.dataa(\inst|cnt [15]),
	.datab(\inst|cnt [13]),
	.datac(\inst|cnt [14]),
	.datad(\inst|cnt[14]~1_combout ),
	.cin(gnd),
	.combout(\inst|cnt[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt[14]~2 .lut_mask = 16'hFEFA;
defparam \inst|cnt[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N16
cycloneiii_lcell_comb \inst|cnt~15 (
// Equation(s):
// \inst|cnt~15_combout  = (!\inst|cnt[14]~2_combout  & \inst|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cnt[14]~2_combout ),
	.datad(\inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\inst|cnt~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cnt~15 .lut_mask = 16'h0F00;
defparam \inst|cnt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N17
dffeas \inst|cnt[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|cnt~15_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cnt[13] .is_wysiwyg = "true";
defparam \inst|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N2
cycloneiii_lcell_comb \inst|clkout~3 (
// Equation(s):
// \inst|clkout~3_combout  = (!\inst|cnt [15] & (!\inst|cnt [13] & !\inst|cnt [14]))

	.dataa(\inst|cnt [15]),
	.datab(\inst|cnt [13]),
	.datac(\inst|cnt [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|clkout~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clkout~3 .lut_mask = 16'h0101;
defparam \inst|clkout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N26
cycloneiii_lcell_comb \inst|clkout~2 (
// Equation(s):
// \inst|clkout~2_combout  = ((\inst|clkout~1_combout  & (!\inst|cnt [11] & !\inst|cnt [10]))) # (!\inst|cnt [12])

	.dataa(\inst|clkout~1_combout ),
	.datab(\inst|cnt [11]),
	.datac(\inst|cnt [12]),
	.datad(\inst|cnt [10]),
	.cin(gnd),
	.combout(\inst|clkout~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clkout~2 .lut_mask = 16'h0F2F;
defparam \inst|clkout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N24
cycloneiii_lcell_comb \inst|clkout~4 (
// Equation(s):
// \inst|clkout~4_combout  = (\inst|cnt[14]~2_combout ) # ((\inst|clkout~3_combout  & \inst|clkout~2_combout ))

	.dataa(\inst|cnt[14]~2_combout ),
	.datab(\inst|clkout~3_combout ),
	.datac(\inst|clkout~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|clkout~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clkout~4 .lut_mask = 16'hEAEA;
defparam \inst|clkout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y37_N25
dffeas \inst|clkout (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|clkout~4_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clkout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clkout .is_wysiwyg = "true";
defparam \inst|clkout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneiii_lcell_comb \inst8|CNT[1]~22 (
// Equation(s):
// \inst8|CNT[1]~22_combout  = (\inst8|CNT [1] & (!\inst8|CNT[0]~21 )) # (!\inst8|CNT [1] & ((\inst8|CNT[0]~21 ) # (GND)))
// \inst8|CNT[1]~23  = CARRY((!\inst8|CNT[0]~21 ) # (!\inst8|CNT [1]))

	.dataa(gnd),
	.datab(\inst8|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[0]~21 ),
	.combout(\inst8|CNT[1]~22_combout ),
	.cout(\inst8|CNT[1]~23 ));
// synopsys translate_off
defparam \inst8|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst8|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[15]~0 (
// Equation(s):
// \inst2|dsp2fpga2_reg[15]~0_combout  = (\inst2|xadd_reg [1] & (!\inst2|xadd_reg [0] & (!\XWE0~input_o  & \inst2|Equal1~0_combout )))

	.dataa(\inst2|xadd_reg [1]),
	.datab(\inst2|xadd_reg [0]),
	.datac(\XWE0~input_o ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[15]~0 .lut_mask = 16'h0200;
defparam \inst2|dsp2fpga2_reg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N29
dffeas \inst2|dsp2fpga2_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[0]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneiii_lcell_comb \inst2|dsp2fpga2[0]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[0]~feeder_combout  = \inst2|dsp2fpga2_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [0]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N1
dffeas \inst2|dsp2fpga2[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneiii_lcell_comb \inst|global_cnt_rising[0]~16 (
// Equation(s):
// \inst|global_cnt_rising[0]~16_combout  = \inst|global_cnt_rising [0] $ (VCC)
// \inst|global_cnt_rising[0]~17  = CARRY(\inst|global_cnt_rising [0])

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|global_cnt_rising[0]~16_combout ),
	.cout(\inst|global_cnt_rising[0]~17 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[0]~16 .lut_mask = 16'h33CC;
defparam \inst|global_cnt_rising[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N1
dffeas \inst|global_cnt_rising[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[0]~16_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[0] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
cycloneiii_lcell_comb \inst|global_cnt_rising[1]~18 (
// Equation(s):
// \inst|global_cnt_rising[1]~18_combout  = (\inst|global_cnt_rising [1] & (!\inst|global_cnt_rising[0]~17 )) # (!\inst|global_cnt_rising [1] & ((\inst|global_cnt_rising[0]~17 ) # (GND)))
// \inst|global_cnt_rising[1]~19  = CARRY((!\inst|global_cnt_rising[0]~17 ) # (!\inst|global_cnt_rising [1]))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[0]~17 ),
	.combout(\inst|global_cnt_rising[1]~18_combout ),
	.cout(\inst|global_cnt_rising[1]~19 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[1]~18 .lut_mask = 16'h3C3F;
defparam \inst|global_cnt_rising[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N3
dffeas \inst|global_cnt_rising[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[1]~18_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[1] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cycloneiii_lcell_comb \inst|global_cnt_rising[2]~20 (
// Equation(s):
// \inst|global_cnt_rising[2]~20_combout  = (\inst|global_cnt_rising [2] & (\inst|global_cnt_rising[1]~19  $ (GND))) # (!\inst|global_cnt_rising [2] & (!\inst|global_cnt_rising[1]~19  & VCC))
// \inst|global_cnt_rising[2]~21  = CARRY((\inst|global_cnt_rising [2] & !\inst|global_cnt_rising[1]~19 ))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[1]~19 ),
	.combout(\inst|global_cnt_rising[2]~20_combout ),
	.cout(\inst|global_cnt_rising[2]~21 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[2]~20 .lut_mask = 16'hC30C;
defparam \inst|global_cnt_rising[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N5
dffeas \inst|global_cnt_rising[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[2]~20_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[2] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cycloneiii_lcell_comb \inst|global_cnt_rising[3]~22 (
// Equation(s):
// \inst|global_cnt_rising[3]~22_combout  = (\inst|global_cnt_rising [3] & (!\inst|global_cnt_rising[2]~21 )) # (!\inst|global_cnt_rising [3] & ((\inst|global_cnt_rising[2]~21 ) # (GND)))
// \inst|global_cnt_rising[3]~23  = CARRY((!\inst|global_cnt_rising[2]~21 ) # (!\inst|global_cnt_rising [3]))

	.dataa(\inst|global_cnt_rising [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[2]~21 ),
	.combout(\inst|global_cnt_rising[3]~22_combout ),
	.cout(\inst|global_cnt_rising[3]~23 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[3]~22 .lut_mask = 16'h5A5F;
defparam \inst|global_cnt_rising[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cycloneiii_lcell_comb \inst|global_cnt_rising[4]~24 (
// Equation(s):
// \inst|global_cnt_rising[4]~24_combout  = (\inst|global_cnt_rising [4] & (\inst|global_cnt_rising[3]~23  $ (GND))) # (!\inst|global_cnt_rising [4] & (!\inst|global_cnt_rising[3]~23  & VCC))
// \inst|global_cnt_rising[4]~25  = CARRY((\inst|global_cnt_rising [4] & !\inst|global_cnt_rising[3]~23 ))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[3]~23 ),
	.combout(\inst|global_cnt_rising[4]~24_combout ),
	.cout(\inst|global_cnt_rising[4]~25 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[4]~24 .lut_mask = 16'hC30C;
defparam \inst|global_cnt_rising[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N9
dffeas \inst|global_cnt_rising[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[4]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[4] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
cycloneiii_lcell_comb \inst|global_cnt_rising[5]~26 (
// Equation(s):
// \inst|global_cnt_rising[5]~26_combout  = (\inst|global_cnt_rising [5] & (!\inst|global_cnt_rising[4]~25 )) # (!\inst|global_cnt_rising [5] & ((\inst|global_cnt_rising[4]~25 ) # (GND)))
// \inst|global_cnt_rising[5]~27  = CARRY((!\inst|global_cnt_rising[4]~25 ) # (!\inst|global_cnt_rising [5]))

	.dataa(\inst|global_cnt_rising [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[4]~25 ),
	.combout(\inst|global_cnt_rising[5]~26_combout ),
	.cout(\inst|global_cnt_rising[5]~27 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[5]~26 .lut_mask = 16'h5A5F;
defparam \inst|global_cnt_rising[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
cycloneiii_lcell_comb \inst|global_cnt_rising[6]~28 (
// Equation(s):
// \inst|global_cnt_rising[6]~28_combout  = (\inst|global_cnt_rising [6] & (\inst|global_cnt_rising[5]~27  $ (GND))) # (!\inst|global_cnt_rising [6] & (!\inst|global_cnt_rising[5]~27  & VCC))
// \inst|global_cnt_rising[6]~29  = CARRY((\inst|global_cnt_rising [6] & !\inst|global_cnt_rising[5]~27 ))

	.dataa(\inst|global_cnt_rising [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[5]~27 ),
	.combout(\inst|global_cnt_rising[6]~28_combout ),
	.cout(\inst|global_cnt_rising[6]~29 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[6]~28 .lut_mask = 16'hA50A;
defparam \inst|global_cnt_rising[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cycloneiii_lcell_comb \inst|global_cnt_rising[7]~30 (
// Equation(s):
// \inst|global_cnt_rising[7]~30_combout  = (\inst|global_cnt_rising [7] & (!\inst|global_cnt_rising[6]~29 )) # (!\inst|global_cnt_rising [7] & ((\inst|global_cnt_rising[6]~29 ) # (GND)))
// \inst|global_cnt_rising[7]~31  = CARRY((!\inst|global_cnt_rising[6]~29 ) # (!\inst|global_cnt_rising [7]))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[6]~29 ),
	.combout(\inst|global_cnt_rising[7]~30_combout ),
	.cout(\inst|global_cnt_rising[7]~31 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[7]~30 .lut_mask = 16'h3C3F;
defparam \inst|global_cnt_rising[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N15
dffeas \inst|global_cnt_rising[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[7]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[7] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
cycloneiii_lcell_comb \inst|global_cnt_rising[8]~32 (
// Equation(s):
// \inst|global_cnt_rising[8]~32_combout  = (\inst|global_cnt_rising [8] & (\inst|global_cnt_rising[7]~31  $ (GND))) # (!\inst|global_cnt_rising [8] & (!\inst|global_cnt_rising[7]~31  & VCC))
// \inst|global_cnt_rising[8]~33  = CARRY((\inst|global_cnt_rising [8] & !\inst|global_cnt_rising[7]~31 ))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[7]~31 ),
	.combout(\inst|global_cnt_rising[8]~32_combout ),
	.cout(\inst|global_cnt_rising[8]~33 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[8]~32 .lut_mask = 16'hC30C;
defparam \inst|global_cnt_rising[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N17
dffeas \inst|global_cnt_rising[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[8]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[8] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
cycloneiii_lcell_comb \inst|global_cnt_rising[9]~34 (
// Equation(s):
// \inst|global_cnt_rising[9]~34_combout  = (\inst|global_cnt_rising [9] & (!\inst|global_cnt_rising[8]~33 )) # (!\inst|global_cnt_rising [9] & ((\inst|global_cnt_rising[8]~33 ) # (GND)))
// \inst|global_cnt_rising[9]~35  = CARRY((!\inst|global_cnt_rising[8]~33 ) # (!\inst|global_cnt_rising [9]))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[8]~33 ),
	.combout(\inst|global_cnt_rising[9]~34_combout ),
	.cout(\inst|global_cnt_rising[9]~35 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[9]~34 .lut_mask = 16'h3C3F;
defparam \inst|global_cnt_rising[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N19
dffeas \inst|global_cnt_rising[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[9]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[9] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneiii_lcell_comb \inst|global_cnt_rising[10]~36 (
// Equation(s):
// \inst|global_cnt_rising[10]~36_combout  = (\inst|global_cnt_rising [10] & (\inst|global_cnt_rising[9]~35  $ (GND))) # (!\inst|global_cnt_rising [10] & (!\inst|global_cnt_rising[9]~35  & VCC))
// \inst|global_cnt_rising[10]~37  = CARRY((\inst|global_cnt_rising [10] & !\inst|global_cnt_rising[9]~35 ))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[9]~35 ),
	.combout(\inst|global_cnt_rising[10]~36_combout ),
	.cout(\inst|global_cnt_rising[10]~37 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[10]~36 .lut_mask = 16'hC30C;
defparam \inst|global_cnt_rising[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N21
dffeas \inst|global_cnt_rising[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[10]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[10] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N22
cycloneiii_lcell_comb \inst|global_cnt_rising[11]~38 (
// Equation(s):
// \inst|global_cnt_rising[11]~38_combout  = (\inst|global_cnt_rising [11] & (!\inst|global_cnt_rising[10]~37 )) # (!\inst|global_cnt_rising [11] & ((\inst|global_cnt_rising[10]~37 ) # (GND)))
// \inst|global_cnt_rising[11]~39  = CARRY((!\inst|global_cnt_rising[10]~37 ) # (!\inst|global_cnt_rising [11]))

	.dataa(\inst|global_cnt_rising [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[10]~37 ),
	.combout(\inst|global_cnt_rising[11]~38_combout ),
	.cout(\inst|global_cnt_rising[11]~39 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[11]~38 .lut_mask = 16'h5A5F;
defparam \inst|global_cnt_rising[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N23
dffeas \inst|global_cnt_rising[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[11]~38_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[11] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneiii_lcell_comb \inst6|Equal0~2 (
// Equation(s):
// \inst6|Equal0~2_combout  = (!\inst|global_cnt_rising [9] & (!\inst|global_cnt_rising [11] & (!\inst|global_cnt_rising [10] & !\inst|global_cnt_rising [8])))

	.dataa(\inst|global_cnt_rising [9]),
	.datab(\inst|global_cnt_rising [11]),
	.datac(\inst|global_cnt_rising [10]),
	.datad(\inst|global_cnt_rising [8]),
	.cin(gnd),
	.combout(\inst6|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~2 .lut_mask = 16'h0001;
defparam \inst6|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y28_N7
dffeas \inst|global_cnt_rising[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[3]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[3] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneiii_lcell_comb \inst6|Equal0~0 (
// Equation(s):
// \inst6|Equal0~0_combout  = (!\inst|global_cnt_rising [1] & (!\inst|global_cnt_rising [0] & (!\inst|global_cnt_rising [3] & !\inst|global_cnt_rising [2])))

	.dataa(\inst|global_cnt_rising [1]),
	.datab(\inst|global_cnt_rising [0]),
	.datac(\inst|global_cnt_rising [3]),
	.datad(\inst|global_cnt_rising [2]),
	.cin(gnd),
	.combout(\inst6|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~0 .lut_mask = 16'h0001;
defparam \inst6|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
cycloneiii_lcell_comb \inst|global_cnt_rising[12]~40 (
// Equation(s):
// \inst|global_cnt_rising[12]~40_combout  = (\inst|global_cnt_rising [12] & (\inst|global_cnt_rising[11]~39  $ (GND))) # (!\inst|global_cnt_rising [12] & (!\inst|global_cnt_rising[11]~39  & VCC))
// \inst|global_cnt_rising[12]~41  = CARRY((\inst|global_cnt_rising [12] & !\inst|global_cnt_rising[11]~39 ))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[11]~39 ),
	.combout(\inst|global_cnt_rising[12]~40_combout ),
	.cout(\inst|global_cnt_rising[12]~41 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[12]~40 .lut_mask = 16'hC30C;
defparam \inst|global_cnt_rising[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N25
dffeas \inst|global_cnt_rising[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[12]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[12] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N26
cycloneiii_lcell_comb \inst|global_cnt_rising[13]~42 (
// Equation(s):
// \inst|global_cnt_rising[13]~42_combout  = (\inst|global_cnt_rising [13] & (!\inst|global_cnt_rising[12]~41 )) # (!\inst|global_cnt_rising [13] & ((\inst|global_cnt_rising[12]~41 ) # (GND)))
// \inst|global_cnt_rising[13]~43  = CARRY((!\inst|global_cnt_rising[12]~41 ) # (!\inst|global_cnt_rising [13]))

	.dataa(\inst|global_cnt_rising [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[12]~41 ),
	.combout(\inst|global_cnt_rising[13]~42_combout ),
	.cout(\inst|global_cnt_rising[13]~43 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[13]~42 .lut_mask = 16'h5A5F;
defparam \inst|global_cnt_rising[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneiii_lcell_comb \inst|global_cnt_rising[14]~44 (
// Equation(s):
// \inst|global_cnt_rising[14]~44_combout  = (\inst|global_cnt_rising [14] & (\inst|global_cnt_rising[13]~43  $ (GND))) # (!\inst|global_cnt_rising [14] & (!\inst|global_cnt_rising[13]~43  & VCC))
// \inst|global_cnt_rising[14]~45  = CARRY((\inst|global_cnt_rising [14] & !\inst|global_cnt_rising[13]~43 ))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|global_cnt_rising[13]~43 ),
	.combout(\inst|global_cnt_rising[14]~44_combout ),
	.cout(\inst|global_cnt_rising[14]~45 ));
// synopsys translate_off
defparam \inst|global_cnt_rising[14]~44 .lut_mask = 16'hC30C;
defparam \inst|global_cnt_rising[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N29
dffeas \inst|global_cnt_rising[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[14]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[14] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cycloneiii_lcell_comb \inst|global_cnt_rising[15]~46 (
// Equation(s):
// \inst|global_cnt_rising[15]~46_combout  = \inst|global_cnt_rising [15] $ (\inst|global_cnt_rising[14]~45 )

	.dataa(\inst|global_cnt_rising [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|global_cnt_rising[14]~45 ),
	.combout(\inst|global_cnt_rising[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|global_cnt_rising[15]~46 .lut_mask = 16'h5A5A;
defparam \inst|global_cnt_rising[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y28_N31
dffeas \inst|global_cnt_rising[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[15]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[15] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y28_N27
dffeas \inst|global_cnt_rising[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[13]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[13] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N2
cycloneiii_lcell_comb \inst6|Equal0~3 (
// Equation(s):
// \inst6|Equal0~3_combout  = (!\inst|global_cnt_rising [14] & (!\inst|global_cnt_rising [12] & (!\inst|global_cnt_rising [15] & !\inst|global_cnt_rising [13])))

	.dataa(\inst|global_cnt_rising [14]),
	.datab(\inst|global_cnt_rising [12]),
	.datac(\inst|global_cnt_rising [15]),
	.datad(\inst|global_cnt_rising [13]),
	.cin(gnd),
	.combout(\inst6|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~3 .lut_mask = 16'h0001;
defparam \inst6|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N28
cycloneiii_lcell_comb \inst6|Equal0~4 (
// Equation(s):
// \inst6|Equal0~4_combout  = (\inst6|Equal0~1_combout  & (\inst6|Equal0~2_combout  & (\inst6|Equal0~0_combout  & \inst6|Equal0~3_combout )))

	.dataa(\inst6|Equal0~1_combout ),
	.datab(\inst6|Equal0~2_combout ),
	.datac(\inst6|Equal0~0_combout ),
	.datad(\inst6|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst6|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Equal0~4 .lut_mask = 16'h8000;
defparam \inst6|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N25
dffeas \inst6|grid_sector_shadow[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2 [0]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[0] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N23
dffeas \inst2|dsp2fpga2_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[2]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N3
dffeas \inst2|dsp2fpga2[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2_reg [2]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N7
dffeas \inst6|grid_sector_shadow[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2 [2]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[2] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga2_reg[6]~feeder_combout  = \XD[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[6]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N13
dffeas \inst2|dsp2fpga2_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneiii_lcell_comb \inst2|dsp2fpga2[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[6]~feeder_combout  = \inst2|dsp2fpga2_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [6]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N25
dffeas \inst2|dsp2fpga2[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N28
cycloneiii_lcell_comb \inst6|grid_sector_shadow[6]~feeder (
// Equation(s):
// \inst6|grid_sector_shadow[6]~feeder_combout  = \inst2|dsp2fpga2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2 [6]),
	.cin(gnd),
	.combout(\inst6|grid_sector_shadow[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_sector_shadow[6]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_sector_shadow[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N29
dffeas \inst6|grid_sector_shadow[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_sector_shadow[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[6] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[4]~feeder (
// Equation(s):
// \inst2|dsp2fpga2_reg[4]~feeder_combout  = \XD[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[4]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N1
dffeas \inst2|dsp2fpga2_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneiii_lcell_comb \inst2|dsp2fpga2[4]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[4]~feeder_combout  = \inst2|dsp2fpga2_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [4]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N29
dffeas \inst2|dsp2fpga2[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N9
dffeas \inst6|grid_sector_shadow[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2 [4]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[4] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[7]~feeder (
// Equation(s):
// \inst2|dsp2fpga2_reg[7]~feeder_combout  = \XD[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[7]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N31
dffeas \inst2|dsp2fpga2_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N1
dffeas \inst2|dsp2fpga2[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2_reg [7]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N18
cycloneiii_lcell_comb \inst6|grid_sector_shadow[7]~feeder (
// Equation(s):
// \inst6|grid_sector_shadow[7]~feeder_combout  = \inst2|dsp2fpga2 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2 [7]),
	.cin(gnd),
	.combout(\inst6|grid_sector_shadow[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_sector_shadow[7]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_sector_shadow[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N19
dffeas \inst6|grid_sector_shadow[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_sector_shadow[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[7] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N8
cycloneiii_lcell_comb \inst5|Equal0~2 (
// Equation(s):
// \inst5|Equal0~2_combout  = (!\inst6|grid_sector_shadow [5] & (!\inst6|grid_sector_shadow [6] & (!\inst6|grid_sector_shadow [4] & !\inst6|grid_sector_shadow [7])))

	.dataa(\inst6|grid_sector_shadow [5]),
	.datab(\inst6|grid_sector_shadow [6]),
	.datac(\inst6|grid_sector_shadow [4]),
	.datad(\inst6|grid_sector_shadow [7]),
	.cin(gnd),
	.combout(\inst5|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~2 .lut_mask = 16'h0001;
defparam \inst5|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga2_reg[3]~feeder_combout  = \XD[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[3]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N19
dffeas \inst2|dsp2fpga2_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneiii_lcell_comb \inst2|dsp2fpga2[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[3]~feeder_combout  = \inst2|dsp2fpga2_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [3]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \inst2|dsp2fpga2[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N3
dffeas \inst6|grid_sector_shadow[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2 [3]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[3] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[10]~feeder (
// Equation(s):
// \inst2|dsp2fpga2_reg[10]~feeder_combout  = \XD[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[10]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N17
dffeas \inst2|dsp2fpga2_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
cycloneiii_lcell_comb \inst2|dsp2fpga2[10]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[10]~feeder_combout  = \inst2|dsp2fpga2_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [10]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[10]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N25
dffeas \inst2|dsp2fpga2[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N2
cycloneiii_lcell_comb \inst6|grid_sector_shadow[10]~feeder (
// Equation(s):
// \inst6|grid_sector_shadow[10]~feeder_combout  = \inst2|dsp2fpga2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2 [10]),
	.cin(gnd),
	.combout(\inst6|grid_sector_shadow[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_sector_shadow[10]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_sector_shadow[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N3
dffeas \inst6|grid_sector_shadow[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_sector_shadow[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[10] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[8]~feeder (
// Equation(s):
// \inst2|dsp2fpga2_reg[8]~feeder_combout  = \XD[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[8]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N5
dffeas \inst2|dsp2fpga2_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
cycloneiii_lcell_comb \inst2|dsp2fpga2[8]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[8]~feeder_combout  = \inst2|dsp2fpga2_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [8]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[8]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N5
dffeas \inst2|dsp2fpga2[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y30_N7
dffeas \inst6|grid_sector_shadow[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2 [8]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[8] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneiii_lcell_comb \inst2|dsp2fpga2_reg[11]~feeder (
// Equation(s):
// \inst2|dsp2fpga2_reg[11]~feeder_combout  = \XD[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[11]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N7
dffeas \inst2|dsp2fpga2_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneiii_lcell_comb \inst2|dsp2fpga2[11]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[11]~feeder_combout  = \inst2|dsp2fpga2_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [11]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N27
dffeas \inst2|dsp2fpga2[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
cycloneiii_lcell_comb \inst6|grid_sector_shadow[11]~feeder (
// Equation(s):
// \inst6|grid_sector_shadow[11]~feeder_combout  = \inst2|dsp2fpga2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2 [11]),
	.cin(gnd),
	.combout(\inst6|grid_sector_shadow[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_sector_shadow[11]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_sector_shadow[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y30_N1
dffeas \inst6|grid_sector_shadow[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_sector_shadow[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[11] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N6
cycloneiii_lcell_comb \inst5|Equal0~1 (
// Equation(s):
// \inst5|Equal0~1_combout  = (!\inst6|grid_sector_shadow [9] & (!\inst6|grid_sector_shadow [10] & (!\inst6|grid_sector_shadow [8] & !\inst6|grid_sector_shadow [11])))

	.dataa(\inst6|grid_sector_shadow [9]),
	.datab(\inst6|grid_sector_shadow [10]),
	.datac(\inst6|grid_sector_shadow [8]),
	.datad(\inst6|grid_sector_shadow [11]),
	.cin(gnd),
	.combout(\inst5|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~1 .lut_mask = 16'h0001;
defparam \inst5|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N2
cycloneiii_lcell_comb \inst5|Equal0~3 (
// Equation(s):
// \inst5|Equal0~3_combout  = (\inst5|Equal0~0_combout  & (\inst5|Equal0~2_combout  & (!\inst6|grid_sector_shadow [3] & \inst5|Equal0~1_combout )))

	.dataa(\inst5|Equal0~0_combout ),
	.datab(\inst5|Equal0~2_combout ),
	.datac(\inst6|grid_sector_shadow [3]),
	.datad(\inst5|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~3 .lut_mask = 16'h0800;
defparam \inst5|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N6
cycloneiii_lcell_comb \inst5|Equal0~4 (
// Equation(s):
// \inst5|Equal0~4_combout  = (!\inst6|grid_sector_shadow [1] & (\inst6|grid_sector_shadow [0] & (!\inst6|grid_sector_shadow [2] & \inst5|Equal0~3_combout )))

	.dataa(\inst6|grid_sector_shadow [1]),
	.datab(\inst6|grid_sector_shadow [0]),
	.datac(\inst6|grid_sector_shadow [2]),
	.datad(\inst5|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst5|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal0~4 .lut_mask = 16'h0400;
defparam \inst5|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N21
dffeas \inst2|dsp2fpga2_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[1]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga2_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2_reg[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneiii_lcell_comb \inst2|dsp2fpga2[1]~feeder (
// Equation(s):
// \inst2|dsp2fpga2[1]~feeder_combout  = \inst2|dsp2fpga2_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga2_reg [1]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga2[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \inst2|dsp2fpga2[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga2[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y30_N13
dffeas \inst6|grid_sector_shadow[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga2 [1]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_sector_shadow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_sector_shadow[1] .is_wysiwyg = "true";
defparam \inst6|grid_sector_shadow[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
cycloneiii_lcell_comb \inst5|Equal1~0 (
// Equation(s):
// \inst5|Equal1~0_combout  = (!\inst6|grid_sector_shadow [0] & (\inst6|grid_sector_shadow [1] & (!\inst6|grid_sector_shadow [2] & \inst5|Equal0~3_combout )))

	.dataa(\inst6|grid_sector_shadow [0]),
	.datab(\inst6|grid_sector_shadow [1]),
	.datac(\inst6|grid_sector_shadow [2]),
	.datad(\inst5|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst5|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal1~0 .lut_mask = 16'h0400;
defparam \inst5|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
cycloneiii_lcell_comb \inst2|dsp2fpga1_reg[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga1_reg[15]~feeder_combout  = \XD[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[15]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneiii_lcell_comb \inst2|dsp2fpga1_reg[15]~0 (
// Equation(s):
// \inst2|dsp2fpga1_reg[15]~0_combout  = (\inst2|xadd_reg [0] & (!\inst2|xadd_reg [1] & (!\XWE0~input_o  & \inst2|Equal1~0_combout )))

	.dataa(\inst2|xadd_reg [0]),
	.datab(\inst2|xadd_reg [1]),
	.datac(\XWE0~input_o ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[15]~0 .lut_mask = 16'h0200;
defparam \inst2|dsp2fpga1_reg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N19
dffeas \inst2|dsp2fpga1_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneiii_lcell_comb \inst2|dsp2fpga1[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[15]~feeder_combout  = \inst2|dsp2fpga1_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [15]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N11
dffeas \inst2|dsp2fpga1[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneiii_lcell_comb \inst6|grid_dm_shadow[15]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[15]~feeder_combout  = \inst2|dsp2fpga1 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [15]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[15]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N3
dffeas \inst6|grid_dm_shadow[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[15] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
cycloneiii_lcell_comb \inst2|dsp2fpga1_reg[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga1_reg[14]~feeder_combout  = \XD[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[14]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N25
dffeas \inst2|dsp2fpga1_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N16
cycloneiii_lcell_comb \inst2|dsp2fpga1[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[14]~feeder_combout  = \inst2|dsp2fpga1_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [14]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N17
dffeas \inst2|dsp2fpga1[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneiii_lcell_comb \inst6|grid_dm_shadow[14]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[14]~feeder_combout  = \inst2|dsp2fpga1 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [14]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[14]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N21
dffeas \inst6|grid_dm_shadow[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[14] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N13
dffeas \inst2|dsp2fpga1_reg[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[13]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
cycloneiii_lcell_comb \inst2|dsp2fpga1[13]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[13]~feeder_combout  = \inst2|dsp2fpga1_reg [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [13]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[13]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N29
dffeas \inst2|dsp2fpga1[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[13] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneiii_lcell_comb \inst6|grid_dm_shadow[13]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[13]~feeder_combout  = \inst2|dsp2fpga1 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [13]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[13]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N23
dffeas \inst6|grid_dm_shadow[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[13] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N19
dffeas \inst2|dsp2fpga1_reg[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[10]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneiii_lcell_comb \inst2|dsp2fpga1[10]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[10]~feeder_combout  = \inst2|dsp2fpga1_reg [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [10]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[10]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N7
dffeas \inst2|dsp2fpga1[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[10] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneiii_lcell_comb \inst6|grid_dm_shadow[10]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[10]~feeder_combout  = \inst2|dsp2fpga1 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [10]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[10]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N5
dffeas \inst6|grid_dm_shadow[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[10] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N28
cycloneiii_lcell_comb \inst2|dsp2fpga1_reg[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga1_reg[9]~feeder_combout  = \XD[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[9]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N29
dffeas \inst2|dsp2fpga1_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneiii_lcell_comb \inst2|dsp2fpga1[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[9]~feeder_combout  = \inst2|dsp2fpga1_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [9]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N23
dffeas \inst2|dsp2fpga1[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N11
dffeas \inst6|grid_dm_shadow[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga1 [9]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[9] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y26_N5
dffeas \inst2|dsp2fpga1_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[7]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneiii_lcell_comb \inst2|dsp2fpga1[7]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[7]~feeder_combout  = \inst2|dsp2fpga1_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [7]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N7
dffeas \inst2|dsp2fpga1[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
cycloneiii_lcell_comb \inst6|grid_dm_shadow[7]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[7]~feeder_combout  = \inst2|dsp2fpga1 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [7]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[7]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N3
dffeas \inst6|grid_dm_shadow[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[7] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y28_N13
dffeas \inst|global_cnt_rising[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[6]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[6] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y28_N11
dffeas \inst|global_cnt_rising[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst|global_cnt_rising[5]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|cnt[14]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|global_cnt_rising [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|global_cnt_rising[5] .is_wysiwyg = "true";
defparam \inst|global_cnt_rising[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
cycloneiii_lcell_comb \inst2|dsp2fpga1_reg[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga1_reg[3]~feeder_combout  = \XD[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[3]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N7
dffeas \inst2|dsp2fpga1_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N26
cycloneiii_lcell_comb \inst2|dsp2fpga1[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[3]~feeder_combout  = \inst2|dsp2fpga1_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [3]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N27
dffeas \inst2|dsp2fpga1[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
cycloneiii_lcell_comb \inst6|grid_dm_shadow[3]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[3]~feeder_combout  = \inst2|dsp2fpga1 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [3]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[3]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N29
dffeas \inst6|grid_dm_shadow[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[3] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y26_N3
dffeas \inst2|dsp2fpga1_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[1]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
cycloneiii_lcell_comb \inst2|dsp2fpga1[1]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[1]~feeder_combout  = \inst2|dsp2fpga1_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [1]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N21
dffeas \inst2|dsp2fpga1[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
cycloneiii_lcell_comb \inst6|grid_dm_shadow[1]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[1]~feeder_combout  = \inst2|dsp2fpga1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [1]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[1]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N5
dffeas \inst6|grid_dm_shadow[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[1] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N12
cycloneiii_lcell_comb \inst2|dsp2fpga1_reg[0]~feeder (
// Equation(s):
// \inst2|dsp2fpga1_reg[0]~feeder_combout  = \XD[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N13
dffeas \inst2|dsp2fpga1_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga1_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1_reg[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N14
cycloneiii_lcell_comb \inst2|dsp2fpga1[0]~feeder (
// Equation(s):
// \inst2|dsp2fpga1[0]~feeder_combout  = \inst2|dsp2fpga1_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1_reg [0]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga1[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y26_N15
dffeas \inst2|dsp2fpga1[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga1[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneiii_lcell_comb \inst6|grid_dm_shadow[0]~feeder (
// Equation(s):
// \inst6|grid_dm_shadow[0]~feeder_combout  = \inst2|dsp2fpga1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga1 [0]),
	.cin(gnd),
	.combout(\inst6|grid_dm_shadow[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_dm_shadow[0]~feeder .lut_mask = 16'hFF00;
defparam \inst6|grid_dm_shadow[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N31
dffeas \inst6|grid_dm_shadow[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_dm_shadow[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_dm_shadow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_dm_shadow[0] .is_wysiwyg = "true";
defparam \inst6|grid_dm_shadow[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneiii_lcell_comb \inst6|LessThan0~1 (
// Equation(s):
// \inst6|LessThan0~1_cout  = CARRY((!\inst|global_cnt_rising [0] & \inst6|grid_dm_shadow [0]))

	.dataa(\inst|global_cnt_rising [0]),
	.datab(\inst6|grid_dm_shadow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst6|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~1 .lut_mask = 16'h0044;
defparam \inst6|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneiii_lcell_comb \inst6|LessThan0~3 (
// Equation(s):
// \inst6|LessThan0~3_cout  = CARRY((\inst|global_cnt_rising [1] & ((!\inst6|LessThan0~1_cout ) # (!\inst6|grid_dm_shadow [1]))) # (!\inst|global_cnt_rising [1] & (!\inst6|grid_dm_shadow [1] & !\inst6|LessThan0~1_cout )))

	.dataa(\inst|global_cnt_rising [1]),
	.datab(\inst6|grid_dm_shadow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~1_cout ),
	.combout(),
	.cout(\inst6|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst6|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneiii_lcell_comb \inst6|LessThan0~5 (
// Equation(s):
// \inst6|LessThan0~5_cout  = CARRY((\inst6|grid_dm_shadow [2] & ((!\inst6|LessThan0~3_cout ) # (!\inst|global_cnt_rising [2]))) # (!\inst6|grid_dm_shadow [2] & (!\inst|global_cnt_rising [2] & !\inst6|LessThan0~3_cout )))

	.dataa(\inst6|grid_dm_shadow [2]),
	.datab(\inst|global_cnt_rising [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~3_cout ),
	.combout(),
	.cout(\inst6|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~5 .lut_mask = 16'h002B;
defparam \inst6|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
cycloneiii_lcell_comb \inst6|LessThan0~7 (
// Equation(s):
// \inst6|LessThan0~7_cout  = CARRY((\inst|global_cnt_rising [3] & ((!\inst6|LessThan0~5_cout ) # (!\inst6|grid_dm_shadow [3]))) # (!\inst|global_cnt_rising [3] & (!\inst6|grid_dm_shadow [3] & !\inst6|LessThan0~5_cout )))

	.dataa(\inst|global_cnt_rising [3]),
	.datab(\inst6|grid_dm_shadow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~5_cout ),
	.combout(),
	.cout(\inst6|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~7 .lut_mask = 16'h002B;
defparam \inst6|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneiii_lcell_comb \inst6|LessThan0~9 (
// Equation(s):
// \inst6|LessThan0~9_cout  = CARRY((\inst6|grid_dm_shadow [4] & ((!\inst6|LessThan0~7_cout ) # (!\inst|global_cnt_rising [4]))) # (!\inst6|grid_dm_shadow [4] & (!\inst|global_cnt_rising [4] & !\inst6|LessThan0~7_cout )))

	.dataa(\inst6|grid_dm_shadow [4]),
	.datab(\inst|global_cnt_rising [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~7_cout ),
	.combout(),
	.cout(\inst6|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst6|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
cycloneiii_lcell_comb \inst6|LessThan0~11 (
// Equation(s):
// \inst6|LessThan0~11_cout  = CARRY((\inst6|grid_dm_shadow [5] & (\inst|global_cnt_rising [5] & !\inst6|LessThan0~9_cout )) # (!\inst6|grid_dm_shadow [5] & ((\inst|global_cnt_rising [5]) # (!\inst6|LessThan0~9_cout ))))

	.dataa(\inst6|grid_dm_shadow [5]),
	.datab(\inst|global_cnt_rising [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~9_cout ),
	.combout(),
	.cout(\inst6|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst6|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneiii_lcell_comb \inst6|LessThan0~13 (
// Equation(s):
// \inst6|LessThan0~13_cout  = CARRY((\inst6|grid_dm_shadow [6] & ((!\inst6|LessThan0~11_cout ) # (!\inst|global_cnt_rising [6]))) # (!\inst6|grid_dm_shadow [6] & (!\inst|global_cnt_rising [6] & !\inst6|LessThan0~11_cout )))

	.dataa(\inst6|grid_dm_shadow [6]),
	.datab(\inst|global_cnt_rising [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~11_cout ),
	.combout(),
	.cout(\inst6|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst6|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
cycloneiii_lcell_comb \inst6|LessThan0~15 (
// Equation(s):
// \inst6|LessThan0~15_cout  = CARRY((\inst|global_cnt_rising [7] & ((!\inst6|LessThan0~13_cout ) # (!\inst6|grid_dm_shadow [7]))) # (!\inst|global_cnt_rising [7] & (!\inst6|grid_dm_shadow [7] & !\inst6|LessThan0~13_cout )))

	.dataa(\inst|global_cnt_rising [7]),
	.datab(\inst6|grid_dm_shadow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~13_cout ),
	.combout(),
	.cout(\inst6|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~15 .lut_mask = 16'h002B;
defparam \inst6|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneiii_lcell_comb \inst6|LessThan0~17 (
// Equation(s):
// \inst6|LessThan0~17_cout  = CARRY((\inst6|grid_dm_shadow [8] & ((!\inst6|LessThan0~15_cout ) # (!\inst|global_cnt_rising [8]))) # (!\inst6|grid_dm_shadow [8] & (!\inst|global_cnt_rising [8] & !\inst6|LessThan0~15_cout )))

	.dataa(\inst6|grid_dm_shadow [8]),
	.datab(\inst|global_cnt_rising [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~15_cout ),
	.combout(),
	.cout(\inst6|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~17 .lut_mask = 16'h002B;
defparam \inst6|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneiii_lcell_comb \inst6|LessThan0~19 (
// Equation(s):
// \inst6|LessThan0~19_cout  = CARRY((\inst|global_cnt_rising [9] & ((!\inst6|LessThan0~17_cout ) # (!\inst6|grid_dm_shadow [9]))) # (!\inst|global_cnt_rising [9] & (!\inst6|grid_dm_shadow [9] & !\inst6|LessThan0~17_cout )))

	.dataa(\inst|global_cnt_rising [9]),
	.datab(\inst6|grid_dm_shadow [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~17_cout ),
	.combout(),
	.cout(\inst6|LessThan0~19_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~19 .lut_mask = 16'h002B;
defparam \inst6|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
cycloneiii_lcell_comb \inst6|LessThan0~21 (
// Equation(s):
// \inst6|LessThan0~21_cout  = CARRY((\inst|global_cnt_rising [10] & (\inst6|grid_dm_shadow [10] & !\inst6|LessThan0~19_cout )) # (!\inst|global_cnt_rising [10] & ((\inst6|grid_dm_shadow [10]) # (!\inst6|LessThan0~19_cout ))))

	.dataa(\inst|global_cnt_rising [10]),
	.datab(\inst6|grid_dm_shadow [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~19_cout ),
	.combout(),
	.cout(\inst6|LessThan0~21_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~21 .lut_mask = 16'h004D;
defparam \inst6|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneiii_lcell_comb \inst6|LessThan0~23 (
// Equation(s):
// \inst6|LessThan0~23_cout  = CARRY((\inst6|grid_dm_shadow [11] & (\inst|global_cnt_rising [11] & !\inst6|LessThan0~21_cout )) # (!\inst6|grid_dm_shadow [11] & ((\inst|global_cnt_rising [11]) # (!\inst6|LessThan0~21_cout ))))

	.dataa(\inst6|grid_dm_shadow [11]),
	.datab(\inst|global_cnt_rising [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~21_cout ),
	.combout(),
	.cout(\inst6|LessThan0~23_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~23 .lut_mask = 16'h004D;
defparam \inst6|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneiii_lcell_comb \inst6|LessThan0~25 (
// Equation(s):
// \inst6|LessThan0~25_cout  = CARRY((\inst6|grid_dm_shadow [12] & ((!\inst6|LessThan0~23_cout ) # (!\inst|global_cnt_rising [12]))) # (!\inst6|grid_dm_shadow [12] & (!\inst|global_cnt_rising [12] & !\inst6|LessThan0~23_cout )))

	.dataa(\inst6|grid_dm_shadow [12]),
	.datab(\inst|global_cnt_rising [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~23_cout ),
	.combout(),
	.cout(\inst6|LessThan0~25_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~25 .lut_mask = 16'h002B;
defparam \inst6|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneiii_lcell_comb \inst6|LessThan0~27 (
// Equation(s):
// \inst6|LessThan0~27_cout  = CARRY((\inst|global_cnt_rising [13] & ((!\inst6|LessThan0~25_cout ) # (!\inst6|grid_dm_shadow [13]))) # (!\inst|global_cnt_rising [13] & (!\inst6|grid_dm_shadow [13] & !\inst6|LessThan0~25_cout )))

	.dataa(\inst|global_cnt_rising [13]),
	.datab(\inst6|grid_dm_shadow [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~25_cout ),
	.combout(),
	.cout(\inst6|LessThan0~27_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~27 .lut_mask = 16'h002B;
defparam \inst6|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneiii_lcell_comb \inst6|LessThan0~29 (
// Equation(s):
// \inst6|LessThan0~29_cout  = CARRY((\inst|global_cnt_rising [14] & (\inst6|grid_dm_shadow [14] & !\inst6|LessThan0~27_cout )) # (!\inst|global_cnt_rising [14] & ((\inst6|grid_dm_shadow [14]) # (!\inst6|LessThan0~27_cout ))))

	.dataa(\inst|global_cnt_rising [14]),
	.datab(\inst6|grid_dm_shadow [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~27_cout ),
	.combout(),
	.cout(\inst6|LessThan0~29_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~29 .lut_mask = 16'h004D;
defparam \inst6|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneiii_lcell_comb \inst6|LessThan0~30 (
// Equation(s):
// \inst6|LessThan0~30_combout  = (\inst|global_cnt_rising [15] & (\inst6|LessThan0~29_cout  & \inst6|grid_dm_shadow [15])) # (!\inst|global_cnt_rising [15] & ((\inst6|LessThan0~29_cout ) # (\inst6|grid_dm_shadow [15])))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [15]),
	.datac(gnd),
	.datad(\inst6|grid_dm_shadow [15]),
	.cin(\inst6|LessThan0~29_cout ),
	.combout(\inst6|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan0~30 .lut_mask = 16'hF330;
defparam \inst6|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
cycloneiii_lcell_comb \inst6|grid_judge~0 (
// Equation(s):
// \inst6|grid_judge~0_combout  = !\inst6|LessThan0~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst6|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\inst6|grid_judge~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|grid_judge~0 .lut_mask = 16'h00FF;
defparam \inst6|grid_judge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N1
dffeas \inst6|grid_judge (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst6|grid_judge~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|grid_judge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|grid_judge .is_wysiwyg = "true";
defparam \inst6|grid_judge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneiii_lcell_comb \inst5|Sap~0 (
// Equation(s):
// \inst5|Sap~0_combout  = (\inst5|Equal0~4_combout ) # ((\inst6|grid_judge~q  & (\inst5|Equal2~0_combout )) # (!\inst6|grid_judge~q  & ((\inst5|Equal1~0_combout ))))

	.dataa(\inst5|Equal2~0_combout ),
	.datab(\inst5|Equal0~4_combout ),
	.datac(\inst5|Equal1~0_combout ),
	.datad(\inst6|grid_judge~q ),
	.cin(gnd),
	.combout(\inst5|Sap~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Sap~0 .lut_mask = 16'hEEFC;
defparam \inst5|Sap~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N8
cycloneiii_io_ibuf \SD~input (
	.i(SD),
	.ibar(gnd),
	.o(\SD~input_o ));
// synopsys translate_off
defparam \SD~input .bus_hold = "false";
defparam \SD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y29_N17
dffeas \inst5|Sap (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|Sap~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SD~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Sap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Sap .is_wysiwyg = "true";
defparam \inst5|Sap .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneiii_lcell_comb \inst8|CE~feeder (
// Equation(s):
// \inst8|CE~feeder_combout  = \inst5|Sap~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|Sap~q ),
	.cin(gnd),
	.combout(\inst8|CE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|CE~feeder .lut_mask = 16'hFF00;
defparam \inst8|CE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N23
dffeas \inst8|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CE~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CE .is_wysiwyg = "true";
defparam \inst8|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y28_N15
dffeas \inst8|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[1] .is_wysiwyg = "true";
defparam \inst8|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneiii_lcell_comb \inst8|CNT[2]~24 (
// Equation(s):
// \inst8|CNT[2]~24_combout  = (\inst8|CNT [2] & (\inst8|CNT[1]~23  $ (GND))) # (!\inst8|CNT [2] & (!\inst8|CNT[1]~23  & VCC))
// \inst8|CNT[2]~25  = CARRY((\inst8|CNT [2] & !\inst8|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst8|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[1]~23 ),
	.combout(\inst8|CNT[2]~24_combout ),
	.cout(\inst8|CNT[2]~25 ));
// synopsys translate_off
defparam \inst8|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst8|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y28_N17
dffeas \inst8|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[2] .is_wysiwyg = "true";
defparam \inst8|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneiii_lcell_comb \inst8|CNT[3]~26 (
// Equation(s):
// \inst8|CNT[3]~26_combout  = (\inst8|CNT [3] & (!\inst8|CNT[2]~25 )) # (!\inst8|CNT [3] & ((\inst8|CNT[2]~25 ) # (GND)))
// \inst8|CNT[3]~27  = CARRY((!\inst8|CNT[2]~25 ) # (!\inst8|CNT [3]))

	.dataa(gnd),
	.datab(\inst8|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[2]~25 ),
	.combout(\inst8|CNT[3]~26_combout ),
	.cout(\inst8|CNT[3]~27 ));
// synopsys translate_off
defparam \inst8|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst8|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y28_N19
dffeas \inst8|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[3] .is_wysiwyg = "true";
defparam \inst8|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneiii_lcell_comb \inst8|CNT[4]~28 (
// Equation(s):
// \inst8|CNT[4]~28_combout  = (\inst8|CNT [4] & (\inst8|CNT[3]~27  $ (GND))) # (!\inst8|CNT [4] & (!\inst8|CNT[3]~27  & VCC))
// \inst8|CNT[4]~29  = CARRY((\inst8|CNT [4] & !\inst8|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst8|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[3]~27 ),
	.combout(\inst8|CNT[4]~28_combout ),
	.cout(\inst8|CNT[4]~29 ));
// synopsys translate_off
defparam \inst8|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst8|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y28_N21
dffeas \inst8|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[4] .is_wysiwyg = "true";
defparam \inst8|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneiii_lcell_comb \inst8|CNT[6]~32 (
// Equation(s):
// \inst8|CNT[6]~32_combout  = (\inst8|CNT [6] & (\inst8|CNT[5]~31  $ (GND))) # (!\inst8|CNT [6] & (!\inst8|CNT[5]~31  & VCC))
// \inst8|CNT[6]~33  = CARRY((\inst8|CNT [6] & !\inst8|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst8|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[5]~31 ),
	.combout(\inst8|CNT[6]~32_combout ),
	.cout(\inst8|CNT[6]~33 ));
// synopsys translate_off
defparam \inst8|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst8|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y28_N25
dffeas \inst8|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[6] .is_wysiwyg = "true";
defparam \inst8|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneiii_lcell_comb \inst8|CNT[8]~36 (
// Equation(s):
// \inst8|CNT[8]~36_combout  = (\inst8|CNT [8] & (\inst8|CNT[7]~35  $ (GND))) # (!\inst8|CNT [8] & (!\inst8|CNT[7]~35  & VCC))
// \inst8|CNT[8]~37  = CARRY((\inst8|CNT [8] & !\inst8|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst8|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[7]~35 ),
	.combout(\inst8|CNT[8]~36_combout ),
	.cout(\inst8|CNT[8]~37 ));
// synopsys translate_off
defparam \inst8|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst8|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y28_N29
dffeas \inst8|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[8] .is_wysiwyg = "true";
defparam \inst8|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneiii_lcell_comb \inst8|CNT[10]~40 (
// Equation(s):
// \inst8|CNT[10]~40_combout  = (\inst8|CNT [10] & (\inst8|CNT[9]~39  $ (GND))) # (!\inst8|CNT [10] & (!\inst8|CNT[9]~39  & VCC))
// \inst8|CNT[10]~41  = CARRY((\inst8|CNT [10] & !\inst8|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst8|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[9]~39 ),
	.combout(\inst8|CNT[10]~40_combout ),
	.cout(\inst8|CNT[10]~41 ));
// synopsys translate_off
defparam \inst8|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst8|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N1
dffeas \inst8|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[10] .is_wysiwyg = "true";
defparam \inst8|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneiii_lcell_comb \inst8|CNT[11]~42 (
// Equation(s):
// \inst8|CNT[11]~42_combout  = (\inst8|CNT [11] & (!\inst8|CNT[10]~41 )) # (!\inst8|CNT [11] & ((\inst8|CNT[10]~41 ) # (GND)))
// \inst8|CNT[11]~43  = CARRY((!\inst8|CNT[10]~41 ) # (!\inst8|CNT [11]))

	.dataa(gnd),
	.datab(\inst8|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[10]~41 ),
	.combout(\inst8|CNT[11]~42_combout ),
	.cout(\inst8|CNT[11]~43 ));
// synopsys translate_off
defparam \inst8|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst8|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N3
dffeas \inst8|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[11] .is_wysiwyg = "true";
defparam \inst8|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneiii_lcell_comb \inst8|CNT[12]~44 (
// Equation(s):
// \inst8|CNT[12]~44_combout  = (\inst8|CNT [12] & (\inst8|CNT[11]~43  $ (GND))) # (!\inst8|CNT [12] & (!\inst8|CNT[11]~43  & VCC))
// \inst8|CNT[12]~45  = CARRY((\inst8|CNT [12] & !\inst8|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst8|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[11]~43 ),
	.combout(\inst8|CNT[12]~44_combout ),
	.cout(\inst8|CNT[12]~45 ));
// synopsys translate_off
defparam \inst8|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst8|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N5
dffeas \inst8|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[12] .is_wysiwyg = "true";
defparam \inst8|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneiii_lcell_comb \inst8|CNT[14]~48 (
// Equation(s):
// \inst8|CNT[14]~48_combout  = (\inst8|CNT [14] & (\inst8|CNT[13]~47  $ (GND))) # (!\inst8|CNT [14] & (!\inst8|CNT[13]~47  & VCC))
// \inst8|CNT[14]~49  = CARRY((\inst8|CNT [14] & !\inst8|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst8|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[13]~47 ),
	.combout(\inst8|CNT[14]~48_combout ),
	.cout(\inst8|CNT[14]~49 ));
// synopsys translate_off
defparam \inst8|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst8|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N9
dffeas \inst8|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[14] .is_wysiwyg = "true";
defparam \inst8|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneiii_lcell_comb \inst8|CNT[15]~50 (
// Equation(s):
// \inst8|CNT[15]~50_combout  = (\inst8|CNT [15] & (!\inst8|CNT[14]~49 )) # (!\inst8|CNT [15] & ((\inst8|CNT[14]~49 ) # (GND)))
// \inst8|CNT[15]~51  = CARRY((!\inst8|CNT[14]~49 ) # (!\inst8|CNT [15]))

	.dataa(\inst8|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[14]~49 ),
	.combout(\inst8|CNT[15]~50_combout ),
	.cout(\inst8|CNT[15]~51 ));
// synopsys translate_off
defparam \inst8|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst8|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneiii_lcell_comb \inst8|CNT[16]~52 (
// Equation(s):
// \inst8|CNT[16]~52_combout  = (\inst8|CNT [16] & (\inst8|CNT[15]~51  $ (GND))) # (!\inst8|CNT [16] & (!\inst8|CNT[15]~51  & VCC))
// \inst8|CNT[16]~53  = CARRY((\inst8|CNT [16] & !\inst8|CNT[15]~51 ))

	.dataa(\inst8|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[15]~51 ),
	.combout(\inst8|CNT[16]~52_combout ),
	.cout(\inst8|CNT[16]~53 ));
// synopsys translate_off
defparam \inst8|CNT[16]~52 .lut_mask = 16'hA50A;
defparam \inst8|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneiii_lcell_comb \inst8|CNT[17]~54 (
// Equation(s):
// \inst8|CNT[17]~54_combout  = (\inst8|CNT [17] & (!\inst8|CNT[16]~53 )) # (!\inst8|CNT [17] & ((\inst8|CNT[16]~53 ) # (GND)))
// \inst8|CNT[17]~55  = CARRY((!\inst8|CNT[16]~53 ) # (!\inst8|CNT [17]))

	.dataa(gnd),
	.datab(\inst8|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[16]~53 ),
	.combout(\inst8|CNT[17]~54_combout ),
	.cout(\inst8|CNT[17]~55 ));
// synopsys translate_off
defparam \inst8|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst8|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N15
dffeas \inst8|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[17] .is_wysiwyg = "true";
defparam \inst8|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneiii_lcell_comb \inst8|CNT[18]~56 (
// Equation(s):
// \inst8|CNT[18]~56_combout  = (\inst8|CNT [18] & (\inst8|CNT[17]~55  $ (GND))) # (!\inst8|CNT [18] & (!\inst8|CNT[17]~55  & VCC))
// \inst8|CNT[18]~57  = CARRY((\inst8|CNT [18] & !\inst8|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst8|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|CNT[17]~55 ),
	.combout(\inst8|CNT[18]~56_combout ),
	.cout(\inst8|CNT[18]~57 ));
// synopsys translate_off
defparam \inst8|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst8|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N17
dffeas \inst8|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[18] .is_wysiwyg = "true";
defparam \inst8|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneiii_lcell_comb \inst8|CNT[19]~58 (
// Equation(s):
// \inst8|CNT[19]~58_combout  = \inst8|CNT[18]~57  $ (\inst8|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst8|CNT [19]),
	.cin(\inst8|CNT[18]~57 ),
	.combout(\inst8|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst8|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N19
dffeas \inst8|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[19] .is_wysiwyg = "true";
defparam \inst8|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneiii_lcell_comb \inst8|LessThan0~5 (
// Equation(s):
// \inst8|LessThan0~5_combout  = (\inst8|CNT [18]) # ((\inst8|CNT [17]) # (\inst8|CNT [19]))

	.dataa(gnd),
	.datab(\inst8|CNT [18]),
	.datac(\inst8|CNT [17]),
	.datad(\inst8|CNT [19]),
	.cin(gnd),
	.combout(\inst8|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst8|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N11
dffeas \inst8|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[15] .is_wysiwyg = "true";
defparam \inst8|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \inst8|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst8|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CNT[16] .is_wysiwyg = "true";
defparam \inst8|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneiii_lcell_comb \inst8|LessThan0~4 (
// Equation(s):
// \inst8|LessThan0~4_combout  = (\inst8|CNT [13]) # ((\inst8|CNT [15]) # ((\inst8|CNT [14]) # (\inst8|CNT [16])))

	.dataa(\inst8|CNT [13]),
	.datab(\inst8|CNT [15]),
	.datac(\inst8|CNT [14]),
	.datad(\inst8|CNT [16]),
	.cin(gnd),
	.combout(\inst8|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst8|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneiii_lcell_comb \inst8|LessThan0~3 (
// Equation(s):
// \inst8|LessThan0~3_combout  = (\inst8|CNT [9]) # ((\inst8|CNT [11]) # ((\inst8|CNT [12]) # (\inst8|CNT [10])))

	.dataa(\inst8|CNT [9]),
	.datab(\inst8|CNT [11]),
	.datac(\inst8|CNT [12]),
	.datad(\inst8|CNT [10]),
	.cin(gnd),
	.combout(\inst8|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \inst8|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneiii_lcell_comb \inst8|LessThan0~6 (
// Equation(s):
// \inst8|LessThan0~6_combout  = (\inst8|LessThan0~2_combout ) # ((\inst8|LessThan0~5_combout ) # ((\inst8|LessThan0~4_combout ) # (\inst8|LessThan0~3_combout )))

	.dataa(\inst8|LessThan0~2_combout ),
	.datab(\inst8|LessThan0~5_combout ),
	.datac(\inst8|LessThan0~4_combout ),
	.datad(\inst8|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst8|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \inst8|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N21
dffeas \inst8|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst8|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|CMP .is_wysiwyg = "true";
defparam \inst8|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneiii_lcell_comb \inst8|PWMOUT (
// Equation(s):
// \inst8|PWMOUT~combout  = (\inst8|CMP~q  & \inst5|Sap~q )

	.dataa(gnd),
	.datab(\inst8|CMP~q ),
	.datac(gnd),
	.datad(\inst5|Sap~q ),
	.cin(gnd),
	.combout(\inst8|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|PWMOUT .lut_mask = 16'hCC00;
defparam \inst8|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cycloneiii_lcell_comb \inst10|CNT[1]~22 (
// Equation(s):
// \inst10|CNT[1]~22_combout  = (\inst10|CNT [1] & (!\inst10|CNT[0]~21 )) # (!\inst10|CNT [1] & ((\inst10|CNT[0]~21 ) # (GND)))
// \inst10|CNT[1]~23  = CARRY((!\inst10|CNT[0]~21 ) # (!\inst10|CNT [1]))

	.dataa(gnd),
	.datab(\inst10|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[0]~21 ),
	.combout(\inst10|CNT[1]~22_combout ),
	.cout(\inst10|CNT[1]~23 ));
// synopsys translate_off
defparam \inst10|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst10|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
cycloneiii_lcell_comb \inst5|Equal5~0 (
// Equation(s):
// \inst5|Equal5~0_combout  = (\inst6|grid_sector_shadow [0] & (\inst6|grid_sector_shadow [1] & (!\inst6|grid_sector_shadow [2] & \inst5|Equal0~3_combout )))

	.dataa(\inst6|grid_sector_shadow [0]),
	.datab(\inst6|grid_sector_shadow [1]),
	.datac(\inst6|grid_sector_shadow [2]),
	.datad(\inst5|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst5|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal5~0 .lut_mask = 16'h0800;
defparam \inst5|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
cycloneiii_lcell_comb \inst5|Equal3~0 (
// Equation(s):
// \inst5|Equal3~0_combout  = (!\inst6|grid_sector_shadow [1] & (\inst5|Equal0~3_combout  & (!\inst6|grid_sector_shadow [0] & \inst6|grid_sector_shadow [2])))

	.dataa(\inst6|grid_sector_shadow [1]),
	.datab(\inst5|Equal0~3_combout ),
	.datac(\inst6|grid_sector_shadow [0]),
	.datad(\inst6|grid_sector_shadow [2]),
	.cin(gnd),
	.combout(\inst5|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal3~0 .lut_mask = 16'h0400;
defparam \inst5|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
cycloneiii_lcell_comb \inst5|Sbp~0 (
// Equation(s):
// \inst5|Sbp~0_combout  = (\inst5|Equal5~0_combout ) # ((\inst6|grid_judge~q  & (\inst5|Equal1~0_combout )) # (!\inst6|grid_judge~q  & ((\inst5|Equal3~0_combout ))))

	.dataa(\inst6|grid_judge~q ),
	.datab(\inst5|Equal5~0_combout ),
	.datac(\inst5|Equal1~0_combout ),
	.datad(\inst5|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Sbp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Sbp~0 .lut_mask = 16'hFDEC;
defparam \inst5|Sbp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N19
dffeas \inst5|Sbp (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|Sbp~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SD~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Sbp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Sbp .is_wysiwyg = "true";
defparam \inst5|Sbp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cycloneiii_lcell_comb \inst10|CE~feeder (
// Equation(s):
// \inst10|CE~feeder_combout  = \inst5|Sbp~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|Sbp~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|CE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|CE~feeder .lut_mask = 16'hF0F0;
defparam \inst10|CE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N23
dffeas \inst10|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CE~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CE .is_wysiwyg = "true";
defparam \inst10|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y28_N15
dffeas \inst10|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[1] .is_wysiwyg = "true";
defparam \inst10|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cycloneiii_lcell_comb \inst10|CNT[2]~24 (
// Equation(s):
// \inst10|CNT[2]~24_combout  = (\inst10|CNT [2] & (\inst10|CNT[1]~23  $ (GND))) # (!\inst10|CNT [2] & (!\inst10|CNT[1]~23  & VCC))
// \inst10|CNT[2]~25  = CARRY((\inst10|CNT [2] & !\inst10|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst10|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[1]~23 ),
	.combout(\inst10|CNT[2]~24_combout ),
	.cout(\inst10|CNT[2]~25 ));
// synopsys translate_off
defparam \inst10|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst10|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y28_N17
dffeas \inst10|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[2] .is_wysiwyg = "true";
defparam \inst10|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cycloneiii_lcell_comb \inst10|CNT[3]~26 (
// Equation(s):
// \inst10|CNT[3]~26_combout  = (\inst10|CNT [3] & (!\inst10|CNT[2]~25 )) # (!\inst10|CNT [3] & ((\inst10|CNT[2]~25 ) # (GND)))
// \inst10|CNT[3]~27  = CARRY((!\inst10|CNT[2]~25 ) # (!\inst10|CNT [3]))

	.dataa(gnd),
	.datab(\inst10|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[2]~25 ),
	.combout(\inst10|CNT[3]~26_combout ),
	.cout(\inst10|CNT[3]~27 ));
// synopsys translate_off
defparam \inst10|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst10|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y28_N19
dffeas \inst10|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[3] .is_wysiwyg = "true";
defparam \inst10|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cycloneiii_lcell_comb \inst10|CNT[4]~28 (
// Equation(s):
// \inst10|CNT[4]~28_combout  = (\inst10|CNT [4] & (\inst10|CNT[3]~27  $ (GND))) # (!\inst10|CNT [4] & (!\inst10|CNT[3]~27  & VCC))
// \inst10|CNT[4]~29  = CARRY((\inst10|CNT [4] & !\inst10|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst10|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[3]~27 ),
	.combout(\inst10|CNT[4]~28_combout ),
	.cout(\inst10|CNT[4]~29 ));
// synopsys translate_off
defparam \inst10|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst10|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y28_N21
dffeas \inst10|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[4] .is_wysiwyg = "true";
defparam \inst10|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cycloneiii_lcell_comb \inst10|CNT[6]~32 (
// Equation(s):
// \inst10|CNT[6]~32_combout  = (\inst10|CNT [6] & (\inst10|CNT[5]~31  $ (GND))) # (!\inst10|CNT [6] & (!\inst10|CNT[5]~31  & VCC))
// \inst10|CNT[6]~33  = CARRY((\inst10|CNT [6] & !\inst10|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst10|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[5]~31 ),
	.combout(\inst10|CNT[6]~32_combout ),
	.cout(\inst10|CNT[6]~33 ));
// synopsys translate_off
defparam \inst10|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst10|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \inst10|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[6] .is_wysiwyg = "true";
defparam \inst10|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cycloneiii_lcell_comb \inst10|CNT[8]~36 (
// Equation(s):
// \inst10|CNT[8]~36_combout  = (\inst10|CNT [8] & (\inst10|CNT[7]~35  $ (GND))) # (!\inst10|CNT [8] & (!\inst10|CNT[7]~35  & VCC))
// \inst10|CNT[8]~37  = CARRY((\inst10|CNT [8] & !\inst10|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst10|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[7]~35 ),
	.combout(\inst10|CNT[8]~36_combout ),
	.cout(\inst10|CNT[8]~37 ));
// synopsys translate_off
defparam \inst10|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst10|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y28_N29
dffeas \inst10|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[8] .is_wysiwyg = "true";
defparam \inst10|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cycloneiii_lcell_comb \inst10|CNT[10]~40 (
// Equation(s):
// \inst10|CNT[10]~40_combout  = (\inst10|CNT [10] & (\inst10|CNT[9]~39  $ (GND))) # (!\inst10|CNT [10] & (!\inst10|CNT[9]~39  & VCC))
// \inst10|CNT[10]~41  = CARRY((\inst10|CNT [10] & !\inst10|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst10|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[9]~39 ),
	.combout(\inst10|CNT[10]~40_combout ),
	.cout(\inst10|CNT[10]~41 ));
// synopsys translate_off
defparam \inst10|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst10|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y27_N1
dffeas \inst10|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[10] .is_wysiwyg = "true";
defparam \inst10|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cycloneiii_lcell_comb \inst10|CNT[11]~42 (
// Equation(s):
// \inst10|CNT[11]~42_combout  = (\inst10|CNT [11] & (!\inst10|CNT[10]~41 )) # (!\inst10|CNT [11] & ((\inst10|CNT[10]~41 ) # (GND)))
// \inst10|CNT[11]~43  = CARRY((!\inst10|CNT[10]~41 ) # (!\inst10|CNT [11]))

	.dataa(gnd),
	.datab(\inst10|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[10]~41 ),
	.combout(\inst10|CNT[11]~42_combout ),
	.cout(\inst10|CNT[11]~43 ));
// synopsys translate_off
defparam \inst10|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst10|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y27_N3
dffeas \inst10|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[11] .is_wysiwyg = "true";
defparam \inst10|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneiii_lcell_comb \inst10|CNT[12]~44 (
// Equation(s):
// \inst10|CNT[12]~44_combout  = (\inst10|CNT [12] & (\inst10|CNT[11]~43  $ (GND))) # (!\inst10|CNT [12] & (!\inst10|CNT[11]~43  & VCC))
// \inst10|CNT[12]~45  = CARRY((\inst10|CNT [12] & !\inst10|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst10|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[11]~43 ),
	.combout(\inst10|CNT[12]~44_combout ),
	.cout(\inst10|CNT[12]~45 ));
// synopsys translate_off
defparam \inst10|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst10|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y27_N5
dffeas \inst10|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[12] .is_wysiwyg = "true";
defparam \inst10|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cycloneiii_lcell_comb \inst10|LessThan0~3 (
// Equation(s):
// \inst10|LessThan0~3_combout  = (\inst10|CNT [9]) # ((\inst10|CNT [10]) # ((\inst10|CNT [12]) # (\inst10|CNT [11])))

	.dataa(\inst10|CNT [9]),
	.datab(\inst10|CNT [10]),
	.datac(\inst10|CNT [12]),
	.datad(\inst10|CNT [11]),
	.cin(gnd),
	.combout(\inst10|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \inst10|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cycloneiii_lcell_comb \inst10|CNT[13]~46 (
// Equation(s):
// \inst10|CNT[13]~46_combout  = (\inst10|CNT [13] & (!\inst10|CNT[12]~45 )) # (!\inst10|CNT [13] & ((\inst10|CNT[12]~45 ) # (GND)))
// \inst10|CNT[13]~47  = CARRY((!\inst10|CNT[12]~45 ) # (!\inst10|CNT [13]))

	.dataa(\inst10|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[12]~45 ),
	.combout(\inst10|CNT[13]~46_combout ),
	.cout(\inst10|CNT[13]~47 ));
// synopsys translate_off
defparam \inst10|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst10|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneiii_lcell_comb \inst10|CNT[14]~48 (
// Equation(s):
// \inst10|CNT[14]~48_combout  = (\inst10|CNT [14] & (\inst10|CNT[13]~47  $ (GND))) # (!\inst10|CNT [14] & (!\inst10|CNT[13]~47  & VCC))
// \inst10|CNT[14]~49  = CARRY((\inst10|CNT [14] & !\inst10|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst10|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[13]~47 ),
	.combout(\inst10|CNT[14]~48_combout ),
	.cout(\inst10|CNT[14]~49 ));
// synopsys translate_off
defparam \inst10|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst10|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y27_N9
dffeas \inst10|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[14] .is_wysiwyg = "true";
defparam \inst10|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cycloneiii_lcell_comb \inst10|CNT[15]~50 (
// Equation(s):
// \inst10|CNT[15]~50_combout  = (\inst10|CNT [15] & (!\inst10|CNT[14]~49 )) # (!\inst10|CNT [15] & ((\inst10|CNT[14]~49 ) # (GND)))
// \inst10|CNT[15]~51  = CARRY((!\inst10|CNT[14]~49 ) # (!\inst10|CNT [15]))

	.dataa(\inst10|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[14]~49 ),
	.combout(\inst10|CNT[15]~50_combout ),
	.cout(\inst10|CNT[15]~51 ));
// synopsys translate_off
defparam \inst10|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst10|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y27_N11
dffeas \inst10|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[15] .is_wysiwyg = "true";
defparam \inst10|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N7
dffeas \inst10|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[13] .is_wysiwyg = "true";
defparam \inst10|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cycloneiii_lcell_comb \inst10|LessThan0~4 (
// Equation(s):
// \inst10|LessThan0~4_combout  = (\inst10|CNT [16]) # ((\inst10|CNT [15]) # ((\inst10|CNT [14]) # (\inst10|CNT [13])))

	.dataa(\inst10|CNT [16]),
	.datab(\inst10|CNT [15]),
	.datac(\inst10|CNT [14]),
	.datad(\inst10|CNT [13]),
	.cin(gnd),
	.combout(\inst10|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst10|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cycloneiii_lcell_comb \inst10|CNT[17]~54 (
// Equation(s):
// \inst10|CNT[17]~54_combout  = (\inst10|CNT [17] & (!\inst10|CNT[16]~53 )) # (!\inst10|CNT [17] & ((\inst10|CNT[16]~53 ) # (GND)))
// \inst10|CNT[17]~55  = CARRY((!\inst10|CNT[16]~53 ) # (!\inst10|CNT [17]))

	.dataa(gnd),
	.datab(\inst10|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[16]~53 ),
	.combout(\inst10|CNT[17]~54_combout ),
	.cout(\inst10|CNT[17]~55 ));
// synopsys translate_off
defparam \inst10|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst10|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y27_N15
dffeas \inst10|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[17] .is_wysiwyg = "true";
defparam \inst10|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cycloneiii_lcell_comb \inst10|CNT[18]~56 (
// Equation(s):
// \inst10|CNT[18]~56_combout  = (\inst10|CNT [18] & (\inst10|CNT[17]~55  $ (GND))) # (!\inst10|CNT [18] & (!\inst10|CNT[17]~55  & VCC))
// \inst10|CNT[18]~57  = CARRY((\inst10|CNT [18] & !\inst10|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst10|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst10|CNT[17]~55 ),
	.combout(\inst10|CNT[18]~56_combout ),
	.cout(\inst10|CNT[18]~57 ));
// synopsys translate_off
defparam \inst10|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst10|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y27_N17
dffeas \inst10|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[18] .is_wysiwyg = "true";
defparam \inst10|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneiii_lcell_comb \inst10|CNT[19]~58 (
// Equation(s):
// \inst10|CNT[19]~58_combout  = \inst10|CNT[18]~57  $ (\inst10|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst10|CNT [19]),
	.cin(\inst10|CNT[18]~57 ),
	.combout(\inst10|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst10|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y27_N19
dffeas \inst10|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst10|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CNT[19] .is_wysiwyg = "true";
defparam \inst10|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cycloneiii_lcell_comb \inst10|LessThan0~5 (
// Equation(s):
// \inst10|LessThan0~5_combout  = (\inst10|CNT [19]) # ((\inst10|CNT [17]) # (\inst10|CNT [18]))

	.dataa(gnd),
	.datab(\inst10|CNT [19]),
	.datac(\inst10|CNT [17]),
	.datad(\inst10|CNT [18]),
	.cin(gnd),
	.combout(\inst10|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst10|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cycloneiii_lcell_comb \inst10|LessThan0~6 (
// Equation(s):
// \inst10|LessThan0~6_combout  = (\inst10|LessThan0~2_combout ) # ((\inst10|LessThan0~3_combout ) # ((\inst10|LessThan0~4_combout ) # (\inst10|LessThan0~5_combout )))

	.dataa(\inst10|LessThan0~2_combout ),
	.datab(\inst10|LessThan0~3_combout ),
	.datac(\inst10|LessThan0~4_combout ),
	.datad(\inst10|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\inst10|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \inst10|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N29
dffeas \inst10|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|CMP .is_wysiwyg = "true";
defparam \inst10|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cycloneiii_lcell_comb \inst10|PWMOUT (
// Equation(s):
// \inst10|PWMOUT~combout  = (\inst10|CMP~q  & \inst5|Sbp~q )

	.dataa(gnd),
	.datab(\inst10|CMP~q ),
	.datac(\inst5|Sbp~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst10|PWMOUT .lut_mask = 16'hC0C0;
defparam \inst10|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N14
cycloneiii_lcell_comb \inst11|CNT[1]~22 (
// Equation(s):
// \inst11|CNT[1]~22_combout  = (\inst11|CNT [1] & (!\inst11|CNT[0]~21 )) # (!\inst11|CNT [1] & ((\inst11|CNT[0]~21 ) # (GND)))
// \inst11|CNT[1]~23  = CARRY((!\inst11|CNT[0]~21 ) # (!\inst11|CNT [1]))

	.dataa(gnd),
	.datab(\inst11|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[0]~21 ),
	.combout(\inst11|CNT[1]~22_combout ),
	.cout(\inst11|CNT[1]~23 ));
// synopsys translate_off
defparam \inst11|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst11|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N12
cycloneiii_lcell_comb \inst5|Equal4~0 (
// Equation(s):
// \inst5|Equal4~0_combout  = (\inst6|grid_sector_shadow [2] & (\inst6|grid_sector_shadow [0] & (!\inst6|grid_sector_shadow [1] & \inst5|Equal0~3_combout )))

	.dataa(\inst6|grid_sector_shadow [2]),
	.datab(\inst6|grid_sector_shadow [0]),
	.datac(\inst6|grid_sector_shadow [1]),
	.datad(\inst5|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst5|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal4~0 .lut_mask = 16'h0800;
defparam \inst5|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
cycloneiii_lcell_comb \inst5|Sbn~0 (
// Equation(s):
// \inst5|Sbn~0_combout  = (\inst5|Equal2~0_combout ) # ((\inst6|grid_judge~q  & (\inst5|Equal4~0_combout )) # (!\inst6|grid_judge~q  & ((\inst5|Equal0~4_combout ))))

	.dataa(\inst5|Equal2~0_combout ),
	.datab(\inst6|grid_judge~q ),
	.datac(\inst5|Equal4~0_combout ),
	.datad(\inst5|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst5|Sbn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Sbn~0 .lut_mask = 16'hFBEA;
defparam \inst5|Sbn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N29
dffeas \inst5|Sbn (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|Sbn~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SD~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Sbn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Sbn .is_wysiwyg = "true";
defparam \inst5|Sbn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneiii_lcell_comb \inst11|CE~feeder (
// Equation(s):
// \inst11|CE~feeder_combout  = \inst5|Sbn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|Sbn~q ),
	.cin(gnd),
	.combout(\inst11|CE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|CE~feeder .lut_mask = 16'hFF00;
defparam \inst11|CE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N23
dffeas \inst11|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CE~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CE .is_wysiwyg = "true";
defparam \inst11|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y30_N15
dffeas \inst11|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[1] .is_wysiwyg = "true";
defparam \inst11|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
cycloneiii_lcell_comb \inst11|CNT[2]~24 (
// Equation(s):
// \inst11|CNT[2]~24_combout  = (\inst11|CNT [2] & (\inst11|CNT[1]~23  $ (GND))) # (!\inst11|CNT [2] & (!\inst11|CNT[1]~23  & VCC))
// \inst11|CNT[2]~25  = CARRY((\inst11|CNT [2] & !\inst11|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst11|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[1]~23 ),
	.combout(\inst11|CNT[2]~24_combout ),
	.cout(\inst11|CNT[2]~25 ));
// synopsys translate_off
defparam \inst11|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst11|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y30_N17
dffeas \inst11|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[2] .is_wysiwyg = "true";
defparam \inst11|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
cycloneiii_lcell_comb \inst11|CNT[3]~26 (
// Equation(s):
// \inst11|CNT[3]~26_combout  = (\inst11|CNT [3] & (!\inst11|CNT[2]~25 )) # (!\inst11|CNT [3] & ((\inst11|CNT[2]~25 ) # (GND)))
// \inst11|CNT[3]~27  = CARRY((!\inst11|CNT[2]~25 ) # (!\inst11|CNT [3]))

	.dataa(gnd),
	.datab(\inst11|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[2]~25 ),
	.combout(\inst11|CNT[3]~26_combout ),
	.cout(\inst11|CNT[3]~27 ));
// synopsys translate_off
defparam \inst11|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst11|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y30_N19
dffeas \inst11|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[3] .is_wysiwyg = "true";
defparam \inst11|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
cycloneiii_lcell_comb \inst11|CNT[4]~28 (
// Equation(s):
// \inst11|CNT[4]~28_combout  = (\inst11|CNT [4] & (\inst11|CNT[3]~27  $ (GND))) # (!\inst11|CNT [4] & (!\inst11|CNT[3]~27  & VCC))
// \inst11|CNT[4]~29  = CARRY((\inst11|CNT [4] & !\inst11|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst11|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[3]~27 ),
	.combout(\inst11|CNT[4]~28_combout ),
	.cout(\inst11|CNT[4]~29 ));
// synopsys translate_off
defparam \inst11|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst11|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y30_N21
dffeas \inst11|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[4] .is_wysiwyg = "true";
defparam \inst11|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
cycloneiii_lcell_comb \inst11|CNT[6]~32 (
// Equation(s):
// \inst11|CNT[6]~32_combout  = (\inst11|CNT [6] & (\inst11|CNT[5]~31  $ (GND))) # (!\inst11|CNT [6] & (!\inst11|CNT[5]~31  & VCC))
// \inst11|CNT[6]~33  = CARRY((\inst11|CNT [6] & !\inst11|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst11|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[5]~31 ),
	.combout(\inst11|CNT[6]~32_combout ),
	.cout(\inst11|CNT[6]~33 ));
// synopsys translate_off
defparam \inst11|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst11|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y30_N25
dffeas \inst11|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[6] .is_wysiwyg = "true";
defparam \inst11|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
cycloneiii_lcell_comb \inst11|CNT[8]~36 (
// Equation(s):
// \inst11|CNT[8]~36_combout  = (\inst11|CNT [8] & (\inst11|CNT[7]~35  $ (GND))) # (!\inst11|CNT [8] & (!\inst11|CNT[7]~35  & VCC))
// \inst11|CNT[8]~37  = CARRY((\inst11|CNT [8] & !\inst11|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst11|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[7]~35 ),
	.combout(\inst11|CNT[8]~36_combout ),
	.cout(\inst11|CNT[8]~37 ));
// synopsys translate_off
defparam \inst11|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst11|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y30_N29
dffeas \inst11|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[8] .is_wysiwyg = "true";
defparam \inst11|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
cycloneiii_lcell_comb \inst11|CNT[10]~40 (
// Equation(s):
// \inst11|CNT[10]~40_combout  = (\inst11|CNT [10] & (\inst11|CNT[9]~39  $ (GND))) # (!\inst11|CNT [10] & (!\inst11|CNT[9]~39  & VCC))
// \inst11|CNT[10]~41  = CARRY((\inst11|CNT [10] & !\inst11|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst11|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[9]~39 ),
	.combout(\inst11|CNT[10]~40_combout ),
	.cout(\inst11|CNT[10]~41 ));
// synopsys translate_off
defparam \inst11|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst11|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N1
dffeas \inst11|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[10] .is_wysiwyg = "true";
defparam \inst11|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
cycloneiii_lcell_comb \inst11|CNT[11]~42 (
// Equation(s):
// \inst11|CNT[11]~42_combout  = (\inst11|CNT [11] & (!\inst11|CNT[10]~41 )) # (!\inst11|CNT [11] & ((\inst11|CNT[10]~41 ) # (GND)))
// \inst11|CNT[11]~43  = CARRY((!\inst11|CNT[10]~41 ) # (!\inst11|CNT [11]))

	.dataa(gnd),
	.datab(\inst11|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[10]~41 ),
	.combout(\inst11|CNT[11]~42_combout ),
	.cout(\inst11|CNT[11]~43 ));
// synopsys translate_off
defparam \inst11|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst11|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N3
dffeas \inst11|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[11] .is_wysiwyg = "true";
defparam \inst11|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
cycloneiii_lcell_comb \inst11|CNT[12]~44 (
// Equation(s):
// \inst11|CNT[12]~44_combout  = (\inst11|CNT [12] & (\inst11|CNT[11]~43  $ (GND))) # (!\inst11|CNT [12] & (!\inst11|CNT[11]~43  & VCC))
// \inst11|CNT[12]~45  = CARRY((\inst11|CNT [12] & !\inst11|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst11|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[11]~43 ),
	.combout(\inst11|CNT[12]~44_combout ),
	.cout(\inst11|CNT[12]~45 ));
// synopsys translate_off
defparam \inst11|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst11|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N5
dffeas \inst11|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[12] .is_wysiwyg = "true";
defparam \inst11|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneiii_lcell_comb \inst11|CNT[13]~46 (
// Equation(s):
// \inst11|CNT[13]~46_combout  = (\inst11|CNT [13] & (!\inst11|CNT[12]~45 )) # (!\inst11|CNT [13] & ((\inst11|CNT[12]~45 ) # (GND)))
// \inst11|CNT[13]~47  = CARRY((!\inst11|CNT[12]~45 ) # (!\inst11|CNT [13]))

	.dataa(\inst11|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[12]~45 ),
	.combout(\inst11|CNT[13]~46_combout ),
	.cout(\inst11|CNT[13]~47 ));
// synopsys translate_off
defparam \inst11|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst11|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
cycloneiii_lcell_comb \inst11|CNT[14]~48 (
// Equation(s):
// \inst11|CNT[14]~48_combout  = (\inst11|CNT [14] & (\inst11|CNT[13]~47  $ (GND))) # (!\inst11|CNT [14] & (!\inst11|CNT[13]~47  & VCC))
// \inst11|CNT[14]~49  = CARRY((\inst11|CNT [14] & !\inst11|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst11|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[13]~47 ),
	.combout(\inst11|CNT[14]~48_combout ),
	.cout(\inst11|CNT[14]~49 ));
// synopsys translate_off
defparam \inst11|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst11|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N9
dffeas \inst11|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[14] .is_wysiwyg = "true";
defparam \inst11|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
cycloneiii_lcell_comb \inst11|CNT[16]~52 (
// Equation(s):
// \inst11|CNT[16]~52_combout  = (\inst11|CNT [16] & (\inst11|CNT[15]~51  $ (GND))) # (!\inst11|CNT [16] & (!\inst11|CNT[15]~51  & VCC))
// \inst11|CNT[16]~53  = CARRY((\inst11|CNT [16] & !\inst11|CNT[15]~51 ))

	.dataa(\inst11|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[15]~51 ),
	.combout(\inst11|CNT[16]~52_combout ),
	.cout(\inst11|CNT[16]~53 ));
// synopsys translate_off
defparam \inst11|CNT[16]~52 .lut_mask = 16'hA50A;
defparam \inst11|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
cycloneiii_lcell_comb \inst11|CNT[17]~54 (
// Equation(s):
// \inst11|CNT[17]~54_combout  = (\inst11|CNT [17] & (!\inst11|CNT[16]~53 )) # (!\inst11|CNT [17] & ((\inst11|CNT[16]~53 ) # (GND)))
// \inst11|CNT[17]~55  = CARRY((!\inst11|CNT[16]~53 ) # (!\inst11|CNT [17]))

	.dataa(gnd),
	.datab(\inst11|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[16]~53 ),
	.combout(\inst11|CNT[17]~54_combout ),
	.cout(\inst11|CNT[17]~55 ));
// synopsys translate_off
defparam \inst11|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst11|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N15
dffeas \inst11|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[17] .is_wysiwyg = "true";
defparam \inst11|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
cycloneiii_lcell_comb \inst11|CNT[18]~56 (
// Equation(s):
// \inst11|CNT[18]~56_combout  = (\inst11|CNT [18] & (\inst11|CNT[17]~55  $ (GND))) # (!\inst11|CNT [18] & (!\inst11|CNT[17]~55  & VCC))
// \inst11|CNT[18]~57  = CARRY((\inst11|CNT [18] & !\inst11|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst11|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst11|CNT[17]~55 ),
	.combout(\inst11|CNT[18]~56_combout ),
	.cout(\inst11|CNT[18]~57 ));
// synopsys translate_off
defparam \inst11|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst11|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N17
dffeas \inst11|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[18] .is_wysiwyg = "true";
defparam \inst11|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cycloneiii_lcell_comb \inst11|CNT[19]~58 (
// Equation(s):
// \inst11|CNT[19]~58_combout  = \inst11|CNT[18]~57  $ (\inst11|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst11|CNT [19]),
	.cin(\inst11|CNT[18]~57 ),
	.combout(\inst11|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst11|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y29_N19
dffeas \inst11|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[19] .is_wysiwyg = "true";
defparam \inst11|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
cycloneiii_lcell_comb \inst11|LessThan0~5 (
// Equation(s):
// \inst11|LessThan0~5_combout  = (\inst11|CNT [19]) # ((\inst11|CNT [17]) # (\inst11|CNT [18]))

	.dataa(gnd),
	.datab(\inst11|CNT [19]),
	.datac(\inst11|CNT [17]),
	.datad(\inst11|CNT [18]),
	.cin(gnd),
	.combout(\inst11|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst11|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N13
dffeas \inst11|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[16] .is_wysiwyg = "true";
defparam \inst11|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N7
dffeas \inst11|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst11|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CNT[13] .is_wysiwyg = "true";
defparam \inst11|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneiii_lcell_comb \inst11|LessThan0~4 (
// Equation(s):
// \inst11|LessThan0~4_combout  = (\inst11|CNT [15]) # ((\inst11|CNT [16]) # ((\inst11|CNT [14]) # (\inst11|CNT [13])))

	.dataa(\inst11|CNT [15]),
	.datab(\inst11|CNT [16]),
	.datac(\inst11|CNT [14]),
	.datad(\inst11|CNT [13]),
	.cin(gnd),
	.combout(\inst11|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst11|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N0
cycloneiii_lcell_comb \inst11|LessThan0~1 (
// Equation(s):
// \inst11|LessThan0~1_combout  = (\inst11|CNT [3]) # ((\inst11|CNT [2] & ((\inst11|CNT [0]) # (\inst11|CNT [1]))))

	.dataa(\inst11|CNT [0]),
	.datab(\inst11|CNT [2]),
	.datac(\inst11|CNT [1]),
	.datad(\inst11|CNT [3]),
	.cin(gnd),
	.combout(\inst11|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|LessThan0~1 .lut_mask = 16'hFFC8;
defparam \inst11|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
cycloneiii_lcell_comb \inst11|LessThan0~0 (
// Equation(s):
// \inst11|LessThan0~0_combout  = (\inst11|CNT [9]) # ((\inst11|CNT [11]) # ((\inst11|CNT [12]) # (\inst11|CNT [10])))

	.dataa(\inst11|CNT [9]),
	.datab(\inst11|CNT [11]),
	.datac(\inst11|CNT [12]),
	.datad(\inst11|CNT [10]),
	.cin(gnd),
	.combout(\inst11|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \inst11|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
cycloneiii_lcell_comb \inst11|LessThan0~3 (
// Equation(s):
// \inst11|LessThan0~3_combout  = (\inst11|LessThan0~0_combout ) # ((\inst11|LessThan0~2_combout  & (\inst11|LessThan0~1_combout  & \inst11|CNT [8])))

	.dataa(\inst11|LessThan0~2_combout ),
	.datab(\inst11|LessThan0~1_combout ),
	.datac(\inst11|LessThan0~0_combout ),
	.datad(\inst11|CNT [8]),
	.cin(gnd),
	.combout(\inst11|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|LessThan0~3 .lut_mask = 16'hF8F0;
defparam \inst11|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneiii_lcell_comb \inst11|LessThan0~6 (
// Equation(s):
// \inst11|LessThan0~6_combout  = (\inst11|LessThan0~5_combout ) # ((\inst11|LessThan0~4_combout ) # (\inst11|LessThan0~3_combout ))

	.dataa(gnd),
	.datab(\inst11|LessThan0~5_combout ),
	.datac(\inst11|LessThan0~4_combout ),
	.datad(\inst11|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst11|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|LessThan0~6 .lut_mask = 16'hFFFC;
defparam \inst11|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N29
dffeas \inst11|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst11|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|CMP .is_wysiwyg = "true";
defparam \inst11|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
cycloneiii_lcell_comb \inst11|PWMOUT (
// Equation(s):
// \inst11|PWMOUT~combout  = (\inst11|CMP~q  & \inst5|Sbn~q )

	.dataa(gnd),
	.datab(\inst11|CMP~q ),
	.datac(gnd),
	.datad(\inst5|Sbn~q ),
	.cin(gnd),
	.combout(\inst11|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst11|PWMOUT .lut_mask = 16'hCC00;
defparam \inst11|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N14
cycloneiii_lcell_comb \inst12|CNT[1]~22 (
// Equation(s):
// \inst12|CNT[1]~22_combout  = (\inst12|CNT [1] & (!\inst12|CNT[0]~21 )) # (!\inst12|CNT [1] & ((\inst12|CNT[0]~21 ) # (GND)))
// \inst12|CNT[1]~23  = CARRY((!\inst12|CNT[0]~21 ) # (!\inst12|CNT [1]))

	.dataa(gnd),
	.datab(\inst12|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[0]~21 ),
	.combout(\inst12|CNT[1]~22_combout ),
	.cout(\inst12|CNT[1]~23 ));
// synopsys translate_off
defparam \inst12|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst12|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
cycloneiii_lcell_comb \inst5|Equal2~0 (
// Equation(s):
// \inst5|Equal2~0_combout  = (!\inst6|grid_sector_shadow [0] & (\inst6|grid_sector_shadow [1] & (\inst6|grid_sector_shadow [2] & \inst5|Equal0~3_combout )))

	.dataa(\inst6|grid_sector_shadow [0]),
	.datab(\inst6|grid_sector_shadow [1]),
	.datac(\inst6|grid_sector_shadow [2]),
	.datad(\inst5|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst5|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Equal2~0 .lut_mask = 16'h4000;
defparam \inst5|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneiii_lcell_comb \inst5|Scp~0 (
// Equation(s):
// \inst5|Scp~0_combout  = (\inst5|Equal4~0_combout ) # ((\inst6|grid_judge~q  & ((\inst5|Equal3~0_combout ))) # (!\inst6|grid_judge~q  & (\inst5|Equal2~0_combout )))

	.dataa(\inst5|Equal4~0_combout ),
	.datab(\inst6|grid_judge~q ),
	.datac(\inst5|Equal2~0_combout ),
	.datad(\inst5|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst5|Scp~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Scp~0 .lut_mask = 16'hFEBA;
defparam \inst5|Scp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N7
dffeas \inst5|Scp (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|Scp~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SD~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Scp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Scp .is_wysiwyg = "true";
defparam \inst5|Scp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N22
cycloneiii_lcell_comb \inst12|CE~feeder (
// Equation(s):
// \inst12|CE~feeder_combout  = \inst5|Scp~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|Scp~q ),
	.cin(gnd),
	.combout(\inst12|CE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|CE~feeder .lut_mask = 16'hFF00;
defparam \inst12|CE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N23
dffeas \inst12|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CE~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CE .is_wysiwyg = "true";
defparam \inst12|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y30_N15
dffeas \inst12|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[1] .is_wysiwyg = "true";
defparam \inst12|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N16
cycloneiii_lcell_comb \inst12|CNT[2]~24 (
// Equation(s):
// \inst12|CNT[2]~24_combout  = (\inst12|CNT [2] & (\inst12|CNT[1]~23  $ (GND))) # (!\inst12|CNT [2] & (!\inst12|CNT[1]~23  & VCC))
// \inst12|CNT[2]~25  = CARRY((\inst12|CNT [2] & !\inst12|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst12|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[1]~23 ),
	.combout(\inst12|CNT[2]~24_combout ),
	.cout(\inst12|CNT[2]~25 ));
// synopsys translate_off
defparam \inst12|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst12|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y30_N17
dffeas \inst12|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[2] .is_wysiwyg = "true";
defparam \inst12|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N18
cycloneiii_lcell_comb \inst12|CNT[3]~26 (
// Equation(s):
// \inst12|CNT[3]~26_combout  = (\inst12|CNT [3] & (!\inst12|CNT[2]~25 )) # (!\inst12|CNT [3] & ((\inst12|CNT[2]~25 ) # (GND)))
// \inst12|CNT[3]~27  = CARRY((!\inst12|CNT[2]~25 ) # (!\inst12|CNT [3]))

	.dataa(gnd),
	.datab(\inst12|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[2]~25 ),
	.combout(\inst12|CNT[3]~26_combout ),
	.cout(\inst12|CNT[3]~27 ));
// synopsys translate_off
defparam \inst12|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst12|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y30_N19
dffeas \inst12|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[3] .is_wysiwyg = "true";
defparam \inst12|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N20
cycloneiii_lcell_comb \inst12|CNT[4]~28 (
// Equation(s):
// \inst12|CNT[4]~28_combout  = (\inst12|CNT [4] & (\inst12|CNT[3]~27  $ (GND))) # (!\inst12|CNT [4] & (!\inst12|CNT[3]~27  & VCC))
// \inst12|CNT[4]~29  = CARRY((\inst12|CNT [4] & !\inst12|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst12|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[3]~27 ),
	.combout(\inst12|CNT[4]~28_combout ),
	.cout(\inst12|CNT[4]~29 ));
// synopsys translate_off
defparam \inst12|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst12|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y30_N21
dffeas \inst12|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[4] .is_wysiwyg = "true";
defparam \inst12|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N22
cycloneiii_lcell_comb \inst12|CNT[5]~30 (
// Equation(s):
// \inst12|CNT[5]~30_combout  = (\inst12|CNT [5] & (!\inst12|CNT[4]~29 )) # (!\inst12|CNT [5] & ((\inst12|CNT[4]~29 ) # (GND)))
// \inst12|CNT[5]~31  = CARRY((!\inst12|CNT[4]~29 ) # (!\inst12|CNT [5]))

	.dataa(\inst12|CNT [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[4]~29 ),
	.combout(\inst12|CNT[5]~30_combout ),
	.cout(\inst12|CNT[5]~31 ));
// synopsys translate_off
defparam \inst12|CNT[5]~30 .lut_mask = 16'h5A5F;
defparam \inst12|CNT[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N24
cycloneiii_lcell_comb \inst12|CNT[6]~32 (
// Equation(s):
// \inst12|CNT[6]~32_combout  = (\inst12|CNT [6] & (\inst12|CNT[5]~31  $ (GND))) # (!\inst12|CNT [6] & (!\inst12|CNT[5]~31  & VCC))
// \inst12|CNT[6]~33  = CARRY((\inst12|CNT [6] & !\inst12|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst12|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[5]~31 ),
	.combout(\inst12|CNT[6]~32_combout ),
	.cout(\inst12|CNT[6]~33 ));
// synopsys translate_off
defparam \inst12|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst12|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y30_N25
dffeas \inst12|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[6] .is_wysiwyg = "true";
defparam \inst12|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N28
cycloneiii_lcell_comb \inst12|CNT[8]~36 (
// Equation(s):
// \inst12|CNT[8]~36_combout  = (\inst12|CNT [8] & (\inst12|CNT[7]~35  $ (GND))) # (!\inst12|CNT [8] & (!\inst12|CNT[7]~35  & VCC))
// \inst12|CNT[8]~37  = CARRY((\inst12|CNT [8] & !\inst12|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst12|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[7]~35 ),
	.combout(\inst12|CNT[8]~36_combout ),
	.cout(\inst12|CNT[8]~37 ));
// synopsys translate_off
defparam \inst12|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst12|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y30_N29
dffeas \inst12|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[8] .is_wysiwyg = "true";
defparam \inst12|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
cycloneiii_lcell_comb \inst12|CNT[10]~40 (
// Equation(s):
// \inst12|CNT[10]~40_combout  = (\inst12|CNT [10] & (\inst12|CNT[9]~39  $ (GND))) # (!\inst12|CNT [10] & (!\inst12|CNT[9]~39  & VCC))
// \inst12|CNT[10]~41  = CARRY((\inst12|CNT [10] & !\inst12|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst12|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[9]~39 ),
	.combout(\inst12|CNT[10]~40_combout ),
	.cout(\inst12|CNT[10]~41 ));
// synopsys translate_off
defparam \inst12|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst12|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N1
dffeas \inst12|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[10] .is_wysiwyg = "true";
defparam \inst12|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N2
cycloneiii_lcell_comb \inst12|CNT[11]~42 (
// Equation(s):
// \inst12|CNT[11]~42_combout  = (\inst12|CNT [11] & (!\inst12|CNT[10]~41 )) # (!\inst12|CNT [11] & ((\inst12|CNT[10]~41 ) # (GND)))
// \inst12|CNT[11]~43  = CARRY((!\inst12|CNT[10]~41 ) # (!\inst12|CNT [11]))

	.dataa(gnd),
	.datab(\inst12|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[10]~41 ),
	.combout(\inst12|CNT[11]~42_combout ),
	.cout(\inst12|CNT[11]~43 ));
// synopsys translate_off
defparam \inst12|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst12|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N3
dffeas \inst12|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[11] .is_wysiwyg = "true";
defparam \inst12|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N4
cycloneiii_lcell_comb \inst12|CNT[12]~44 (
// Equation(s):
// \inst12|CNT[12]~44_combout  = (\inst12|CNT [12] & (\inst12|CNT[11]~43  $ (GND))) # (!\inst12|CNT [12] & (!\inst12|CNT[11]~43  & VCC))
// \inst12|CNT[12]~45  = CARRY((\inst12|CNT [12] & !\inst12|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst12|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[11]~43 ),
	.combout(\inst12|CNT[12]~44_combout ),
	.cout(\inst12|CNT[12]~45 ));
// synopsys translate_off
defparam \inst12|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst12|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N5
dffeas \inst12|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[12] .is_wysiwyg = "true";
defparam \inst12|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N6
cycloneiii_lcell_comb \inst12|CNT[13]~46 (
// Equation(s):
// \inst12|CNT[13]~46_combout  = (\inst12|CNT [13] & (!\inst12|CNT[12]~45 )) # (!\inst12|CNT [13] & ((\inst12|CNT[12]~45 ) # (GND)))
// \inst12|CNT[13]~47  = CARRY((!\inst12|CNT[12]~45 ) # (!\inst12|CNT [13]))

	.dataa(\inst12|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[12]~45 ),
	.combout(\inst12|CNT[13]~46_combout ),
	.cout(\inst12|CNT[13]~47 ));
// synopsys translate_off
defparam \inst12|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst12|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N8
cycloneiii_lcell_comb \inst12|CNT[14]~48 (
// Equation(s):
// \inst12|CNT[14]~48_combout  = (\inst12|CNT [14] & (\inst12|CNT[13]~47  $ (GND))) # (!\inst12|CNT [14] & (!\inst12|CNT[13]~47  & VCC))
// \inst12|CNT[14]~49  = CARRY((\inst12|CNT [14] & !\inst12|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst12|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[13]~47 ),
	.combout(\inst12|CNT[14]~48_combout ),
	.cout(\inst12|CNT[14]~49 ));
// synopsys translate_off
defparam \inst12|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst12|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N9
dffeas \inst12|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[14] .is_wysiwyg = "true";
defparam \inst12|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N12
cycloneiii_lcell_comb \inst12|CNT[16]~52 (
// Equation(s):
// \inst12|CNT[16]~52_combout  = (\inst12|CNT [16] & (\inst12|CNT[15]~51  $ (GND))) # (!\inst12|CNT [16] & (!\inst12|CNT[15]~51  & VCC))
// \inst12|CNT[16]~53  = CARRY((\inst12|CNT [16] & !\inst12|CNT[15]~51 ))

	.dataa(\inst12|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[15]~51 ),
	.combout(\inst12|CNT[16]~52_combout ),
	.cout(\inst12|CNT[16]~53 ));
// synopsys translate_off
defparam \inst12|CNT[16]~52 .lut_mask = 16'hA50A;
defparam \inst12|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N14
cycloneiii_lcell_comb \inst12|CNT[17]~54 (
// Equation(s):
// \inst12|CNT[17]~54_combout  = (\inst12|CNT [17] & (!\inst12|CNT[16]~53 )) # (!\inst12|CNT [17] & ((\inst12|CNT[16]~53 ) # (GND)))
// \inst12|CNT[17]~55  = CARRY((!\inst12|CNT[16]~53 ) # (!\inst12|CNT [17]))

	.dataa(gnd),
	.datab(\inst12|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[16]~53 ),
	.combout(\inst12|CNT[17]~54_combout ),
	.cout(\inst12|CNT[17]~55 ));
// synopsys translate_off
defparam \inst12|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst12|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N15
dffeas \inst12|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[17] .is_wysiwyg = "true";
defparam \inst12|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N16
cycloneiii_lcell_comb \inst12|CNT[18]~56 (
// Equation(s):
// \inst12|CNT[18]~56_combout  = (\inst12|CNT [18] & (\inst12|CNT[17]~55  $ (GND))) # (!\inst12|CNT [18] & (!\inst12|CNT[17]~55  & VCC))
// \inst12|CNT[18]~57  = CARRY((\inst12|CNT [18] & !\inst12|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst12|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst12|CNT[17]~55 ),
	.combout(\inst12|CNT[18]~56_combout ),
	.cout(\inst12|CNT[18]~57 ));
// synopsys translate_off
defparam \inst12|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst12|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N17
dffeas \inst12|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[18] .is_wysiwyg = "true";
defparam \inst12|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N18
cycloneiii_lcell_comb \inst12|CNT[19]~58 (
// Equation(s):
// \inst12|CNT[19]~58_combout  = \inst12|CNT[18]~57  $ (\inst12|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst12|CNT [19]),
	.cin(\inst12|CNT[18]~57 ),
	.combout(\inst12|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst12|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y29_N19
dffeas \inst12|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[19] .is_wysiwyg = "true";
defparam \inst12|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N20
cycloneiii_lcell_comb \inst12|LessThan0~5 (
// Equation(s):
// \inst12|LessThan0~5_combout  = (\inst12|CNT [18]) # ((\inst12|CNT [17]) # (\inst12|CNT [19]))

	.dataa(gnd),
	.datab(\inst12|CNT [18]),
	.datac(\inst12|CNT [17]),
	.datad(\inst12|CNT [19]),
	.cin(gnd),
	.combout(\inst12|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst12|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N13
dffeas \inst12|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[16] .is_wysiwyg = "true";
defparam \inst12|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y29_N7
dffeas \inst12|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[13] .is_wysiwyg = "true";
defparam \inst12|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N26
cycloneiii_lcell_comb \inst12|LessThan0~4 (
// Equation(s):
// \inst12|LessThan0~4_combout  = (\inst12|CNT [15]) # ((\inst12|CNT [16]) # ((\inst12|CNT [14]) # (\inst12|CNT [13])))

	.dataa(\inst12|CNT [15]),
	.datab(\inst12|CNT [16]),
	.datac(\inst12|CNT [14]),
	.datad(\inst12|CNT [13]),
	.cin(gnd),
	.combout(\inst12|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst12|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y30_N23
dffeas \inst12|CNT[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|CNT[5]~30_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst12|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CNT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CNT[5] .is_wysiwyg = "true";
defparam \inst12|CNT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N2
cycloneiii_lcell_comb \inst12|LessThan0~2 (
// Equation(s):
// \inst12|LessThan0~2_combout  = (\inst12|CNT [7] & (\inst12|CNT [6] & (\inst12|CNT [5] & \inst12|CNT [4])))

	.dataa(\inst12|CNT [7]),
	.datab(\inst12|CNT [6]),
	.datac(\inst12|CNT [5]),
	.datad(\inst12|CNT [4]),
	.cin(gnd),
	.combout(\inst12|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~2 .lut_mask = 16'h8000;
defparam \inst12|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N24
cycloneiii_lcell_comb \inst12|LessThan0~0 (
// Equation(s):
// \inst12|LessThan0~0_combout  = (\inst12|CNT [9]) # ((\inst12|CNT [10]) # ((\inst12|CNT [12]) # (\inst12|CNT [11])))

	.dataa(\inst12|CNT [9]),
	.datab(\inst12|CNT [10]),
	.datac(\inst12|CNT [12]),
	.datad(\inst12|CNT [11]),
	.cin(gnd),
	.combout(\inst12|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \inst12|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N4
cycloneiii_lcell_comb \inst12|LessThan0~3 (
// Equation(s):
// \inst12|LessThan0~3_combout  = (\inst12|LessThan0~0_combout ) # ((\inst12|LessThan0~1_combout  & (\inst12|LessThan0~2_combout  & \inst12|CNT [8])))

	.dataa(\inst12|LessThan0~1_combout ),
	.datab(\inst12|LessThan0~2_combout ),
	.datac(\inst12|LessThan0~0_combout ),
	.datad(\inst12|CNT [8]),
	.cin(gnd),
	.combout(\inst12|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~3 .lut_mask = 16'hF8F0;
defparam \inst12|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
cycloneiii_lcell_comb \inst12|LessThan0~6 (
// Equation(s):
// \inst12|LessThan0~6_combout  = (\inst12|LessThan0~5_combout ) # ((\inst12|LessThan0~4_combout ) # (\inst12|LessThan0~3_combout ))

	.dataa(gnd),
	.datab(\inst12|LessThan0~5_combout ),
	.datac(\inst12|LessThan0~4_combout ),
	.datad(\inst12|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst12|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|LessThan0~6 .lut_mask = 16'hFFFC;
defparam \inst12|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N29
dffeas \inst12|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst12|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|CMP .is_wysiwyg = "true";
defparam \inst12|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N30
cycloneiii_lcell_comb \inst12|PWMOUT (
// Equation(s):
// \inst12|PWMOUT~combout  = (\inst12|CMP~q  & \inst5|Scp~q )

	.dataa(gnd),
	.datab(\inst12|CMP~q ),
	.datac(gnd),
	.datad(\inst5|Scp~q ),
	.cin(gnd),
	.combout(\inst12|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|PWMOUT .lut_mask = 16'hCC00;
defparam \inst12|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cycloneiii_lcell_comb \inst13|CNT[1]~22 (
// Equation(s):
// \inst13|CNT[1]~22_combout  = (\inst13|CNT [1] & (!\inst13|CNT[0]~21 )) # (!\inst13|CNT [1] & ((\inst13|CNT[0]~21 ) # (GND)))
// \inst13|CNT[1]~23  = CARRY((!\inst13|CNT[0]~21 ) # (!\inst13|CNT [1]))

	.dataa(gnd),
	.datab(\inst13|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[0]~21 ),
	.combout(\inst13|CNT[1]~22_combout ),
	.cout(\inst13|CNT[1]~23 ));
// synopsys translate_off
defparam \inst13|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst13|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
cycloneiii_lcell_comb \inst5|Scn~0 (
// Equation(s):
// \inst5|Scn~0_combout  = (\inst5|Equal1~0_combout ) # ((\inst6|grid_judge~q  & ((\inst5|Equal0~4_combout ))) # (!\inst6|grid_judge~q  & (\inst5|Equal5~0_combout )))

	.dataa(\inst5|Equal1~0_combout ),
	.datab(\inst5|Equal5~0_combout ),
	.datac(\inst6|grid_judge~q ),
	.datad(\inst5|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst5|Scn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Scn~0 .lut_mask = 16'hFEAE;
defparam \inst5|Scn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N25
dffeas \inst5|Scn (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|Scn~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SD~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|Scn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|Scn .is_wysiwyg = "true";
defparam \inst5|Scn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cycloneiii_lcell_comb \inst13|CE~feeder (
// Equation(s):
// \inst13|CE~feeder_combout  = \inst5|Scn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|Scn~q ),
	.cin(gnd),
	.combout(\inst13|CE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|CE~feeder .lut_mask = 16'hFF00;
defparam \inst13|CE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N23
dffeas \inst13|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CE~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CE .is_wysiwyg = "true";
defparam \inst13|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N15
dffeas \inst13|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[1] .is_wysiwyg = "true";
defparam \inst13|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cycloneiii_lcell_comb \inst13|CNT[2]~24 (
// Equation(s):
// \inst13|CNT[2]~24_combout  = (\inst13|CNT [2] & (\inst13|CNT[1]~23  $ (GND))) # (!\inst13|CNT [2] & (!\inst13|CNT[1]~23  & VCC))
// \inst13|CNT[2]~25  = CARRY((\inst13|CNT [2] & !\inst13|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst13|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[1]~23 ),
	.combout(\inst13|CNT[2]~24_combout ),
	.cout(\inst13|CNT[2]~25 ));
// synopsys translate_off
defparam \inst13|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst13|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \inst13|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[2] .is_wysiwyg = "true";
defparam \inst13|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneiii_lcell_comb \inst13|CNT[3]~26 (
// Equation(s):
// \inst13|CNT[3]~26_combout  = (\inst13|CNT [3] & (!\inst13|CNT[2]~25 )) # (!\inst13|CNT [3] & ((\inst13|CNT[2]~25 ) # (GND)))
// \inst13|CNT[3]~27  = CARRY((!\inst13|CNT[2]~25 ) # (!\inst13|CNT [3]))

	.dataa(gnd),
	.datab(\inst13|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[2]~25 ),
	.combout(\inst13|CNT[3]~26_combout ),
	.cout(\inst13|CNT[3]~27 ));
// synopsys translate_off
defparam \inst13|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst13|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \inst13|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[3] .is_wysiwyg = "true";
defparam \inst13|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneiii_lcell_comb \inst13|CNT[4]~28 (
// Equation(s):
// \inst13|CNT[4]~28_combout  = (\inst13|CNT [4] & (\inst13|CNT[3]~27  $ (GND))) # (!\inst13|CNT [4] & (!\inst13|CNT[3]~27  & VCC))
// \inst13|CNT[4]~29  = CARRY((\inst13|CNT [4] & !\inst13|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst13|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[3]~27 ),
	.combout(\inst13|CNT[4]~28_combout ),
	.cout(\inst13|CNT[4]~29 ));
// synopsys translate_off
defparam \inst13|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst13|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y26_N21
dffeas \inst13|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[4] .is_wysiwyg = "true";
defparam \inst13|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cycloneiii_lcell_comb \inst13|CNT[6]~32 (
// Equation(s):
// \inst13|CNT[6]~32_combout  = (\inst13|CNT [6] & (\inst13|CNT[5]~31  $ (GND))) # (!\inst13|CNT [6] & (!\inst13|CNT[5]~31  & VCC))
// \inst13|CNT[6]~33  = CARRY((\inst13|CNT [6] & !\inst13|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst13|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[5]~31 ),
	.combout(\inst13|CNT[6]~32_combout ),
	.cout(\inst13|CNT[6]~33 ));
// synopsys translate_off
defparam \inst13|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst13|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y26_N25
dffeas \inst13|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[6] .is_wysiwyg = "true";
defparam \inst13|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneiii_lcell_comb \inst13|CNT[8]~36 (
// Equation(s):
// \inst13|CNT[8]~36_combout  = (\inst13|CNT [8] & (\inst13|CNT[7]~35  $ (GND))) # (!\inst13|CNT [8] & (!\inst13|CNT[7]~35  & VCC))
// \inst13|CNT[8]~37  = CARRY((\inst13|CNT [8] & !\inst13|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst13|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[7]~35 ),
	.combout(\inst13|CNT[8]~36_combout ),
	.cout(\inst13|CNT[8]~37 ));
// synopsys translate_off
defparam \inst13|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst13|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \inst13|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[8] .is_wysiwyg = "true";
defparam \inst13|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneiii_lcell_comb \inst13|CNT[10]~40 (
// Equation(s):
// \inst13|CNT[10]~40_combout  = (\inst13|CNT [10] & (\inst13|CNT[9]~39  $ (GND))) # (!\inst13|CNT [10] & (!\inst13|CNT[9]~39  & VCC))
// \inst13|CNT[10]~41  = CARRY((\inst13|CNT [10] & !\inst13|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst13|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[9]~39 ),
	.combout(\inst13|CNT[10]~40_combout ),
	.cout(\inst13|CNT[10]~41 ));
// synopsys translate_off
defparam \inst13|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst13|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N1
dffeas \inst13|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[10] .is_wysiwyg = "true";
defparam \inst13|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneiii_lcell_comb \inst13|CNT[11]~42 (
// Equation(s):
// \inst13|CNT[11]~42_combout  = (\inst13|CNT [11] & (!\inst13|CNT[10]~41 )) # (!\inst13|CNT [11] & ((\inst13|CNT[10]~41 ) # (GND)))
// \inst13|CNT[11]~43  = CARRY((!\inst13|CNT[10]~41 ) # (!\inst13|CNT [11]))

	.dataa(gnd),
	.datab(\inst13|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[10]~41 ),
	.combout(\inst13|CNT[11]~42_combout ),
	.cout(\inst13|CNT[11]~43 ));
// synopsys translate_off
defparam \inst13|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst13|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N3
dffeas \inst13|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[11] .is_wysiwyg = "true";
defparam \inst13|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneiii_lcell_comb \inst13|CNT[12]~44 (
// Equation(s):
// \inst13|CNT[12]~44_combout  = (\inst13|CNT [12] & (\inst13|CNT[11]~43  $ (GND))) # (!\inst13|CNT [12] & (!\inst13|CNT[11]~43  & VCC))
// \inst13|CNT[12]~45  = CARRY((\inst13|CNT [12] & !\inst13|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst13|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[11]~43 ),
	.combout(\inst13|CNT[12]~44_combout ),
	.cout(\inst13|CNT[12]~45 ));
// synopsys translate_off
defparam \inst13|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst13|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \inst13|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[12] .is_wysiwyg = "true";
defparam \inst13|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cycloneiii_lcell_comb \inst13|CNT[14]~48 (
// Equation(s):
// \inst13|CNT[14]~48_combout  = (\inst13|CNT [14] & (\inst13|CNT[13]~47  $ (GND))) # (!\inst13|CNT [14] & (!\inst13|CNT[13]~47  & VCC))
// \inst13|CNT[14]~49  = CARRY((\inst13|CNT [14] & !\inst13|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst13|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[13]~47 ),
	.combout(\inst13|CNT[14]~48_combout ),
	.cout(\inst13|CNT[14]~49 ));
// synopsys translate_off
defparam \inst13|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst13|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \inst13|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[14] .is_wysiwyg = "true";
defparam \inst13|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cycloneiii_lcell_comb \inst13|CNT[15]~50 (
// Equation(s):
// \inst13|CNT[15]~50_combout  = (\inst13|CNT [15] & (!\inst13|CNT[14]~49 )) # (!\inst13|CNT [15] & ((\inst13|CNT[14]~49 ) # (GND)))
// \inst13|CNT[15]~51  = CARRY((!\inst13|CNT[14]~49 ) # (!\inst13|CNT [15]))

	.dataa(\inst13|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[14]~49 ),
	.combout(\inst13|CNT[15]~50_combout ),
	.cout(\inst13|CNT[15]~51 ));
// synopsys translate_off
defparam \inst13|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst13|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneiii_lcell_comb \inst13|CNT[16]~52 (
// Equation(s):
// \inst13|CNT[16]~52_combout  = (\inst13|CNT [16] & (\inst13|CNT[15]~51  $ (GND))) # (!\inst13|CNT [16] & (!\inst13|CNT[15]~51  & VCC))
// \inst13|CNT[16]~53  = CARRY((\inst13|CNT [16] & !\inst13|CNT[15]~51 ))

	.dataa(gnd),
	.datab(\inst13|CNT [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[15]~51 ),
	.combout(\inst13|CNT[16]~52_combout ),
	.cout(\inst13|CNT[16]~53 ));
// synopsys translate_off
defparam \inst13|CNT[16]~52 .lut_mask = 16'hC30C;
defparam \inst13|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N13
dffeas \inst13|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[16] .is_wysiwyg = "true";
defparam \inst13|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneiii_lcell_comb \inst13|CNT[17]~54 (
// Equation(s):
// \inst13|CNT[17]~54_combout  = (\inst13|CNT [17] & (!\inst13|CNT[16]~53 )) # (!\inst13|CNT [17] & ((\inst13|CNT[16]~53 ) # (GND)))
// \inst13|CNT[17]~55  = CARRY((!\inst13|CNT[16]~53 ) # (!\inst13|CNT [17]))

	.dataa(gnd),
	.datab(\inst13|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[16]~53 ),
	.combout(\inst13|CNT[17]~54_combout ),
	.cout(\inst13|CNT[17]~55 ));
// synopsys translate_off
defparam \inst13|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst13|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N15
dffeas \inst13|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[17] .is_wysiwyg = "true";
defparam \inst13|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cycloneiii_lcell_comb \inst13|CNT[18]~56 (
// Equation(s):
// \inst13|CNT[18]~56_combout  = (\inst13|CNT [18] & (\inst13|CNT[17]~55  $ (GND))) # (!\inst13|CNT [18] & (!\inst13|CNT[17]~55  & VCC))
// \inst13|CNT[18]~57  = CARRY((\inst13|CNT [18] & !\inst13|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst13|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|CNT[17]~55 ),
	.combout(\inst13|CNT[18]~56_combout ),
	.cout(\inst13|CNT[18]~57 ));
// synopsys translate_off
defparam \inst13|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst13|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N17
dffeas \inst13|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[18] .is_wysiwyg = "true";
defparam \inst13|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cycloneiii_lcell_comb \inst13|CNT[19]~58 (
// Equation(s):
// \inst13|CNT[19]~58_combout  = \inst13|CNT[18]~57  $ (\inst13|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|CNT [19]),
	.cin(\inst13|CNT[18]~57 ),
	.combout(\inst13|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst13|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y25_N19
dffeas \inst13|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[19] .is_wysiwyg = "true";
defparam \inst13|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cycloneiii_lcell_comb \inst13|LessThan0~5 (
// Equation(s):
// \inst13|LessThan0~5_combout  = (\inst13|CNT [18]) # ((\inst13|CNT [17]) # (\inst13|CNT [19]))

	.dataa(gnd),
	.datab(\inst13|CNT [18]),
	.datac(\inst13|CNT [17]),
	.datad(\inst13|CNT [19]),
	.cin(gnd),
	.combout(\inst13|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst13|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N11
dffeas \inst13|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst13|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CNT[15] .is_wysiwyg = "true";
defparam \inst13|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cycloneiii_lcell_comb \inst13|LessThan0~4 (
// Equation(s):
// \inst13|LessThan0~4_combout  = (\inst13|CNT [13]) # ((\inst13|CNT [16]) # ((\inst13|CNT [14]) # (\inst13|CNT [15])))

	.dataa(\inst13|CNT [13]),
	.datab(\inst13|CNT [16]),
	.datac(\inst13|CNT [14]),
	.datad(\inst13|CNT [15]),
	.cin(gnd),
	.combout(\inst13|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst13|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cycloneiii_lcell_comb \inst13|LessThan0~1 (
// Equation(s):
// \inst13|LessThan0~1_combout  = (\inst13|CNT [3]) # ((\inst13|CNT [2] & ((\inst13|CNT [0]) # (\inst13|CNT [1]))))

	.dataa(\inst13|CNT [0]),
	.datab(\inst13|CNT [2]),
	.datac(\inst13|CNT [1]),
	.datad(\inst13|CNT [3]),
	.cin(gnd),
	.combout(\inst13|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|LessThan0~1 .lut_mask = 16'hFFC8;
defparam \inst13|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneiii_lcell_comb \inst13|LessThan0~0 (
// Equation(s):
// \inst13|LessThan0~0_combout  = (\inst13|CNT [9]) # ((\inst13|CNT [10]) # ((\inst13|CNT [12]) # (\inst13|CNT [11])))

	.dataa(\inst13|CNT [9]),
	.datab(\inst13|CNT [10]),
	.datac(\inst13|CNT [12]),
	.datad(\inst13|CNT [11]),
	.cin(gnd),
	.combout(\inst13|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \inst13|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cycloneiii_lcell_comb \inst13|LessThan0~3 (
// Equation(s):
// \inst13|LessThan0~3_combout  = (\inst13|LessThan0~0_combout ) # ((\inst13|LessThan0~2_combout  & (\inst13|LessThan0~1_combout  & \inst13|CNT [8])))

	.dataa(\inst13|LessThan0~2_combout ),
	.datab(\inst13|LessThan0~1_combout ),
	.datac(\inst13|LessThan0~0_combout ),
	.datad(\inst13|CNT [8]),
	.cin(gnd),
	.combout(\inst13|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|LessThan0~3 .lut_mask = 16'hF8F0;
defparam \inst13|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneiii_lcell_comb \inst13|LessThan0~6 (
// Equation(s):
// \inst13|LessThan0~6_combout  = (\inst13|LessThan0~5_combout ) # ((\inst13|LessThan0~4_combout ) # (\inst13|LessThan0~3_combout ))

	.dataa(gnd),
	.datab(\inst13|LessThan0~5_combout ),
	.datac(\inst13|LessThan0~4_combout ),
	.datad(\inst13|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst13|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|LessThan0~6 .lut_mask = 16'hFFFC;
defparam \inst13|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N29
dffeas \inst13|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|CMP .is_wysiwyg = "true";
defparam \inst13|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cycloneiii_lcell_comb \inst13|PWMOUT (
// Equation(s):
// \inst13|PWMOUT~combout  = (\inst13|CMP~q  & \inst5|Scn~q )

	.dataa(gnd),
	.datab(\inst13|CMP~q ),
	.datac(gnd),
	.datad(\inst5|Scn~q ),
	.cin(gnd),
	.combout(\inst13|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|PWMOUT .lut_mask = 16'hCC00;
defparam \inst13|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneiii_lcell_comb \inst2|dsp2fpga4_reg[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga4_reg[14]~feeder_combout  = \XD[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[14]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \inst2|dsp2fpga4_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneiii_lcell_comb \inst2|dsp2fpga4[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[14]~feeder_combout  = \inst2|dsp2fpga4_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [14]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[14]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N13
dffeas \inst2|dsp2fpga4[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneiii_lcell_comb \inst16|T2_shadow[14]~feeder (
// Equation(s):
// \inst16|T2_shadow[14]~feeder_combout  = \inst2|dsp2fpga4 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [14]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[14]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N5
dffeas \inst16|T2_shadow[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[14] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneiii_lcell_comb \inst16|T2_shadow[8]~feeder (
// Equation(s):
// \inst16|T2_shadow[8]~feeder_combout  = \inst2|dsp2fpga4 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [8]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[8]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N17
dffeas \inst16|T2_shadow[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[8] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneiii_lcell_comb \inst2|dsp2fpga4_reg[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga4_reg[6]~feeder_combout  = \XD[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[6]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \inst2|dsp2fpga4_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneiii_lcell_comb \inst2|dsp2fpga4[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[6]~feeder_combout  = \inst2|dsp2fpga4_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [6]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N29
dffeas \inst2|dsp2fpga4[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneiii_lcell_comb \inst16|T2_shadow[6]~feeder (
// Equation(s):
// \inst16|T2_shadow[6]~feeder_combout  = \inst2|dsp2fpga4 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [6]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[6]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N5
dffeas \inst16|T2_shadow[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[6] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N5
dffeas \inst2|dsp2fpga4_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[4]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneiii_lcell_comb \inst2|dsp2fpga4[4]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[4]~feeder_combout  = \inst2|dsp2fpga4_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga4_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[4]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|dsp2fpga4[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N13
dffeas \inst2|dsp2fpga4[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneiii_lcell_comb \inst16|T2_shadow[4]~feeder (
// Equation(s):
// \inst16|T2_shadow[4]~feeder_combout  = \inst2|dsp2fpga4 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [4]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[4]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N17
dffeas \inst16|T2_shadow[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[4] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneiii_lcell_comb \inst2|dsp2fpga4_reg[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga4_reg[3]~feeder_combout  = \XD[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[3]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N13
dffeas \inst2|dsp2fpga4_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneiii_lcell_comb \inst2|dsp2fpga4[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[3]~feeder_combout  = \inst2|dsp2fpga4_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [3]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N9
dffeas \inst2|dsp2fpga4[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneiii_lcell_comb \inst16|T2_shadow[3]~feeder (
// Equation(s):
// \inst16|T2_shadow[3]~feeder_combout  = \inst2|dsp2fpga4 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [3]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[3]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N25
dffeas \inst16|T2_shadow[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[3] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N1
dffeas \inst2|dsp2fpga4_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[1]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneiii_lcell_comb \inst2|dsp2fpga4[1]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[1]~feeder_combout  = \inst2|dsp2fpga4_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [1]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N21
dffeas \inst2|dsp2fpga4[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneiii_lcell_comb \inst16|T2_shadow[1]~feeder (
// Equation(s):
// \inst16|T2_shadow[1]~feeder_combout  = \inst2|dsp2fpga4 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [1]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[1]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N27
dffeas \inst16|T2_shadow[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[1] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneiii_lcell_comb \inst2|dsp2fpga4_reg[0]~feeder (
// Equation(s):
// \inst2|dsp2fpga4_reg[0]~feeder_combout  = \XD[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N3
dffeas \inst2|dsp2fpga4_reg[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga4_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4_reg[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneiii_lcell_comb \inst2|dsp2fpga4[0]~feeder (
// Equation(s):
// \inst2|dsp2fpga4[0]~feeder_combout  = \inst2|dsp2fpga4_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4_reg [0]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga4[0]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N23
dffeas \inst2|dsp2fpga4[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga4[0] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneiii_lcell_comb \inst16|T2_shadow[0]~feeder (
// Equation(s):
// \inst16|T2_shadow[0]~feeder_combout  = \inst2|dsp2fpga4 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga4 [0]),
	.cin(gnd),
	.combout(\inst16|T2_shadow[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T2_shadow[0]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T2_shadow[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N21
dffeas \inst16|T2_shadow[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T2_shadow[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T2_shadow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T2_shadow[0] .is_wysiwyg = "true";
defparam \inst16|T2_shadow[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
cycloneiii_lcell_comb \inst16|LessThan1~1 (
// Equation(s):
// \inst16|LessThan1~1_cout  = CARRY((!\inst|global_cnt_rising [0] & \inst16|T2_shadow [0]))

	.dataa(\inst|global_cnt_rising [0]),
	.datab(\inst16|T2_shadow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst16|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~1 .lut_mask = 16'h0044;
defparam \inst16|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N2
cycloneiii_lcell_comb \inst16|LessThan1~3 (
// Equation(s):
// \inst16|LessThan1~3_cout  = CARRY((\inst|global_cnt_rising [1] & ((!\inst16|LessThan1~1_cout ) # (!\inst16|T2_shadow [1]))) # (!\inst|global_cnt_rising [1] & (!\inst16|T2_shadow [1] & !\inst16|LessThan1~1_cout )))

	.dataa(\inst|global_cnt_rising [1]),
	.datab(\inst16|T2_shadow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~1_cout ),
	.combout(),
	.cout(\inst16|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~3 .lut_mask = 16'h002B;
defparam \inst16|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneiii_lcell_comb \inst16|LessThan1~5 (
// Equation(s):
// \inst16|LessThan1~5_cout  = CARRY((\inst16|T2_shadow [2] & ((!\inst16|LessThan1~3_cout ) # (!\inst|global_cnt_rising [2]))) # (!\inst16|T2_shadow [2] & (!\inst|global_cnt_rising [2] & !\inst16|LessThan1~3_cout )))

	.dataa(\inst16|T2_shadow [2]),
	.datab(\inst|global_cnt_rising [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~3_cout ),
	.combout(),
	.cout(\inst16|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~5 .lut_mask = 16'h002B;
defparam \inst16|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N6
cycloneiii_lcell_comb \inst16|LessThan1~7 (
// Equation(s):
// \inst16|LessThan1~7_cout  = CARRY((\inst|global_cnt_rising [3] & ((!\inst16|LessThan1~5_cout ) # (!\inst16|T2_shadow [3]))) # (!\inst|global_cnt_rising [3] & (!\inst16|T2_shadow [3] & !\inst16|LessThan1~5_cout )))

	.dataa(\inst|global_cnt_rising [3]),
	.datab(\inst16|T2_shadow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~5_cout ),
	.combout(),
	.cout(\inst16|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~7 .lut_mask = 16'h002B;
defparam \inst16|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
cycloneiii_lcell_comb \inst16|LessThan1~9 (
// Equation(s):
// \inst16|LessThan1~9_cout  = CARRY((\inst|global_cnt_rising [4] & (\inst16|T2_shadow [4] & !\inst16|LessThan1~7_cout )) # (!\inst|global_cnt_rising [4] & ((\inst16|T2_shadow [4]) # (!\inst16|LessThan1~7_cout ))))

	.dataa(\inst|global_cnt_rising [4]),
	.datab(\inst16|T2_shadow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~7_cout ),
	.combout(),
	.cout(\inst16|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~9 .lut_mask = 16'h004D;
defparam \inst16|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
cycloneiii_lcell_comb \inst16|LessThan1~11 (
// Equation(s):
// \inst16|LessThan1~11_cout  = CARRY((\inst16|T2_shadow [5] & (\inst|global_cnt_rising [5] & !\inst16|LessThan1~9_cout )) # (!\inst16|T2_shadow [5] & ((\inst|global_cnt_rising [5]) # (!\inst16|LessThan1~9_cout ))))

	.dataa(\inst16|T2_shadow [5]),
	.datab(\inst|global_cnt_rising [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~9_cout ),
	.combout(),
	.cout(\inst16|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~11 .lut_mask = 16'h004D;
defparam \inst16|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
cycloneiii_lcell_comb \inst16|LessThan1~13 (
// Equation(s):
// \inst16|LessThan1~13_cout  = CARRY((\inst|global_cnt_rising [6] & (\inst16|T2_shadow [6] & !\inst16|LessThan1~11_cout )) # (!\inst|global_cnt_rising [6] & ((\inst16|T2_shadow [6]) # (!\inst16|LessThan1~11_cout ))))

	.dataa(\inst|global_cnt_rising [6]),
	.datab(\inst16|T2_shadow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~11_cout ),
	.combout(),
	.cout(\inst16|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~13 .lut_mask = 16'h004D;
defparam \inst16|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
cycloneiii_lcell_comb \inst16|LessThan1~15 (
// Equation(s):
// \inst16|LessThan1~15_cout  = CARRY((\inst16|T2_shadow [7] & (\inst|global_cnt_rising [7] & !\inst16|LessThan1~13_cout )) # (!\inst16|T2_shadow [7] & ((\inst|global_cnt_rising [7]) # (!\inst16|LessThan1~13_cout ))))

	.dataa(\inst16|T2_shadow [7]),
	.datab(\inst|global_cnt_rising [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~13_cout ),
	.combout(),
	.cout(\inst16|LessThan1~15_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~15 .lut_mask = 16'h004D;
defparam \inst16|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
cycloneiii_lcell_comb \inst16|LessThan1~17 (
// Equation(s):
// \inst16|LessThan1~17_cout  = CARRY((\inst|global_cnt_rising [8] & (\inst16|T2_shadow [8] & !\inst16|LessThan1~15_cout )) # (!\inst|global_cnt_rising [8] & ((\inst16|T2_shadow [8]) # (!\inst16|LessThan1~15_cout ))))

	.dataa(\inst|global_cnt_rising [8]),
	.datab(\inst16|T2_shadow [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~15_cout ),
	.combout(),
	.cout(\inst16|LessThan1~17_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~17 .lut_mask = 16'h004D;
defparam \inst16|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
cycloneiii_lcell_comb \inst16|LessThan1~19 (
// Equation(s):
// \inst16|LessThan1~19_cout  = CARRY((\inst16|T2_shadow [9] & (\inst|global_cnt_rising [9] & !\inst16|LessThan1~17_cout )) # (!\inst16|T2_shadow [9] & ((\inst|global_cnt_rising [9]) # (!\inst16|LessThan1~17_cout ))))

	.dataa(\inst16|T2_shadow [9]),
	.datab(\inst|global_cnt_rising [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~17_cout ),
	.combout(),
	.cout(\inst16|LessThan1~19_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~19 .lut_mask = 16'h004D;
defparam \inst16|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
cycloneiii_lcell_comb \inst16|LessThan1~21 (
// Equation(s):
// \inst16|LessThan1~21_cout  = CARRY((\inst16|T2_shadow [10] & ((!\inst16|LessThan1~19_cout ) # (!\inst|global_cnt_rising [10]))) # (!\inst16|T2_shadow [10] & (!\inst|global_cnt_rising [10] & !\inst16|LessThan1~19_cout )))

	.dataa(\inst16|T2_shadow [10]),
	.datab(\inst|global_cnt_rising [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~19_cout ),
	.combout(),
	.cout(\inst16|LessThan1~21_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~21 .lut_mask = 16'h002B;
defparam \inst16|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
cycloneiii_lcell_comb \inst16|LessThan1~23 (
// Equation(s):
// \inst16|LessThan1~23_cout  = CARRY((\inst16|T2_shadow [11] & (\inst|global_cnt_rising [11] & !\inst16|LessThan1~21_cout )) # (!\inst16|T2_shadow [11] & ((\inst|global_cnt_rising [11]) # (!\inst16|LessThan1~21_cout ))))

	.dataa(\inst16|T2_shadow [11]),
	.datab(\inst|global_cnt_rising [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~21_cout ),
	.combout(),
	.cout(\inst16|LessThan1~23_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~23 .lut_mask = 16'h004D;
defparam \inst16|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
cycloneiii_lcell_comb \inst16|LessThan1~25 (
// Equation(s):
// \inst16|LessThan1~25_cout  = CARRY((\inst16|T2_shadow [12] & ((!\inst16|LessThan1~23_cout ) # (!\inst|global_cnt_rising [12]))) # (!\inst16|T2_shadow [12] & (!\inst|global_cnt_rising [12] & !\inst16|LessThan1~23_cout )))

	.dataa(\inst16|T2_shadow [12]),
	.datab(\inst|global_cnt_rising [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~23_cout ),
	.combout(),
	.cout(\inst16|LessThan1~25_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~25 .lut_mask = 16'h002B;
defparam \inst16|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
cycloneiii_lcell_comb \inst16|LessThan1~27 (
// Equation(s):
// \inst16|LessThan1~27_cout  = CARRY((\inst16|T2_shadow [13] & (\inst|global_cnt_rising [13] & !\inst16|LessThan1~25_cout )) # (!\inst16|T2_shadow [13] & ((\inst|global_cnt_rising [13]) # (!\inst16|LessThan1~25_cout ))))

	.dataa(\inst16|T2_shadow [13]),
	.datab(\inst|global_cnt_rising [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~25_cout ),
	.combout(),
	.cout(\inst16|LessThan1~27_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~27 .lut_mask = 16'h004D;
defparam \inst16|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
cycloneiii_lcell_comb \inst16|LessThan1~29 (
// Equation(s):
// \inst16|LessThan1~29_cout  = CARRY((\inst|global_cnt_rising [14] & (\inst16|T2_shadow [14] & !\inst16|LessThan1~27_cout )) # (!\inst|global_cnt_rising [14] & ((\inst16|T2_shadow [14]) # (!\inst16|LessThan1~27_cout ))))

	.dataa(\inst|global_cnt_rising [14]),
	.datab(\inst16|T2_shadow [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan1~27_cout ),
	.combout(),
	.cout(\inst16|LessThan1~29_cout ));
// synopsys translate_off
defparam \inst16|LessThan1~29 .lut_mask = 16'h004D;
defparam \inst16|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
cycloneiii_lcell_comb \inst16|LessThan1~30 (
// Equation(s):
// \inst16|LessThan1~30_combout  = (\inst16|T2_shadow [15] & ((\inst16|LessThan1~29_cout ) # (!\inst|global_cnt_rising [15]))) # (!\inst16|T2_shadow [15] & (!\inst|global_cnt_rising [15] & \inst16|LessThan1~29_cout ))

	.dataa(\inst16|T2_shadow [15]),
	.datab(\inst|global_cnt_rising [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst16|LessThan1~29_cout ),
	.combout(\inst16|LessThan1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LessThan1~30 .lut_mask = 16'hB2B2;
defparam \inst16|LessThan1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
cycloneiii_lcell_comb \inst16|Sp2~0 (
// Equation(s):
// \inst16|Sp2~0_combout  = (\SD~input_o  & !\inst16|LessThan1~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD~input_o ),
	.datad(\inst16|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\inst16|Sp2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Sp2~0 .lut_mask = 16'h00F0;
defparam \inst16|Sp2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N7
dffeas \inst16|Sp2 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|Sp2~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Sp2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Sp2 .is_wysiwyg = "true";
defparam \inst16|Sp2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneiii_lcell_comb \inst17|CNT[1]~22 (
// Equation(s):
// \inst17|CNT[1]~22_combout  = (\inst17|CNT [1] & (!\inst17|CNT[0]~21 )) # (!\inst17|CNT [1] & ((\inst17|CNT[0]~21 ) # (GND)))
// \inst17|CNT[1]~23  = CARRY((!\inst17|CNT[0]~21 ) # (!\inst17|CNT [1]))

	.dataa(gnd),
	.datab(\inst17|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[0]~21 ),
	.combout(\inst17|CNT[1]~22_combout ),
	.cout(\inst17|CNT[1]~23 ));
// synopsys translate_off
defparam \inst17|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst17|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneiii_lcell_comb \inst16|T1_shadow[15]~feeder (
// Equation(s):
// \inst16|T1_shadow[15]~feeder_combout  = \inst2|dsp2fpga3 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3 [15]),
	.cin(gnd),
	.combout(\inst16|T1_shadow[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[15]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T1_shadow[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N9
dffeas \inst16|T1_shadow[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[15] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
cycloneiii_lcell_comb \inst16|T1_shadow[13]~feeder (
// Equation(s):
// \inst16|T1_shadow[13]~feeder_combout  = \inst2|dsp2fpga3 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3 [13]),
	.cin(gnd),
	.combout(\inst16|T1_shadow[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[13]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T1_shadow[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N1
dffeas \inst16|T1_shadow[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[13] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N15
dffeas \inst16|T1_shadow[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [10]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[10] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
cycloneiii_lcell_comb \inst2|dsp2fpga3_reg[7]~feeder (
// Equation(s):
// \inst2|dsp2fpga3_reg[7]~feeder_combout  = \XD[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[7]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y27_N21
dffeas \inst2|dsp2fpga3_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N27
dffeas \inst2|dsp2fpga3[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3_reg [7]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y27_N29
dffeas \inst16|T1_shadow[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga3 [7]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[7] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N13
dffeas \inst2|dsp2fpga3_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[5]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga3_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3_reg[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneiii_lcell_comb \inst2|dsp2fpga3[5]~feeder (
// Equation(s):
// \inst2|dsp2fpga3[5]~feeder_combout  = \inst2|dsp2fpga3_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3_reg [5]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga3[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \inst2|dsp2fpga3[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga3[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
cycloneiii_lcell_comb \inst16|T1_shadow[5]~feeder (
// Equation(s):
// \inst16|T1_shadow[5]~feeder_combout  = \inst2|dsp2fpga3 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3 [5]),
	.cin(gnd),
	.combout(\inst16|T1_shadow[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[5]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T1_shadow[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N25
dffeas \inst16|T1_shadow[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[5] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
cycloneiii_lcell_comb \inst16|T1_shadow[2]~feeder (
// Equation(s):
// \inst16|T1_shadow[2]~feeder_combout  = \inst2|dsp2fpga3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga3 [2]),
	.cin(gnd),
	.combout(\inst16|T1_shadow[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[2]~feeder .lut_mask = 16'hFF00;
defparam \inst16|T1_shadow[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N29
dffeas \inst16|T1_shadow[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[2] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneiii_lcell_comb \inst16|T1_shadow[0]~feeder (
// Equation(s):
// \inst16|T1_shadow[0]~feeder_combout  = \inst2|dsp2fpga3 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga3 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst16|T1_shadow[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|T1_shadow[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst16|T1_shadow[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N17
dffeas \inst16|T1_shadow[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|T1_shadow[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|T1_shadow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|T1_shadow[0] .is_wysiwyg = "true";
defparam \inst16|T1_shadow[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneiii_lcell_comb \inst16|LessThan0~1 (
// Equation(s):
// \inst16|LessThan0~1_cout  = CARRY((!\inst|global_cnt_rising [0] & \inst16|T1_shadow [0]))

	.dataa(\inst|global_cnt_rising [0]),
	.datab(\inst16|T1_shadow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst16|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~1 .lut_mask = 16'h0044;
defparam \inst16|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneiii_lcell_comb \inst16|LessThan0~3 (
// Equation(s):
// \inst16|LessThan0~3_cout  = CARRY((\inst16|T1_shadow [1] & (\inst|global_cnt_rising [1] & !\inst16|LessThan0~1_cout )) # (!\inst16|T1_shadow [1] & ((\inst|global_cnt_rising [1]) # (!\inst16|LessThan0~1_cout ))))

	.dataa(\inst16|T1_shadow [1]),
	.datab(\inst|global_cnt_rising [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~1_cout ),
	.combout(),
	.cout(\inst16|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneiii_lcell_comb \inst16|LessThan0~5 (
// Equation(s):
// \inst16|LessThan0~5_cout  = CARRY((\inst|global_cnt_rising [2] & (\inst16|T1_shadow [2] & !\inst16|LessThan0~3_cout )) # (!\inst|global_cnt_rising [2] & ((\inst16|T1_shadow [2]) # (!\inst16|LessThan0~3_cout ))))

	.dataa(\inst|global_cnt_rising [2]),
	.datab(\inst16|T1_shadow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~3_cout ),
	.combout(),
	.cout(\inst16|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneiii_lcell_comb \inst16|LessThan0~7 (
// Equation(s):
// \inst16|LessThan0~7_cout  = CARRY((\inst16|T1_shadow [3] & (\inst|global_cnt_rising [3] & !\inst16|LessThan0~5_cout )) # (!\inst16|T1_shadow [3] & ((\inst|global_cnt_rising [3]) # (!\inst16|LessThan0~5_cout ))))

	.dataa(\inst16|T1_shadow [3]),
	.datab(\inst|global_cnt_rising [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~5_cout ),
	.combout(),
	.cout(\inst16|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneiii_lcell_comb \inst16|LessThan0~9 (
// Equation(s):
// \inst16|LessThan0~9_cout  = CARRY((\inst16|T1_shadow [4] & ((!\inst16|LessThan0~7_cout ) # (!\inst|global_cnt_rising [4]))) # (!\inst16|T1_shadow [4] & (!\inst|global_cnt_rising [4] & !\inst16|LessThan0~7_cout )))

	.dataa(\inst16|T1_shadow [4]),
	.datab(\inst|global_cnt_rising [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~7_cout ),
	.combout(),
	.cout(\inst16|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneiii_lcell_comb \inst16|LessThan0~11 (
// Equation(s):
// \inst16|LessThan0~11_cout  = CARRY((\inst|global_cnt_rising [5] & ((!\inst16|LessThan0~9_cout ) # (!\inst16|T1_shadow [5]))) # (!\inst|global_cnt_rising [5] & (!\inst16|T1_shadow [5] & !\inst16|LessThan0~9_cout )))

	.dataa(\inst|global_cnt_rising [5]),
	.datab(\inst16|T1_shadow [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~9_cout ),
	.combout(),
	.cout(\inst16|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~11 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneiii_lcell_comb \inst16|LessThan0~13 (
// Equation(s):
// \inst16|LessThan0~13_cout  = CARRY((\inst16|T1_shadow [6] & ((!\inst16|LessThan0~11_cout ) # (!\inst|global_cnt_rising [6]))) # (!\inst16|T1_shadow [6] & (!\inst|global_cnt_rising [6] & !\inst16|LessThan0~11_cout )))

	.dataa(\inst16|T1_shadow [6]),
	.datab(\inst|global_cnt_rising [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~11_cout ),
	.combout(),
	.cout(\inst16|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneiii_lcell_comb \inst16|LessThan0~15 (
// Equation(s):
// \inst16|LessThan0~15_cout  = CARRY((\inst|global_cnt_rising [7] & ((!\inst16|LessThan0~13_cout ) # (!\inst16|T1_shadow [7]))) # (!\inst|global_cnt_rising [7] & (!\inst16|T1_shadow [7] & !\inst16|LessThan0~13_cout )))

	.dataa(\inst|global_cnt_rising [7]),
	.datab(\inst16|T1_shadow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~13_cout ),
	.combout(),
	.cout(\inst16|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~15 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneiii_lcell_comb \inst16|LessThan0~17 (
// Equation(s):
// \inst16|LessThan0~17_cout  = CARRY((\inst16|T1_shadow [8] & ((!\inst16|LessThan0~15_cout ) # (!\inst|global_cnt_rising [8]))) # (!\inst16|T1_shadow [8] & (!\inst|global_cnt_rising [8] & !\inst16|LessThan0~15_cout )))

	.dataa(\inst16|T1_shadow [8]),
	.datab(\inst|global_cnt_rising [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~15_cout ),
	.combout(),
	.cout(\inst16|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~17 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneiii_lcell_comb \inst16|LessThan0~19 (
// Equation(s):
// \inst16|LessThan0~19_cout  = CARRY((\inst16|T1_shadow [9] & (\inst|global_cnt_rising [9] & !\inst16|LessThan0~17_cout )) # (!\inst16|T1_shadow [9] & ((\inst|global_cnt_rising [9]) # (!\inst16|LessThan0~17_cout ))))

	.dataa(\inst16|T1_shadow [9]),
	.datab(\inst|global_cnt_rising [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~17_cout ),
	.combout(),
	.cout(\inst16|LessThan0~19_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~19 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneiii_lcell_comb \inst16|LessThan0~21 (
// Equation(s):
// \inst16|LessThan0~21_cout  = CARRY((\inst|global_cnt_rising [10] & (\inst16|T1_shadow [10] & !\inst16|LessThan0~19_cout )) # (!\inst|global_cnt_rising [10] & ((\inst16|T1_shadow [10]) # (!\inst16|LessThan0~19_cout ))))

	.dataa(\inst|global_cnt_rising [10]),
	.datab(\inst16|T1_shadow [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~19_cout ),
	.combout(),
	.cout(\inst16|LessThan0~21_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~21 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneiii_lcell_comb \inst16|LessThan0~23 (
// Equation(s):
// \inst16|LessThan0~23_cout  = CARRY((\inst16|T1_shadow [11] & (\inst|global_cnt_rising [11] & !\inst16|LessThan0~21_cout )) # (!\inst16|T1_shadow [11] & ((\inst|global_cnt_rising [11]) # (!\inst16|LessThan0~21_cout ))))

	.dataa(\inst16|T1_shadow [11]),
	.datab(\inst|global_cnt_rising [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~21_cout ),
	.combout(),
	.cout(\inst16|LessThan0~23_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~23 .lut_mask = 16'h004D;
defparam \inst16|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneiii_lcell_comb \inst16|LessThan0~25 (
// Equation(s):
// \inst16|LessThan0~25_cout  = CARRY((\inst16|T1_shadow [12] & ((!\inst16|LessThan0~23_cout ) # (!\inst|global_cnt_rising [12]))) # (!\inst16|T1_shadow [12] & (!\inst|global_cnt_rising [12] & !\inst16|LessThan0~23_cout )))

	.dataa(\inst16|T1_shadow [12]),
	.datab(\inst|global_cnt_rising [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~23_cout ),
	.combout(),
	.cout(\inst16|LessThan0~25_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~25 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneiii_lcell_comb \inst16|LessThan0~27 (
// Equation(s):
// \inst16|LessThan0~27_cout  = CARRY((\inst|global_cnt_rising [13] & ((!\inst16|LessThan0~25_cout ) # (!\inst16|T1_shadow [13]))) # (!\inst|global_cnt_rising [13] & (!\inst16|T1_shadow [13] & !\inst16|LessThan0~25_cout )))

	.dataa(\inst|global_cnt_rising [13]),
	.datab(\inst16|T1_shadow [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~25_cout ),
	.combout(),
	.cout(\inst16|LessThan0~27_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~27 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneiii_lcell_comb \inst16|LessThan0~29 (
// Equation(s):
// \inst16|LessThan0~29_cout  = CARRY((\inst16|T1_shadow [14] & ((!\inst16|LessThan0~27_cout ) # (!\inst|global_cnt_rising [14]))) # (!\inst16|T1_shadow [14] & (!\inst|global_cnt_rising [14] & !\inst16|LessThan0~27_cout )))

	.dataa(\inst16|T1_shadow [14]),
	.datab(\inst|global_cnt_rising [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst16|LessThan0~27_cout ),
	.combout(),
	.cout(\inst16|LessThan0~29_cout ));
// synopsys translate_off
defparam \inst16|LessThan0~29 .lut_mask = 16'h002B;
defparam \inst16|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneiii_lcell_comb \inst16|LessThan0~30 (
// Equation(s):
// \inst16|LessThan0~30_combout  = (\inst|global_cnt_rising [15] & (\inst16|LessThan0~29_cout  & \inst16|T1_shadow [15])) # (!\inst|global_cnt_rising [15] & ((\inst16|LessThan0~29_cout ) # (\inst16|T1_shadow [15])))

	.dataa(\inst|global_cnt_rising [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|T1_shadow [15]),
	.cin(\inst16|LessThan0~29_cout ),
	.combout(\inst16|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LessThan0~30 .lut_mask = 16'hF550;
defparam \inst16|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneiii_lcell_comb \inst16|LessThan0~30_wirecell (
// Equation(s):
// \inst16|LessThan0~30_wirecell_combout  = !\inst16|LessThan0~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\inst16|LessThan0~30_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LessThan0~30_wirecell .lut_mask = 16'h00FF;
defparam \inst16|LessThan0~30_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N25
dffeas \inst16|Sp1 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|LessThan0~30_wirecell_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SD~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Sp1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Sp1 .is_wysiwyg = "true";
defparam \inst16|Sp1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N0
cycloneiii_lcell_comb \inst16|Sp (
// Equation(s):
// \inst16|Sp~combout  = (\inst16|Sp1~q  & !\inst16|Sp2~q )

	.dataa(gnd),
	.datab(\inst16|Sp1~q ),
	.datac(gnd),
	.datad(\inst16|Sp2~q ),
	.cin(gnd),
	.combout(\inst16|Sp~combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Sp .lut_mask = 16'h00CC;
defparam \inst16|Sp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N1
dffeas \inst17|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|Sp~combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CE .is_wysiwyg = "true";
defparam \inst17|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N15
dffeas \inst17|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[1] .is_wysiwyg = "true";
defparam \inst17|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneiii_lcell_comb \inst17|CNT[2]~24 (
// Equation(s):
// \inst17|CNT[2]~24_combout  = (\inst17|CNT [2] & (\inst17|CNT[1]~23  $ (GND))) # (!\inst17|CNT [2] & (!\inst17|CNT[1]~23  & VCC))
// \inst17|CNT[2]~25  = CARRY((\inst17|CNT [2] & !\inst17|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst17|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[1]~23 ),
	.combout(\inst17|CNT[2]~24_combout ),
	.cout(\inst17|CNT[2]~25 ));
// synopsys translate_off
defparam \inst17|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst17|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N17
dffeas \inst17|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[2] .is_wysiwyg = "true";
defparam \inst17|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneiii_lcell_comb \inst17|CNT[3]~26 (
// Equation(s):
// \inst17|CNT[3]~26_combout  = (\inst17|CNT [3] & (!\inst17|CNT[2]~25 )) # (!\inst17|CNT [3] & ((\inst17|CNT[2]~25 ) # (GND)))
// \inst17|CNT[3]~27  = CARRY((!\inst17|CNT[2]~25 ) # (!\inst17|CNT [3]))

	.dataa(gnd),
	.datab(\inst17|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[2]~25 ),
	.combout(\inst17|CNT[3]~26_combout ),
	.cout(\inst17|CNT[3]~27 ));
// synopsys translate_off
defparam \inst17|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst17|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N19
dffeas \inst17|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[3] .is_wysiwyg = "true";
defparam \inst17|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneiii_lcell_comb \inst17|CNT[4]~28 (
// Equation(s):
// \inst17|CNT[4]~28_combout  = (\inst17|CNT [4] & (\inst17|CNT[3]~27  $ (GND))) # (!\inst17|CNT [4] & (!\inst17|CNT[3]~27  & VCC))
// \inst17|CNT[4]~29  = CARRY((\inst17|CNT [4] & !\inst17|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst17|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[3]~27 ),
	.combout(\inst17|CNT[4]~28_combout ),
	.cout(\inst17|CNT[4]~29 ));
// synopsys translate_off
defparam \inst17|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst17|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N21
dffeas \inst17|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[4] .is_wysiwyg = "true";
defparam \inst17|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneiii_lcell_comb \inst17|CNT[6]~32 (
// Equation(s):
// \inst17|CNT[6]~32_combout  = (\inst17|CNT [6] & (\inst17|CNT[5]~31  $ (GND))) # (!\inst17|CNT [6] & (!\inst17|CNT[5]~31  & VCC))
// \inst17|CNT[6]~33  = CARRY((\inst17|CNT [6] & !\inst17|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst17|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[5]~31 ),
	.combout(\inst17|CNT[6]~32_combout ),
	.cout(\inst17|CNT[6]~33 ));
// synopsys translate_off
defparam \inst17|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst17|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N25
dffeas \inst17|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[6] .is_wysiwyg = "true";
defparam \inst17|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneiii_lcell_comb \inst17|CNT[8]~36 (
// Equation(s):
// \inst17|CNT[8]~36_combout  = (\inst17|CNT [8] & (\inst17|CNT[7]~35  $ (GND))) # (!\inst17|CNT [8] & (!\inst17|CNT[7]~35  & VCC))
// \inst17|CNT[8]~37  = CARRY((\inst17|CNT [8] & !\inst17|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst17|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[7]~35 ),
	.combout(\inst17|CNT[8]~36_combout ),
	.cout(\inst17|CNT[8]~37 ));
// synopsys translate_off
defparam \inst17|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst17|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y25_N29
dffeas \inst17|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[8] .is_wysiwyg = "true";
defparam \inst17|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneiii_lcell_comb \inst17|CNT[10]~40 (
// Equation(s):
// \inst17|CNT[10]~40_combout  = (\inst17|CNT [10] & (\inst17|CNT[9]~39  $ (GND))) # (!\inst17|CNT [10] & (!\inst17|CNT[9]~39  & VCC))
// \inst17|CNT[10]~41  = CARRY((\inst17|CNT [10] & !\inst17|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst17|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[9]~39 ),
	.combout(\inst17|CNT[10]~40_combout ),
	.cout(\inst17|CNT[10]~41 ));
// synopsys translate_off
defparam \inst17|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst17|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N1
dffeas \inst17|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[10] .is_wysiwyg = "true";
defparam \inst17|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneiii_lcell_comb \inst17|CNT[11]~42 (
// Equation(s):
// \inst17|CNT[11]~42_combout  = (\inst17|CNT [11] & (!\inst17|CNT[10]~41 )) # (!\inst17|CNT [11] & ((\inst17|CNT[10]~41 ) # (GND)))
// \inst17|CNT[11]~43  = CARRY((!\inst17|CNT[10]~41 ) # (!\inst17|CNT [11]))

	.dataa(gnd),
	.datab(\inst17|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[10]~41 ),
	.combout(\inst17|CNT[11]~42_combout ),
	.cout(\inst17|CNT[11]~43 ));
// synopsys translate_off
defparam \inst17|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst17|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N3
dffeas \inst17|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[11] .is_wysiwyg = "true";
defparam \inst17|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneiii_lcell_comb \inst17|CNT[12]~44 (
// Equation(s):
// \inst17|CNT[12]~44_combout  = (\inst17|CNT [12] & (\inst17|CNT[11]~43  $ (GND))) # (!\inst17|CNT [12] & (!\inst17|CNT[11]~43  & VCC))
// \inst17|CNT[12]~45  = CARRY((\inst17|CNT [12] & !\inst17|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst17|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[11]~43 ),
	.combout(\inst17|CNT[12]~44_combout ),
	.cout(\inst17|CNT[12]~45 ));
// synopsys translate_off
defparam \inst17|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst17|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N5
dffeas \inst17|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[12] .is_wysiwyg = "true";
defparam \inst17|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneiii_lcell_comb \inst17|CNT[14]~48 (
// Equation(s):
// \inst17|CNT[14]~48_combout  = (\inst17|CNT [14] & (\inst17|CNT[13]~47  $ (GND))) # (!\inst17|CNT [14] & (!\inst17|CNT[13]~47  & VCC))
// \inst17|CNT[14]~49  = CARRY((\inst17|CNT [14] & !\inst17|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst17|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[13]~47 ),
	.combout(\inst17|CNT[14]~48_combout ),
	.cout(\inst17|CNT[14]~49 ));
// synopsys translate_off
defparam \inst17|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst17|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N9
dffeas \inst17|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[14] .is_wysiwyg = "true";
defparam \inst17|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneiii_lcell_comb \inst17|CNT[15]~50 (
// Equation(s):
// \inst17|CNT[15]~50_combout  = (\inst17|CNT [15] & (!\inst17|CNT[14]~49 )) # (!\inst17|CNT [15] & ((\inst17|CNT[14]~49 ) # (GND)))
// \inst17|CNT[15]~51  = CARRY((!\inst17|CNT[14]~49 ) # (!\inst17|CNT [15]))

	.dataa(\inst17|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[14]~49 ),
	.combout(\inst17|CNT[15]~50_combout ),
	.cout(\inst17|CNT[15]~51 ));
// synopsys translate_off
defparam \inst17|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst17|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N12
cycloneiii_lcell_comb \inst17|CNT[16]~52 (
// Equation(s):
// \inst17|CNT[16]~52_combout  = (\inst17|CNT [16] & (\inst17|CNT[15]~51  $ (GND))) # (!\inst17|CNT [16] & (!\inst17|CNT[15]~51  & VCC))
// \inst17|CNT[16]~53  = CARRY((\inst17|CNT [16] & !\inst17|CNT[15]~51 ))

	.dataa(\inst17|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[15]~51 ),
	.combout(\inst17|CNT[16]~52_combout ),
	.cout(\inst17|CNT[16]~53 ));
// synopsys translate_off
defparam \inst17|CNT[16]~52 .lut_mask = 16'hA50A;
defparam \inst17|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N13
dffeas \inst17|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[16] .is_wysiwyg = "true";
defparam \inst17|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y24_N11
dffeas \inst17|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[15] .is_wysiwyg = "true";
defparam \inst17|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneiii_lcell_comb \inst17|LessThan0~4 (
// Equation(s):
// \inst17|LessThan0~4_combout  = (\inst17|CNT [13]) # ((\inst17|CNT [16]) # ((\inst17|CNT [14]) # (\inst17|CNT [15])))

	.dataa(\inst17|CNT [13]),
	.datab(\inst17|CNT [16]),
	.datac(\inst17|CNT [14]),
	.datad(\inst17|CNT [15]),
	.cin(gnd),
	.combout(\inst17|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst17|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneiii_lcell_comb \inst17|CNT[17]~54 (
// Equation(s):
// \inst17|CNT[17]~54_combout  = (\inst17|CNT [17] & (!\inst17|CNT[16]~53 )) # (!\inst17|CNT [17] & ((\inst17|CNT[16]~53 ) # (GND)))
// \inst17|CNT[17]~55  = CARRY((!\inst17|CNT[16]~53 ) # (!\inst17|CNT [17]))

	.dataa(gnd),
	.datab(\inst17|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[16]~53 ),
	.combout(\inst17|CNT[17]~54_combout ),
	.cout(\inst17|CNT[17]~55 ));
// synopsys translate_off
defparam \inst17|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst17|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N15
dffeas \inst17|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[17] .is_wysiwyg = "true";
defparam \inst17|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneiii_lcell_comb \inst17|CNT[18]~56 (
// Equation(s):
// \inst17|CNT[18]~56_combout  = (\inst17|CNT [18] & (\inst17|CNT[17]~55  $ (GND))) # (!\inst17|CNT [18] & (!\inst17|CNT[17]~55  & VCC))
// \inst17|CNT[18]~57  = CARRY((\inst17|CNT [18] & !\inst17|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst17|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst17|CNT[17]~55 ),
	.combout(\inst17|CNT[18]~56_combout ),
	.cout(\inst17|CNT[18]~57 ));
// synopsys translate_off
defparam \inst17|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst17|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N17
dffeas \inst17|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[18] .is_wysiwyg = "true";
defparam \inst17|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneiii_lcell_comb \inst17|CNT[19]~58 (
// Equation(s):
// \inst17|CNT[19]~58_combout  = \inst17|CNT[18]~57  $ (\inst17|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst17|CNT [19]),
	.cin(\inst17|CNT[18]~57 ),
	.combout(\inst17|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst17|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y24_N19
dffeas \inst17|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst17|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CNT[19] .is_wysiwyg = "true";
defparam \inst17|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneiii_lcell_comb \inst17|LessThan0~5 (
// Equation(s):
// \inst17|LessThan0~5_combout  = (\inst17|CNT [18]) # ((\inst17|CNT [17]) # (\inst17|CNT [19]))

	.dataa(gnd),
	.datab(\inst17|CNT [18]),
	.datac(\inst17|CNT [17]),
	.datad(\inst17|CNT [19]),
	.cin(gnd),
	.combout(\inst17|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst17|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneiii_lcell_comb \inst17|LessThan0~0 (
// Equation(s):
// \inst17|LessThan0~0_combout  = (\inst17|CNT [9]) # ((\inst17|CNT [11]) # ((\inst17|CNT [12]) # (\inst17|CNT [10])))

	.dataa(\inst17|CNT [9]),
	.datab(\inst17|CNT [11]),
	.datac(\inst17|CNT [12]),
	.datad(\inst17|CNT [10]),
	.cin(gnd),
	.combout(\inst17|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \inst17|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneiii_lcell_comb \inst17|LessThan0~1 (
// Equation(s):
// \inst17|LessThan0~1_combout  = (\inst17|CNT [3]) # ((\inst17|CNT [2] & ((\inst17|CNT [0]) # (\inst17|CNT [1]))))

	.dataa(\inst17|CNT [0]),
	.datab(\inst17|CNT [3]),
	.datac(\inst17|CNT [1]),
	.datad(\inst17|CNT [2]),
	.cin(gnd),
	.combout(\inst17|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LessThan0~1 .lut_mask = 16'hFECC;
defparam \inst17|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneiii_lcell_comb \inst17|LessThan0~3 (
// Equation(s):
// \inst17|LessThan0~3_combout  = (\inst17|LessThan0~0_combout ) # ((\inst17|LessThan0~2_combout  & (\inst17|CNT [8] & \inst17|LessThan0~1_combout )))

	.dataa(\inst17|LessThan0~2_combout ),
	.datab(\inst17|CNT [8]),
	.datac(\inst17|LessThan0~0_combout ),
	.datad(\inst17|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\inst17|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LessThan0~3 .lut_mask = 16'hF8F0;
defparam \inst17|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneiii_lcell_comb \inst17|LessThan0~6 (
// Equation(s):
// \inst17|LessThan0~6_combout  = (\inst17|LessThan0~4_combout ) # ((\inst17|LessThan0~5_combout ) # (\inst17|LessThan0~3_combout ))

	.dataa(gnd),
	.datab(\inst17|LessThan0~4_combout ),
	.datac(\inst17|LessThan0~5_combout ),
	.datad(\inst17|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst17|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LessThan0~6 .lut_mask = 16'hFFFC;
defparam \inst17|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y24_N21
dffeas \inst17|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst17|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|CMP .is_wysiwyg = "true";
defparam \inst17|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N16
cycloneiii_lcell_comb \inst17|PWMOUT (
// Equation(s):
// \inst17|PWMOUT~combout  = (!\inst16|Sp2~q  & (\inst17|CMP~q  & \inst16|Sp1~q ))

	.dataa(\inst16|Sp2~q ),
	.datab(\inst17|CMP~q ),
	.datac(gnd),
	.datad(\inst16|Sp1~q ),
	.cin(gnd),
	.combout(\inst17|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst17|PWMOUT .lut_mask = 16'h4400;
defparam \inst17|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N14
cycloneiii_lcell_comb \inst18|CNT[1]~22 (
// Equation(s):
// \inst18|CNT[1]~22_combout  = (\inst18|CNT [1] & (!\inst18|CNT[0]~21 )) # (!\inst18|CNT [1] & ((\inst18|CNT[0]~21 ) # (GND)))
// \inst18|CNT[1]~23  = CARRY((!\inst18|CNT[0]~21 ) # (!\inst18|CNT [1]))

	.dataa(gnd),
	.datab(\inst18|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[0]~21 ),
	.combout(\inst18|CNT[1]~22_combout ),
	.cout(\inst18|CNT[1]~23 ));
// synopsys translate_off
defparam \inst18|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst18|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N26
cycloneiii_lcell_comb \inst16|Sn~0 (
// Equation(s):
// \inst16|Sn~0_combout  = (\SD~input_o  & ((\inst16|Sp2~q ) # (!\inst16|Sp1~q )))

	.dataa(gnd),
	.datab(\inst16|Sp1~q ),
	.datac(\SD~input_o ),
	.datad(\inst16|Sp2~q ),
	.cin(gnd),
	.combout(\inst16|Sn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|Sn~0 .lut_mask = 16'hF030;
defparam \inst16|Sn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N27
dffeas \inst16|Sn (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst16|Sn~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|Sn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|Sn .is_wysiwyg = "true";
defparam \inst16|Sn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneiii_lcell_comb \inst18|CE~feeder (
// Equation(s):
// \inst18|CE~feeder_combout  = \inst16|Sn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|Sn~q ),
	.cin(gnd),
	.combout(\inst18|CE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|CE~feeder .lut_mask = 16'hFF00;
defparam \inst18|CE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N23
dffeas \inst18|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CE~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CE .is_wysiwyg = "true";
defparam \inst18|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N15
dffeas \inst18|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[1] .is_wysiwyg = "true";
defparam \inst18|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cycloneiii_lcell_comb \inst18|CNT[2]~24 (
// Equation(s):
// \inst18|CNT[2]~24_combout  = (\inst18|CNT [2] & (\inst18|CNT[1]~23  $ (GND))) # (!\inst18|CNT [2] & (!\inst18|CNT[1]~23  & VCC))
// \inst18|CNT[2]~25  = CARRY((\inst18|CNT [2] & !\inst18|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst18|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[1]~23 ),
	.combout(\inst18|CNT[2]~24_combout ),
	.cout(\inst18|CNT[2]~25 ));
// synopsys translate_off
defparam \inst18|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst18|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \inst18|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[2] .is_wysiwyg = "true";
defparam \inst18|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N18
cycloneiii_lcell_comb \inst18|CNT[3]~26 (
// Equation(s):
// \inst18|CNT[3]~26_combout  = (\inst18|CNT [3] & (!\inst18|CNT[2]~25 )) # (!\inst18|CNT [3] & ((\inst18|CNT[2]~25 ) # (GND)))
// \inst18|CNT[3]~27  = CARRY((!\inst18|CNT[2]~25 ) # (!\inst18|CNT [3]))

	.dataa(gnd),
	.datab(\inst18|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[2]~25 ),
	.combout(\inst18|CNT[3]~26_combout ),
	.cout(\inst18|CNT[3]~27 ));
// synopsys translate_off
defparam \inst18|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst18|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y25_N19
dffeas \inst18|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[3] .is_wysiwyg = "true";
defparam \inst18|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N20
cycloneiii_lcell_comb \inst18|CNT[4]~28 (
// Equation(s):
// \inst18|CNT[4]~28_combout  = (\inst18|CNT [4] & (\inst18|CNT[3]~27  $ (GND))) # (!\inst18|CNT [4] & (!\inst18|CNT[3]~27  & VCC))
// \inst18|CNT[4]~29  = CARRY((\inst18|CNT [4] & !\inst18|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst18|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[3]~27 ),
	.combout(\inst18|CNT[4]~28_combout ),
	.cout(\inst18|CNT[4]~29 ));
// synopsys translate_off
defparam \inst18|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst18|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y25_N21
dffeas \inst18|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[4] .is_wysiwyg = "true";
defparam \inst18|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N24
cycloneiii_lcell_comb \inst18|CNT[6]~32 (
// Equation(s):
// \inst18|CNT[6]~32_combout  = (\inst18|CNT [6] & (\inst18|CNT[5]~31  $ (GND))) # (!\inst18|CNT [6] & (!\inst18|CNT[5]~31  & VCC))
// \inst18|CNT[6]~33  = CARRY((\inst18|CNT [6] & !\inst18|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst18|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[5]~31 ),
	.combout(\inst18|CNT[6]~32_combout ),
	.cout(\inst18|CNT[6]~33 ));
// synopsys translate_off
defparam \inst18|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst18|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y25_N25
dffeas \inst18|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[6] .is_wysiwyg = "true";
defparam \inst18|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N28
cycloneiii_lcell_comb \inst18|CNT[8]~36 (
// Equation(s):
// \inst18|CNT[8]~36_combout  = (\inst18|CNT [8] & (\inst18|CNT[7]~35  $ (GND))) # (!\inst18|CNT [8] & (!\inst18|CNT[7]~35  & VCC))
// \inst18|CNT[8]~37  = CARRY((\inst18|CNT [8] & !\inst18|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst18|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[7]~35 ),
	.combout(\inst18|CNT[8]~36_combout ),
	.cout(\inst18|CNT[8]~37 ));
// synopsys translate_off
defparam \inst18|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst18|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y25_N29
dffeas \inst18|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[8] .is_wysiwyg = "true";
defparam \inst18|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneiii_lcell_comb \inst18|CNT[10]~40 (
// Equation(s):
// \inst18|CNT[10]~40_combout  = (\inst18|CNT [10] & (\inst18|CNT[9]~39  $ (GND))) # (!\inst18|CNT [10] & (!\inst18|CNT[9]~39  & VCC))
// \inst18|CNT[10]~41  = CARRY((\inst18|CNT [10] & !\inst18|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst18|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[9]~39 ),
	.combout(\inst18|CNT[10]~40_combout ),
	.cout(\inst18|CNT[10]~41 ));
// synopsys translate_off
defparam \inst18|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst18|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y24_N1
dffeas \inst18|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[10] .is_wysiwyg = "true";
defparam \inst18|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cycloneiii_lcell_comb \inst18|CNT[11]~42 (
// Equation(s):
// \inst18|CNT[11]~42_combout  = (\inst18|CNT [11] & (!\inst18|CNT[10]~41 )) # (!\inst18|CNT [11] & ((\inst18|CNT[10]~41 ) # (GND)))
// \inst18|CNT[11]~43  = CARRY((!\inst18|CNT[10]~41 ) # (!\inst18|CNT [11]))

	.dataa(gnd),
	.datab(\inst18|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[10]~41 ),
	.combout(\inst18|CNT[11]~42_combout ),
	.cout(\inst18|CNT[11]~43 ));
// synopsys translate_off
defparam \inst18|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst18|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y24_N3
dffeas \inst18|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[11] .is_wysiwyg = "true";
defparam \inst18|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cycloneiii_lcell_comb \inst18|CNT[12]~44 (
// Equation(s):
// \inst18|CNT[12]~44_combout  = (\inst18|CNT [12] & (\inst18|CNT[11]~43  $ (GND))) # (!\inst18|CNT [12] & (!\inst18|CNT[11]~43  & VCC))
// \inst18|CNT[12]~45  = CARRY((\inst18|CNT [12] & !\inst18|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst18|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[11]~43 ),
	.combout(\inst18|CNT[12]~44_combout ),
	.cout(\inst18|CNT[12]~45 ));
// synopsys translate_off
defparam \inst18|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst18|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y24_N5
dffeas \inst18|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[12] .is_wysiwyg = "true";
defparam \inst18|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneiii_lcell_comb \inst18|CNT[14]~48 (
// Equation(s):
// \inst18|CNT[14]~48_combout  = (\inst18|CNT [14] & (\inst18|CNT[13]~47  $ (GND))) # (!\inst18|CNT [14] & (!\inst18|CNT[13]~47  & VCC))
// \inst18|CNT[14]~49  = CARRY((\inst18|CNT [14] & !\inst18|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst18|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[13]~47 ),
	.combout(\inst18|CNT[14]~48_combout ),
	.cout(\inst18|CNT[14]~49 ));
// synopsys translate_off
defparam \inst18|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst18|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y24_N9
dffeas \inst18|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[14] .is_wysiwyg = "true";
defparam \inst18|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneiii_lcell_comb \inst18|CNT[15]~50 (
// Equation(s):
// \inst18|CNT[15]~50_combout  = (\inst18|CNT [15] & (!\inst18|CNT[14]~49 )) # (!\inst18|CNT [15] & ((\inst18|CNT[14]~49 ) # (GND)))
// \inst18|CNT[15]~51  = CARRY((!\inst18|CNT[14]~49 ) # (!\inst18|CNT [15]))

	.dataa(\inst18|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[14]~49 ),
	.combout(\inst18|CNT[15]~50_combout ),
	.cout(\inst18|CNT[15]~51 ));
// synopsys translate_off
defparam \inst18|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst18|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneiii_lcell_comb \inst18|CNT[16]~52 (
// Equation(s):
// \inst18|CNT[16]~52_combout  = (\inst18|CNT [16] & (\inst18|CNT[15]~51  $ (GND))) # (!\inst18|CNT [16] & (!\inst18|CNT[15]~51  & VCC))
// \inst18|CNT[16]~53  = CARRY((\inst18|CNT [16] & !\inst18|CNT[15]~51 ))

	.dataa(\inst18|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[15]~51 ),
	.combout(\inst18|CNT[16]~52_combout ),
	.cout(\inst18|CNT[16]~53 ));
// synopsys translate_off
defparam \inst18|CNT[16]~52 .lut_mask = 16'hA50A;
defparam \inst18|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cycloneiii_lcell_comb \inst18|CNT[17]~54 (
// Equation(s):
// \inst18|CNT[17]~54_combout  = (\inst18|CNT [17] & (!\inst18|CNT[16]~53 )) # (!\inst18|CNT [17] & ((\inst18|CNT[16]~53 ) # (GND)))
// \inst18|CNT[17]~55  = CARRY((!\inst18|CNT[16]~53 ) # (!\inst18|CNT [17]))

	.dataa(gnd),
	.datab(\inst18|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[16]~53 ),
	.combout(\inst18|CNT[17]~54_combout ),
	.cout(\inst18|CNT[17]~55 ));
// synopsys translate_off
defparam \inst18|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst18|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y24_N15
dffeas \inst18|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[17] .is_wysiwyg = "true";
defparam \inst18|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneiii_lcell_comb \inst18|CNT[18]~56 (
// Equation(s):
// \inst18|CNT[18]~56_combout  = (\inst18|CNT [18] & (\inst18|CNT[17]~55  $ (GND))) # (!\inst18|CNT [18] & (!\inst18|CNT[17]~55  & VCC))
// \inst18|CNT[18]~57  = CARRY((\inst18|CNT [18] & !\inst18|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst18|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|CNT[17]~55 ),
	.combout(\inst18|CNT[18]~56_combout ),
	.cout(\inst18|CNT[18]~57 ));
// synopsys translate_off
defparam \inst18|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst18|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \inst18|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[18] .is_wysiwyg = "true";
defparam \inst18|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cycloneiii_lcell_comb \inst18|CNT[19]~58 (
// Equation(s):
// \inst18|CNT[19]~58_combout  = \inst18|CNT[18]~57  $ (\inst18|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|CNT [19]),
	.cin(\inst18|CNT[18]~57 ),
	.combout(\inst18|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst18|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y24_N19
dffeas \inst18|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[19] .is_wysiwyg = "true";
defparam \inst18|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cycloneiii_lcell_comb \inst18|LessThan0~5 (
// Equation(s):
// \inst18|LessThan0~5_combout  = (\inst18|CNT [19]) # ((\inst18|CNT [17]) # (\inst18|CNT [18]))

	.dataa(gnd),
	.datab(\inst18|CNT [19]),
	.datac(\inst18|CNT [17]),
	.datad(\inst18|CNT [18]),
	.cin(gnd),
	.combout(\inst18|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst18|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N11
dffeas \inst18|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[15] .is_wysiwyg = "true";
defparam \inst18|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \inst18|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst18|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CNT[16] .is_wysiwyg = "true";
defparam \inst18|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cycloneiii_lcell_comb \inst18|LessThan0~4 (
// Equation(s):
// \inst18|LessThan0~4_combout  = (\inst18|CNT [13]) # ((\inst18|CNT [15]) # ((\inst18|CNT [14]) # (\inst18|CNT [16])))

	.dataa(\inst18|CNT [13]),
	.datab(\inst18|CNT [15]),
	.datac(\inst18|CNT [14]),
	.datad(\inst18|CNT [16]),
	.cin(gnd),
	.combout(\inst18|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst18|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneiii_lcell_comb \inst18|LessThan0~3 (
// Equation(s):
// \inst18|LessThan0~3_combout  = (\inst18|CNT [9]) # ((\inst18|CNT [10]) # ((\inst18|CNT [12]) # (\inst18|CNT [11])))

	.dataa(\inst18|CNT [9]),
	.datab(\inst18|CNT [10]),
	.datac(\inst18|CNT [12]),
	.datad(\inst18|CNT [11]),
	.cin(gnd),
	.combout(\inst18|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \inst18|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneiii_lcell_comb \inst18|LessThan0~6 (
// Equation(s):
// \inst18|LessThan0~6_combout  = (\inst18|LessThan0~2_combout ) # ((\inst18|LessThan0~5_combout ) # ((\inst18|LessThan0~4_combout ) # (\inst18|LessThan0~3_combout )))

	.dataa(\inst18|LessThan0~2_combout ),
	.datab(\inst18|LessThan0~5_combout ),
	.datac(\inst18|LessThan0~4_combout ),
	.datad(\inst18|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst18|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \inst18|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N29
dffeas \inst18|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst18|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|CMP .is_wysiwyg = "true";
defparam \inst18|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneiii_lcell_comb \inst18|PWMOUT (
// Equation(s):
// \inst18|PWMOUT~combout  = (\inst18|CMP~q  & \inst16|Sn~q )

	.dataa(gnd),
	.datab(\inst18|CMP~q ),
	.datac(gnd),
	.datad(\inst16|Sn~q ),
	.cin(gnd),
	.combout(\inst18|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst18|PWMOUT .lut_mask = 16'hCC00;
defparam \inst18|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneiii_lcell_comb \inst2|dsp2fpga6_reg[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga6_reg[15]~feeder_combout  = \XD[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[15]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneiii_lcell_comb \inst2|dsp2fpga6_reg[15]~0 (
// Equation(s):
// \inst2|dsp2fpga6_reg[15]~0_combout  = (!\inst2|xadd_reg [0] & (!\inst2|xadd_reg [8] & (\inst4|Equal1~5_combout  & !\XWE0~input_o )))

	.dataa(\inst2|xadd_reg [0]),
	.datab(\inst2|xadd_reg [8]),
	.datac(\inst4|Equal1~5_combout ),
	.datad(\XWE0~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[15]~0 .lut_mask = 16'h0010;
defparam \inst2|dsp2fpga6_reg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N13
dffeas \inst2|dsp2fpga6_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneiii_lcell_comb \inst2|dsp2fpga6[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[15]~feeder_combout  = \inst2|dsp2fpga6_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6_reg [15]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N25
dffeas \inst2|dsp2fpga6[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneiii_lcell_comb \inst21|T2_shadow[15]~feeder (
// Equation(s):
// \inst21|T2_shadow[15]~feeder_combout  = \inst2|dsp2fpga6 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [15]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[15]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N11
dffeas \inst21|T2_shadow[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[15] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N9
dffeas \inst2|dsp2fpga6_reg[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[14]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneiii_lcell_comb \inst2|dsp2fpga6[14]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[14]~feeder_combout  = \inst2|dsp2fpga6_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga6_reg [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[14]~feeder .lut_mask = 16'hF0F0;
defparam \inst2|dsp2fpga6[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N25
dffeas \inst2|dsp2fpga6[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[14] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
cycloneiii_lcell_comb \inst21|T2_shadow[14]~feeder (
// Equation(s):
// \inst21|T2_shadow[14]~feeder_combout  = \inst2|dsp2fpga6 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [14]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[14]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N5
dffeas \inst21|T2_shadow[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[14] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneiii_lcell_comb \inst2|dsp2fpga6_reg[12]~feeder (
// Equation(s):
// \inst2|dsp2fpga6_reg[12]~feeder_combout  = \XD[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[12]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N27
dffeas \inst2|dsp2fpga6_reg[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N25
dffeas \inst2|dsp2fpga6[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga6_reg [12]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[12] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneiii_lcell_comb \inst21|T2_shadow[12]~feeder (
// Equation(s):
// \inst21|T2_shadow[12]~feeder_combout  = \inst2|dsp2fpga6 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [12]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[12]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N15
dffeas \inst21|T2_shadow[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[12] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneiii_lcell_comb \inst2|dsp2fpga6_reg[11]~feeder (
// Equation(s):
// \inst2|dsp2fpga6_reg[11]~feeder_combout  = \XD[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[11]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N29
dffeas \inst2|dsp2fpga6_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneiii_lcell_comb \inst2|dsp2fpga6[11]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[11]~feeder_combout  = \inst2|dsp2fpga6_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6_reg [11]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N19
dffeas \inst2|dsp2fpga6[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y26_N17
dffeas \inst21|T2_shadow[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga6 [11]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[11] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N17
dffeas \inst2|dsp2fpga6_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[9]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N7
dffeas \inst2|dsp2fpga6[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga6_reg [9]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneiii_lcell_comb \inst21|T2_shadow[9]~feeder (
// Equation(s):
// \inst21|T2_shadow[9]~feeder_combout  = \inst2|dsp2fpga6 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [9]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[9]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N19
dffeas \inst21|T2_shadow[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[9] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N20
cycloneiii_lcell_comb \inst2|dsp2fpga6_reg[7]~feeder (
// Equation(s):
// \inst2|dsp2fpga6_reg[7]~feeder_combout  = \XD[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[7]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N21
dffeas \inst2|dsp2fpga6_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
cycloneiii_lcell_comb \inst2|dsp2fpga6[7]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[7]~feeder_combout  = \inst2|dsp2fpga6_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6_reg [7]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N3
dffeas \inst2|dsp2fpga6[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneiii_lcell_comb \inst21|T2_shadow[7]~feeder (
// Equation(s):
// \inst21|T2_shadow[7]~feeder_combout  = \inst2|dsp2fpga6 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [7]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[7]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N31
dffeas \inst21|T2_shadow[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[7] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N15
dffeas \inst2|dsp2fpga6_reg[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[6]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
cycloneiii_lcell_comb \inst2|dsp2fpga6[6]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[6]~feeder_combout  = \inst2|dsp2fpga6_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6_reg [6]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N13
dffeas \inst2|dsp2fpga6[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[6] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
cycloneiii_lcell_comb \inst21|T2_shadow[6]~feeder (
// Equation(s):
// \inst21|T2_shadow[6]~feeder_combout  = \inst2|dsp2fpga6 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [6]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[6]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N9
dffeas \inst21|T2_shadow[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[6] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneiii_lcell_comb \inst2|dsp2fpga6_reg[5]~feeder (
// Equation(s):
// \inst2|dsp2fpga6_reg[5]~feeder_combout  = \XD[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[5]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N17
dffeas \inst2|dsp2fpga6_reg[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneiii_lcell_comb \inst2|dsp2fpga6[5]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[5]~feeder_combout  = \inst2|dsp2fpga6_reg [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6_reg [5]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N29
dffeas \inst2|dsp2fpga6[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[5] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N27
dffeas \inst21|T2_shadow[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga6 [5]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[5] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneiii_lcell_comb \inst2|dsp2fpga6_reg[4]~feeder (
// Equation(s):
// \inst2|dsp2fpga6_reg[4]~feeder_combout  = \XD[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[4]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N1
dffeas \inst2|dsp2fpga6_reg[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneiii_lcell_comb \inst2|dsp2fpga6[4]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[4]~feeder_combout  = \inst2|dsp2fpga6_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6_reg [4]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N31
dffeas \inst2|dsp2fpga6[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[4] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneiii_lcell_comb \inst21|T2_shadow[4]~feeder (
// Equation(s):
// \inst21|T2_shadow[4]~feeder_combout  = \inst2|dsp2fpga6 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [4]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[4]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N5
dffeas \inst21|T2_shadow[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[4] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y26_N5
dffeas \inst2|dsp2fpga6_reg[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[2]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
cycloneiii_lcell_comb \inst2|dsp2fpga6[2]~feeder (
// Equation(s):
// \inst2|dsp2fpga6[2]~feeder_combout  = \inst2|dsp2fpga6_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6_reg [2]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y26_N9
dffeas \inst2|dsp2fpga6[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[2] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneiii_lcell_comb \inst21|T2_shadow[2]~feeder (
// Equation(s):
// \inst21|T2_shadow[2]~feeder_combout  = \inst2|dsp2fpga6 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga6 [2]),
	.cin(gnd),
	.combout(\inst21|T2_shadow[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T2_shadow[2]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T2_shadow[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N9
dffeas \inst21|T2_shadow[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T2_shadow[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[2] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneiii_lcell_comb \inst2|dsp2fpga6_reg[1]~feeder (
// Equation(s):
// \inst2|dsp2fpga6_reg[1]~feeder_combout  = \XD[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[1]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga6_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga6_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y26_N27
dffeas \inst2|dsp2fpga6_reg[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga6_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga6_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6_reg[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y26_N1
dffeas \inst2|dsp2fpga6[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga6_reg [1]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga6[1] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y26_N25
dffeas \inst21|T2_shadow[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga6 [1]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T2_shadow [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T2_shadow[1] .is_wysiwyg = "true";
defparam \inst21|T2_shadow[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N0
cycloneiii_lcell_comb \inst21|LessThan1~1 (
// Equation(s):
// \inst21|LessThan1~1_cout  = CARRY((\inst21|T2_shadow [0] & !\inst|global_cnt_rising [0]))

	.dataa(\inst21|T2_shadow [0]),
	.datab(\inst|global_cnt_rising [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst21|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~1 .lut_mask = 16'h0022;
defparam \inst21|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N2
cycloneiii_lcell_comb \inst21|LessThan1~3 (
// Equation(s):
// \inst21|LessThan1~3_cout  = CARRY((\inst|global_cnt_rising [1] & ((!\inst21|LessThan1~1_cout ) # (!\inst21|T2_shadow [1]))) # (!\inst|global_cnt_rising [1] & (!\inst21|T2_shadow [1] & !\inst21|LessThan1~1_cout )))

	.dataa(\inst|global_cnt_rising [1]),
	.datab(\inst21|T2_shadow [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~1_cout ),
	.combout(),
	.cout(\inst21|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~3 .lut_mask = 16'h002B;
defparam \inst21|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N4
cycloneiii_lcell_comb \inst21|LessThan1~5 (
// Equation(s):
// \inst21|LessThan1~5_cout  = CARRY((\inst|global_cnt_rising [2] & (\inst21|T2_shadow [2] & !\inst21|LessThan1~3_cout )) # (!\inst|global_cnt_rising [2] & ((\inst21|T2_shadow [2]) # (!\inst21|LessThan1~3_cout ))))

	.dataa(\inst|global_cnt_rising [2]),
	.datab(\inst21|T2_shadow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~3_cout ),
	.combout(),
	.cout(\inst21|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~5 .lut_mask = 16'h004D;
defparam \inst21|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N6
cycloneiii_lcell_comb \inst21|LessThan1~7 (
// Equation(s):
// \inst21|LessThan1~7_cout  = CARRY((\inst21|T2_shadow [3] & (\inst|global_cnt_rising [3] & !\inst21|LessThan1~5_cout )) # (!\inst21|T2_shadow [3] & ((\inst|global_cnt_rising [3]) # (!\inst21|LessThan1~5_cout ))))

	.dataa(\inst21|T2_shadow [3]),
	.datab(\inst|global_cnt_rising [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~5_cout ),
	.combout(),
	.cout(\inst21|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~7 .lut_mask = 16'h004D;
defparam \inst21|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N8
cycloneiii_lcell_comb \inst21|LessThan1~9 (
// Equation(s):
// \inst21|LessThan1~9_cout  = CARRY((\inst|global_cnt_rising [4] & (\inst21|T2_shadow [4] & !\inst21|LessThan1~7_cout )) # (!\inst|global_cnt_rising [4] & ((\inst21|T2_shadow [4]) # (!\inst21|LessThan1~7_cout ))))

	.dataa(\inst|global_cnt_rising [4]),
	.datab(\inst21|T2_shadow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~7_cout ),
	.combout(),
	.cout(\inst21|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~9 .lut_mask = 16'h004D;
defparam \inst21|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N10
cycloneiii_lcell_comb \inst21|LessThan1~11 (
// Equation(s):
// \inst21|LessThan1~11_cout  = CARRY((\inst|global_cnt_rising [5] & ((!\inst21|LessThan1~9_cout ) # (!\inst21|T2_shadow [5]))) # (!\inst|global_cnt_rising [5] & (!\inst21|T2_shadow [5] & !\inst21|LessThan1~9_cout )))

	.dataa(\inst|global_cnt_rising [5]),
	.datab(\inst21|T2_shadow [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~9_cout ),
	.combout(),
	.cout(\inst21|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~11 .lut_mask = 16'h002B;
defparam \inst21|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N12
cycloneiii_lcell_comb \inst21|LessThan1~13 (
// Equation(s):
// \inst21|LessThan1~13_cout  = CARRY((\inst|global_cnt_rising [6] & (\inst21|T2_shadow [6] & !\inst21|LessThan1~11_cout )) # (!\inst|global_cnt_rising [6] & ((\inst21|T2_shadow [6]) # (!\inst21|LessThan1~11_cout ))))

	.dataa(\inst|global_cnt_rising [6]),
	.datab(\inst21|T2_shadow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~11_cout ),
	.combout(),
	.cout(\inst21|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~13 .lut_mask = 16'h004D;
defparam \inst21|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N14
cycloneiii_lcell_comb \inst21|LessThan1~15 (
// Equation(s):
// \inst21|LessThan1~15_cout  = CARRY((\inst|global_cnt_rising [7] & ((!\inst21|LessThan1~13_cout ) # (!\inst21|T2_shadow [7]))) # (!\inst|global_cnt_rising [7] & (!\inst21|T2_shadow [7] & !\inst21|LessThan1~13_cout )))

	.dataa(\inst|global_cnt_rising [7]),
	.datab(\inst21|T2_shadow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~13_cout ),
	.combout(),
	.cout(\inst21|LessThan1~15_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~15 .lut_mask = 16'h002B;
defparam \inst21|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N16
cycloneiii_lcell_comb \inst21|LessThan1~17 (
// Equation(s):
// \inst21|LessThan1~17_cout  = CARRY((\inst21|T2_shadow [8] & ((!\inst21|LessThan1~15_cout ) # (!\inst|global_cnt_rising [8]))) # (!\inst21|T2_shadow [8] & (!\inst|global_cnt_rising [8] & !\inst21|LessThan1~15_cout )))

	.dataa(\inst21|T2_shadow [8]),
	.datab(\inst|global_cnt_rising [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~15_cout ),
	.combout(),
	.cout(\inst21|LessThan1~17_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~17 .lut_mask = 16'h002B;
defparam \inst21|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N18
cycloneiii_lcell_comb \inst21|LessThan1~19 (
// Equation(s):
// \inst21|LessThan1~19_cout  = CARRY((\inst|global_cnt_rising [9] & ((!\inst21|LessThan1~17_cout ) # (!\inst21|T2_shadow [9]))) # (!\inst|global_cnt_rising [9] & (!\inst21|T2_shadow [9] & !\inst21|LessThan1~17_cout )))

	.dataa(\inst|global_cnt_rising [9]),
	.datab(\inst21|T2_shadow [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~17_cout ),
	.combout(),
	.cout(\inst21|LessThan1~19_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~19 .lut_mask = 16'h002B;
defparam \inst21|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N20
cycloneiii_lcell_comb \inst21|LessThan1~21 (
// Equation(s):
// \inst21|LessThan1~21_cout  = CARRY((\inst21|T2_shadow [10] & ((!\inst21|LessThan1~19_cout ) # (!\inst|global_cnt_rising [10]))) # (!\inst21|T2_shadow [10] & (!\inst|global_cnt_rising [10] & !\inst21|LessThan1~19_cout )))

	.dataa(\inst21|T2_shadow [10]),
	.datab(\inst|global_cnt_rising [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~19_cout ),
	.combout(),
	.cout(\inst21|LessThan1~21_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~21 .lut_mask = 16'h002B;
defparam \inst21|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N22
cycloneiii_lcell_comb \inst21|LessThan1~23 (
// Equation(s):
// \inst21|LessThan1~23_cout  = CARRY((\inst|global_cnt_rising [11] & ((!\inst21|LessThan1~21_cout ) # (!\inst21|T2_shadow [11]))) # (!\inst|global_cnt_rising [11] & (!\inst21|T2_shadow [11] & !\inst21|LessThan1~21_cout )))

	.dataa(\inst|global_cnt_rising [11]),
	.datab(\inst21|T2_shadow [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~21_cout ),
	.combout(),
	.cout(\inst21|LessThan1~23_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~23 .lut_mask = 16'h002B;
defparam \inst21|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N24
cycloneiii_lcell_comb \inst21|LessThan1~25 (
// Equation(s):
// \inst21|LessThan1~25_cout  = CARRY((\inst|global_cnt_rising [12] & (\inst21|T2_shadow [12] & !\inst21|LessThan1~23_cout )) # (!\inst|global_cnt_rising [12] & ((\inst21|T2_shadow [12]) # (!\inst21|LessThan1~23_cout ))))

	.dataa(\inst|global_cnt_rising [12]),
	.datab(\inst21|T2_shadow [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~23_cout ),
	.combout(),
	.cout(\inst21|LessThan1~25_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~25 .lut_mask = 16'h004D;
defparam \inst21|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N26
cycloneiii_lcell_comb \inst21|LessThan1~27 (
// Equation(s):
// \inst21|LessThan1~27_cout  = CARRY((\inst21|T2_shadow [13] & (\inst|global_cnt_rising [13] & !\inst21|LessThan1~25_cout )) # (!\inst21|T2_shadow [13] & ((\inst|global_cnt_rising [13]) # (!\inst21|LessThan1~25_cout ))))

	.dataa(\inst21|T2_shadow [13]),
	.datab(\inst|global_cnt_rising [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~25_cout ),
	.combout(),
	.cout(\inst21|LessThan1~27_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~27 .lut_mask = 16'h004D;
defparam \inst21|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N28
cycloneiii_lcell_comb \inst21|LessThan1~29 (
// Equation(s):
// \inst21|LessThan1~29_cout  = CARRY((\inst|global_cnt_rising [14] & (\inst21|T2_shadow [14] & !\inst21|LessThan1~27_cout )) # (!\inst|global_cnt_rising [14] & ((\inst21|T2_shadow [14]) # (!\inst21|LessThan1~27_cout ))))

	.dataa(\inst|global_cnt_rising [14]),
	.datab(\inst21|T2_shadow [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan1~27_cout ),
	.combout(),
	.cout(\inst21|LessThan1~29_cout ));
// synopsys translate_off
defparam \inst21|LessThan1~29 .lut_mask = 16'h004D;
defparam \inst21|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y26_N30
cycloneiii_lcell_comb \inst21|LessThan1~30 (
// Equation(s):
// \inst21|LessThan1~30_combout  = (\inst|global_cnt_rising [15] & (\inst21|LessThan1~29_cout  & \inst21|T2_shadow [15])) # (!\inst|global_cnt_rising [15] & ((\inst21|LessThan1~29_cout ) # (\inst21|T2_shadow [15])))

	.dataa(\inst|global_cnt_rising [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst21|T2_shadow [15]),
	.cin(\inst21|LessThan1~29_cout ),
	.combout(\inst21|LessThan1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LessThan1~30 .lut_mask = 16'hF550;
defparam \inst21|LessThan1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
cycloneiii_lcell_comb \inst21|Sp2~0 (
// Equation(s):
// \inst21|Sp2~0_combout  = (\SD~input_o  & !\inst21|LessThan1~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SD~input_o ),
	.datad(\inst21|LessThan1~30_combout ),
	.cin(gnd),
	.combout(\inst21|Sp2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Sp2~0 .lut_mask = 16'h00F0;
defparam \inst21|Sp2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N29
dffeas \inst21|Sp2 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|Sp2~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|Sp2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|Sp2 .is_wysiwyg = "true";
defparam \inst21|Sp2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneiii_lcell_comb \inst23|CNT[1]~22 (
// Equation(s):
// \inst23|CNT[1]~22_combout  = (\inst23|CNT [1] & (!\inst23|CNT[0]~21 )) # (!\inst23|CNT [1] & ((\inst23|CNT[0]~21 ) # (GND)))
// \inst23|CNT[1]~23  = CARRY((!\inst23|CNT[0]~21 ) # (!\inst23|CNT [1]))

	.dataa(gnd),
	.datab(\inst23|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[0]~21 ),
	.combout(\inst23|CNT[1]~22_combout ),
	.cout(\inst23|CNT[1]~23 ));
// synopsys translate_off
defparam \inst23|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst23|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneiii_lcell_comb \inst2|dsp2fpga5_reg[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga5_reg[15]~feeder_combout  = \XD[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[15]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneiii_lcell_comb \inst2|dsp2fpga5_reg[15]~0 (
// Equation(s):
// \inst2|dsp2fpga5_reg[15]~0_combout  = (\inst2|xadd_reg [0] & (!\inst2|xadd_reg [8] & (!\XWE0~input_o  & \inst4|xdata[1]~18_combout )))

	.dataa(\inst2|xadd_reg [0]),
	.datab(\inst2|xadd_reg [8]),
	.datac(\XWE0~input_o ),
	.datad(\inst4|xdata[1]~18_combout ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[15]~0 .lut_mask = 16'h0200;
defparam \inst2|dsp2fpga5_reg[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N13
dffeas \inst2|dsp2fpga5_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneiii_lcell_comb \inst2|dsp2fpga5[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[15]~feeder_combout  = \inst2|dsp2fpga5_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [15]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N17
dffeas \inst2|dsp2fpga5[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N21
dffeas \inst21|T1_shadow[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga5 [15]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[15] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N29
dffeas \inst2|dsp2fpga5_reg[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[11]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneiii_lcell_comb \inst2|dsp2fpga5[11]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[11]~feeder_combout  = \inst2|dsp2fpga5_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [11]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[11]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N31
dffeas \inst2|dsp2fpga5[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[11] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y27_N13
dffeas \inst21|T1_shadow[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga5 [11]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[11] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneiii_lcell_comb \inst2|dsp2fpga5_reg[9]~feeder (
// Equation(s):
// \inst2|dsp2fpga5_reg[9]~feeder_combout  = \XD[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[9]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N9
dffeas \inst2|dsp2fpga5_reg[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N27
dffeas \inst2|dsp2fpga5[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga5_reg [9]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[9] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cycloneiii_lcell_comb \inst21|T1_shadow[9]~feeder (
// Equation(s):
// \inst21|T1_shadow[9]~feeder_combout  = \inst2|dsp2fpga5 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [9]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[9]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y27_N17
dffeas \inst21|T1_shadow[9] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[9] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y27_N5
dffeas \inst2|dsp2fpga5_reg[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[7]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneiii_lcell_comb \inst2|dsp2fpga5[7]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[7]~feeder_combout  = \inst2|dsp2fpga5_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [7]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[7]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N7
dffeas \inst2|dsp2fpga5[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[7] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneiii_lcell_comb \inst21|T1_shadow[7]~feeder (
// Equation(s):
// \inst21|T1_shadow[7]~feeder_combout  = \inst2|dsp2fpga5 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [7]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[7]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N11
dffeas \inst21|T1_shadow[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[7] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneiii_lcell_comb \inst2|dsp2fpga5_reg[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga5_reg[3]~feeder_combout  = \XD[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[3]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N1
dffeas \inst2|dsp2fpga5_reg[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga5_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5_reg[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
cycloneiii_lcell_comb \inst2|dsp2fpga5[3]~feeder (
// Equation(s):
// \inst2|dsp2fpga5[3]~feeder_combout  = \inst2|dsp2fpga5_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5_reg [3]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga5[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga5[3]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga5[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N5
dffeas \inst2|dsp2fpga5[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga5[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga5[3] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneiii_lcell_comb \inst21|T1_shadow[3]~feeder (
// Equation(s):
// \inst21|T1_shadow[3]~feeder_combout  = \inst2|dsp2fpga5 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga5 [3]),
	.cin(gnd),
	.combout(\inst21|T1_shadow[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|T1_shadow[3]~feeder .lut_mask = 16'hFF00;
defparam \inst21|T1_shadow[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N29
dffeas \inst21|T1_shadow[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|T1_shadow[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|T1_shadow [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|T1_shadow[3] .is_wysiwyg = "true";
defparam \inst21|T1_shadow[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
cycloneiii_lcell_comb \inst21|LessThan0~1 (
// Equation(s):
// \inst21|LessThan0~1_cout  = CARRY((\inst21|T1_shadow [0] & !\inst|global_cnt_rising [0]))

	.dataa(\inst21|T1_shadow [0]),
	.datab(\inst|global_cnt_rising [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst21|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst21|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N2
cycloneiii_lcell_comb \inst21|LessThan0~3 (
// Equation(s):
// \inst21|LessThan0~3_cout  = CARRY((\inst21|T1_shadow [1] & (\inst|global_cnt_rising [1] & !\inst21|LessThan0~1_cout )) # (!\inst21|T1_shadow [1] & ((\inst|global_cnt_rising [1]) # (!\inst21|LessThan0~1_cout ))))

	.dataa(\inst21|T1_shadow [1]),
	.datab(\inst|global_cnt_rising [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~1_cout ),
	.combout(),
	.cout(\inst21|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst21|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cycloneiii_lcell_comb \inst21|LessThan0~5 (
// Equation(s):
// \inst21|LessThan0~5_cout  = CARRY((\inst21|T1_shadow [2] & ((!\inst21|LessThan0~3_cout ) # (!\inst|global_cnt_rising [2]))) # (!\inst21|T1_shadow [2] & (!\inst|global_cnt_rising [2] & !\inst21|LessThan0~3_cout )))

	.dataa(\inst21|T1_shadow [2]),
	.datab(\inst|global_cnt_rising [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~3_cout ),
	.combout(),
	.cout(\inst21|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~5 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N6
cycloneiii_lcell_comb \inst21|LessThan0~7 (
// Equation(s):
// \inst21|LessThan0~7_cout  = CARRY((\inst|global_cnt_rising [3] & ((!\inst21|LessThan0~5_cout ) # (!\inst21|T1_shadow [3]))) # (!\inst|global_cnt_rising [3] & (!\inst21|T1_shadow [3] & !\inst21|LessThan0~5_cout )))

	.dataa(\inst|global_cnt_rising [3]),
	.datab(\inst21|T1_shadow [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~5_cout ),
	.combout(),
	.cout(\inst21|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~7 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
cycloneiii_lcell_comb \inst21|LessThan0~9 (
// Equation(s):
// \inst21|LessThan0~9_cout  = CARRY((\inst21|T1_shadow [4] & ((!\inst21|LessThan0~7_cout ) # (!\inst|global_cnt_rising [4]))) # (!\inst21|T1_shadow [4] & (!\inst|global_cnt_rising [4] & !\inst21|LessThan0~7_cout )))

	.dataa(\inst21|T1_shadow [4]),
	.datab(\inst|global_cnt_rising [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~7_cout ),
	.combout(),
	.cout(\inst21|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cycloneiii_lcell_comb \inst21|LessThan0~11 (
// Equation(s):
// \inst21|LessThan0~11_cout  = CARRY((\inst21|T1_shadow [5] & (\inst|global_cnt_rising [5] & !\inst21|LessThan0~9_cout )) # (!\inst21|T1_shadow [5] & ((\inst|global_cnt_rising [5]) # (!\inst21|LessThan0~9_cout ))))

	.dataa(\inst21|T1_shadow [5]),
	.datab(\inst|global_cnt_rising [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~9_cout ),
	.combout(),
	.cout(\inst21|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst21|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
cycloneiii_lcell_comb \inst21|LessThan0~13 (
// Equation(s):
// \inst21|LessThan0~13_cout  = CARRY((\inst21|T1_shadow [6] & ((!\inst21|LessThan0~11_cout ) # (!\inst|global_cnt_rising [6]))) # (!\inst21|T1_shadow [6] & (!\inst|global_cnt_rising [6] & !\inst21|LessThan0~11_cout )))

	.dataa(\inst21|T1_shadow [6]),
	.datab(\inst|global_cnt_rising [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~11_cout ),
	.combout(),
	.cout(\inst21|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
cycloneiii_lcell_comb \inst21|LessThan0~15 (
// Equation(s):
// \inst21|LessThan0~15_cout  = CARRY((\inst|global_cnt_rising [7] & ((!\inst21|LessThan0~13_cout ) # (!\inst21|T1_shadow [7]))) # (!\inst|global_cnt_rising [7] & (!\inst21|T1_shadow [7] & !\inst21|LessThan0~13_cout )))

	.dataa(\inst|global_cnt_rising [7]),
	.datab(\inst21|T1_shadow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~13_cout ),
	.combout(),
	.cout(\inst21|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~15 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N16
cycloneiii_lcell_comb \inst21|LessThan0~17 (
// Equation(s):
// \inst21|LessThan0~17_cout  = CARRY((\inst21|T1_shadow [8] & ((!\inst21|LessThan0~15_cout ) # (!\inst|global_cnt_rising [8]))) # (!\inst21|T1_shadow [8] & (!\inst|global_cnt_rising [8] & !\inst21|LessThan0~15_cout )))

	.dataa(\inst21|T1_shadow [8]),
	.datab(\inst|global_cnt_rising [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~15_cout ),
	.combout(),
	.cout(\inst21|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~17 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
cycloneiii_lcell_comb \inst21|LessThan0~19 (
// Equation(s):
// \inst21|LessThan0~19_cout  = CARRY((\inst|global_cnt_rising [9] & ((!\inst21|LessThan0~17_cout ) # (!\inst21|T1_shadow [9]))) # (!\inst|global_cnt_rising [9] & (!\inst21|T1_shadow [9] & !\inst21|LessThan0~17_cout )))

	.dataa(\inst|global_cnt_rising [9]),
	.datab(\inst21|T1_shadow [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~17_cout ),
	.combout(),
	.cout(\inst21|LessThan0~19_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~19 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
cycloneiii_lcell_comb \inst21|LessThan0~21 (
// Equation(s):
// \inst21|LessThan0~21_cout  = CARRY((\inst21|T1_shadow [10] & ((!\inst21|LessThan0~19_cout ) # (!\inst|global_cnt_rising [10]))) # (!\inst21|T1_shadow [10] & (!\inst|global_cnt_rising [10] & !\inst21|LessThan0~19_cout )))

	.dataa(\inst21|T1_shadow [10]),
	.datab(\inst|global_cnt_rising [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~19_cout ),
	.combout(),
	.cout(\inst21|LessThan0~21_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~21 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneiii_lcell_comb \inst21|LessThan0~23 (
// Equation(s):
// \inst21|LessThan0~23_cout  = CARRY((\inst|global_cnt_rising [11] & ((!\inst21|LessThan0~21_cout ) # (!\inst21|T1_shadow [11]))) # (!\inst|global_cnt_rising [11] & (!\inst21|T1_shadow [11] & !\inst21|LessThan0~21_cout )))

	.dataa(\inst|global_cnt_rising [11]),
	.datab(\inst21|T1_shadow [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~21_cout ),
	.combout(),
	.cout(\inst21|LessThan0~23_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~23 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
cycloneiii_lcell_comb \inst21|LessThan0~25 (
// Equation(s):
// \inst21|LessThan0~25_cout  = CARRY((\inst21|T1_shadow [12] & ((!\inst21|LessThan0~23_cout ) # (!\inst|global_cnt_rising [12]))) # (!\inst21|T1_shadow [12] & (!\inst|global_cnt_rising [12] & !\inst21|LessThan0~23_cout )))

	.dataa(\inst21|T1_shadow [12]),
	.datab(\inst|global_cnt_rising [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~23_cout ),
	.combout(),
	.cout(\inst21|LessThan0~25_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~25 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneiii_lcell_comb \inst21|LessThan0~27 (
// Equation(s):
// \inst21|LessThan0~27_cout  = CARRY((\inst21|T1_shadow [13] & (\inst|global_cnt_rising [13] & !\inst21|LessThan0~25_cout )) # (!\inst21|T1_shadow [13] & ((\inst|global_cnt_rising [13]) # (!\inst21|LessThan0~25_cout ))))

	.dataa(\inst21|T1_shadow [13]),
	.datab(\inst|global_cnt_rising [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~25_cout ),
	.combout(),
	.cout(\inst21|LessThan0~27_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~27 .lut_mask = 16'h004D;
defparam \inst21|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneiii_lcell_comb \inst21|LessThan0~29 (
// Equation(s):
// \inst21|LessThan0~29_cout  = CARRY((\inst21|T1_shadow [14] & ((!\inst21|LessThan0~27_cout ) # (!\inst|global_cnt_rising [14]))) # (!\inst21|T1_shadow [14] & (!\inst|global_cnt_rising [14] & !\inst21|LessThan0~27_cout )))

	.dataa(\inst21|T1_shadow [14]),
	.datab(\inst|global_cnt_rising [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst21|LessThan0~27_cout ),
	.combout(),
	.cout(\inst21|LessThan0~29_cout ));
// synopsys translate_off
defparam \inst21|LessThan0~29 .lut_mask = 16'h002B;
defparam \inst21|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N30
cycloneiii_lcell_comb \inst21|LessThan0~30 (
// Equation(s):
// \inst21|LessThan0~30_combout  = (\inst21|T1_shadow [15] & ((\inst21|LessThan0~29_cout ) # (!\inst|global_cnt_rising [15]))) # (!\inst21|T1_shadow [15] & (\inst21|LessThan0~29_cout  & !\inst|global_cnt_rising [15]))

	.dataa(gnd),
	.datab(\inst21|T1_shadow [15]),
	.datac(gnd),
	.datad(\inst|global_cnt_rising [15]),
	.cin(\inst21|LessThan0~29_cout ),
	.combout(\inst21|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LessThan0~30 .lut_mask = 16'hC0FC;
defparam \inst21|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneiii_lcell_comb \inst21|LessThan0~30_wirecell (
// Equation(s):
// \inst21|LessThan0~30_wirecell_combout  = !\inst21|LessThan0~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst21|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\inst21|LessThan0~30_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|LessThan0~30_wirecell .lut_mask = 16'h00FF;
defparam \inst21|LessThan0~30_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N19
dffeas \inst21|Sp1 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|LessThan0~30_wirecell_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SD~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|Sp1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|Sp1 .is_wysiwyg = "true";
defparam \inst21|Sp1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneiii_lcell_comb \inst21|Sp (
// Equation(s):
// \inst21|Sp~combout  = (!\inst21|Sp2~q  & \inst21|Sp1~q )

	.dataa(gnd),
	.datab(\inst21|Sp2~q ),
	.datac(gnd),
	.datad(\inst21|Sp1~q ),
	.cin(gnd),
	.combout(\inst21|Sp~combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Sp .lut_mask = 16'h3300;
defparam \inst21|Sp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N3
dffeas \inst23|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|Sp~combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CE .is_wysiwyg = "true";
defparam \inst23|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N15
dffeas \inst23|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[1] .is_wysiwyg = "true";
defparam \inst23|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneiii_lcell_comb \inst23|CNT[2]~24 (
// Equation(s):
// \inst23|CNT[2]~24_combout  = (\inst23|CNT [2] & (\inst23|CNT[1]~23  $ (GND))) # (!\inst23|CNT [2] & (!\inst23|CNT[1]~23  & VCC))
// \inst23|CNT[2]~25  = CARRY((\inst23|CNT [2] & !\inst23|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst23|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[1]~23 ),
	.combout(\inst23|CNT[2]~24_combout ),
	.cout(\inst23|CNT[2]~25 ));
// synopsys translate_off
defparam \inst23|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst23|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y25_N17
dffeas \inst23|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[2] .is_wysiwyg = "true";
defparam \inst23|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cycloneiii_lcell_comb \inst23|CNT[3]~26 (
// Equation(s):
// \inst23|CNT[3]~26_combout  = (\inst23|CNT [3] & (!\inst23|CNT[2]~25 )) # (!\inst23|CNT [3] & ((\inst23|CNT[2]~25 ) # (GND)))
// \inst23|CNT[3]~27  = CARRY((!\inst23|CNT[2]~25 ) # (!\inst23|CNT [3]))

	.dataa(gnd),
	.datab(\inst23|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[2]~25 ),
	.combout(\inst23|CNT[3]~26_combout ),
	.cout(\inst23|CNT[3]~27 ));
// synopsys translate_off
defparam \inst23|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst23|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y25_N19
dffeas \inst23|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[3] .is_wysiwyg = "true";
defparam \inst23|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneiii_lcell_comb \inst23|CNT[4]~28 (
// Equation(s):
// \inst23|CNT[4]~28_combout  = (\inst23|CNT [4] & (\inst23|CNT[3]~27  $ (GND))) # (!\inst23|CNT [4] & (!\inst23|CNT[3]~27  & VCC))
// \inst23|CNT[4]~29  = CARRY((\inst23|CNT [4] & !\inst23|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst23|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[3]~27 ),
	.combout(\inst23|CNT[4]~28_combout ),
	.cout(\inst23|CNT[4]~29 ));
// synopsys translate_off
defparam \inst23|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst23|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y25_N21
dffeas \inst23|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[4] .is_wysiwyg = "true";
defparam \inst23|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N24
cycloneiii_lcell_comb \inst23|CNT[6]~32 (
// Equation(s):
// \inst23|CNT[6]~32_combout  = (\inst23|CNT [6] & (\inst23|CNT[5]~31  $ (GND))) # (!\inst23|CNT [6] & (!\inst23|CNT[5]~31  & VCC))
// \inst23|CNT[6]~33  = CARRY((\inst23|CNT [6] & !\inst23|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst23|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[5]~31 ),
	.combout(\inst23|CNT[6]~32_combout ),
	.cout(\inst23|CNT[6]~33 ));
// synopsys translate_off
defparam \inst23|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst23|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y25_N25
dffeas \inst23|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[6] .is_wysiwyg = "true";
defparam \inst23|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneiii_lcell_comb \inst23|CNT[7]~34 (
// Equation(s):
// \inst23|CNT[7]~34_combout  = (\inst23|CNT [7] & (!\inst23|CNT[6]~33 )) # (!\inst23|CNT [7] & ((\inst23|CNT[6]~33 ) # (GND)))
// \inst23|CNT[7]~35  = CARRY((!\inst23|CNT[6]~33 ) # (!\inst23|CNT [7]))

	.dataa(\inst23|CNT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[6]~33 ),
	.combout(\inst23|CNT[7]~34_combout ),
	.cout(\inst23|CNT[7]~35 ));
// synopsys translate_off
defparam \inst23|CNT[7]~34 .lut_mask = 16'h5A5F;
defparam \inst23|CNT[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cycloneiii_lcell_comb \inst23|CNT[8]~36 (
// Equation(s):
// \inst23|CNT[8]~36_combout  = (\inst23|CNT [8] & (\inst23|CNT[7]~35  $ (GND))) # (!\inst23|CNT [8] & (!\inst23|CNT[7]~35  & VCC))
// \inst23|CNT[8]~37  = CARRY((\inst23|CNT [8] & !\inst23|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst23|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[7]~35 ),
	.combout(\inst23|CNT[8]~36_combout ),
	.cout(\inst23|CNT[8]~37 ));
// synopsys translate_off
defparam \inst23|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst23|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y25_N29
dffeas \inst23|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[8] .is_wysiwyg = "true";
defparam \inst23|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneiii_lcell_comb \inst23|CNT[10]~40 (
// Equation(s):
// \inst23|CNT[10]~40_combout  = (\inst23|CNT [10] & (\inst23|CNT[9]~39  $ (GND))) # (!\inst23|CNT [10] & (!\inst23|CNT[9]~39  & VCC))
// \inst23|CNT[10]~41  = CARRY((\inst23|CNT [10] & !\inst23|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst23|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[9]~39 ),
	.combout(\inst23|CNT[10]~40_combout ),
	.cout(\inst23|CNT[10]~41 ));
// synopsys translate_off
defparam \inst23|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst23|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N1
dffeas \inst23|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[10] .is_wysiwyg = "true";
defparam \inst23|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneiii_lcell_comb \inst23|CNT[11]~42 (
// Equation(s):
// \inst23|CNT[11]~42_combout  = (\inst23|CNT [11] & (!\inst23|CNT[10]~41 )) # (!\inst23|CNT [11] & ((\inst23|CNT[10]~41 ) # (GND)))
// \inst23|CNT[11]~43  = CARRY((!\inst23|CNT[10]~41 ) # (!\inst23|CNT [11]))

	.dataa(gnd),
	.datab(\inst23|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[10]~41 ),
	.combout(\inst23|CNT[11]~42_combout ),
	.cout(\inst23|CNT[11]~43 ));
// synopsys translate_off
defparam \inst23|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst23|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N3
dffeas \inst23|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[11] .is_wysiwyg = "true";
defparam \inst23|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneiii_lcell_comb \inst23|CNT[12]~44 (
// Equation(s):
// \inst23|CNT[12]~44_combout  = (\inst23|CNT [12] & (\inst23|CNT[11]~43  $ (GND))) # (!\inst23|CNT [12] & (!\inst23|CNT[11]~43  & VCC))
// \inst23|CNT[12]~45  = CARRY((\inst23|CNT [12] & !\inst23|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst23|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[11]~43 ),
	.combout(\inst23|CNT[12]~44_combout ),
	.cout(\inst23|CNT[12]~45 ));
// synopsys translate_off
defparam \inst23|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst23|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N5
dffeas \inst23|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[12] .is_wysiwyg = "true";
defparam \inst23|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneiii_lcell_comb \inst23|CNT[13]~46 (
// Equation(s):
// \inst23|CNT[13]~46_combout  = (\inst23|CNT [13] & (!\inst23|CNT[12]~45 )) # (!\inst23|CNT [13] & ((\inst23|CNT[12]~45 ) # (GND)))
// \inst23|CNT[13]~47  = CARRY((!\inst23|CNT[12]~45 ) # (!\inst23|CNT [13]))

	.dataa(\inst23|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[12]~45 ),
	.combout(\inst23|CNT[13]~46_combout ),
	.cout(\inst23|CNT[13]~47 ));
// synopsys translate_off
defparam \inst23|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst23|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneiii_lcell_comb \inst23|CNT[14]~48 (
// Equation(s):
// \inst23|CNT[14]~48_combout  = (\inst23|CNT [14] & (\inst23|CNT[13]~47  $ (GND))) # (!\inst23|CNT [14] & (!\inst23|CNT[13]~47  & VCC))
// \inst23|CNT[14]~49  = CARRY((\inst23|CNT [14] & !\inst23|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst23|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[13]~47 ),
	.combout(\inst23|CNT[14]~48_combout ),
	.cout(\inst23|CNT[14]~49 ));
// synopsys translate_off
defparam \inst23|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst23|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N9
dffeas \inst23|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[14] .is_wysiwyg = "true";
defparam \inst23|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneiii_lcell_comb \inst23|CNT[16]~52 (
// Equation(s):
// \inst23|CNT[16]~52_combout  = (\inst23|CNT [16] & (\inst23|CNT[15]~51  $ (GND))) # (!\inst23|CNT [16] & (!\inst23|CNT[15]~51  & VCC))
// \inst23|CNT[16]~53  = CARRY((\inst23|CNT [16] & !\inst23|CNT[15]~51 ))

	.dataa(\inst23|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[15]~51 ),
	.combout(\inst23|CNT[16]~52_combout ),
	.cout(\inst23|CNT[16]~53 ));
// synopsys translate_off
defparam \inst23|CNT[16]~52 .lut_mask = 16'hA50A;
defparam \inst23|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N13
dffeas \inst23|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[16] .is_wysiwyg = "true";
defparam \inst23|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y24_N7
dffeas \inst23|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[13] .is_wysiwyg = "true";
defparam \inst23|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneiii_lcell_comb \inst23|LessThan0~4 (
// Equation(s):
// \inst23|LessThan0~4_combout  = (\inst23|CNT [15]) # ((\inst23|CNT [16]) # ((\inst23|CNT [14]) # (\inst23|CNT [13])))

	.dataa(\inst23|CNT [15]),
	.datab(\inst23|CNT [16]),
	.datac(\inst23|CNT [14]),
	.datad(\inst23|CNT [13]),
	.cin(gnd),
	.combout(\inst23|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst23|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneiii_lcell_comb \inst23|CNT[17]~54 (
// Equation(s):
// \inst23|CNT[17]~54_combout  = (\inst23|CNT [17] & (!\inst23|CNT[16]~53 )) # (!\inst23|CNT [17] & ((\inst23|CNT[16]~53 ) # (GND)))
// \inst23|CNT[17]~55  = CARRY((!\inst23|CNT[16]~53 ) # (!\inst23|CNT [17]))

	.dataa(gnd),
	.datab(\inst23|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[16]~53 ),
	.combout(\inst23|CNT[17]~54_combout ),
	.cout(\inst23|CNT[17]~55 ));
// synopsys translate_off
defparam \inst23|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst23|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N15
dffeas \inst23|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[17] .is_wysiwyg = "true";
defparam \inst23|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneiii_lcell_comb \inst23|CNT[18]~56 (
// Equation(s):
// \inst23|CNT[18]~56_combout  = (\inst23|CNT [18] & (\inst23|CNT[17]~55  $ (GND))) # (!\inst23|CNT [18] & (!\inst23|CNT[17]~55  & VCC))
// \inst23|CNT[18]~57  = CARRY((\inst23|CNT [18] & !\inst23|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst23|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst23|CNT[17]~55 ),
	.combout(\inst23|CNT[18]~56_combout ),
	.cout(\inst23|CNT[18]~57 ));
// synopsys translate_off
defparam \inst23|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst23|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N17
dffeas \inst23|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[18] .is_wysiwyg = "true";
defparam \inst23|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneiii_lcell_comb \inst23|CNT[19]~58 (
// Equation(s):
// \inst23|CNT[19]~58_combout  = \inst23|CNT[18]~57  $ (\inst23|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst23|CNT [19]),
	.cin(\inst23|CNT[18]~57 ),
	.combout(\inst23|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst23|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y24_N19
dffeas \inst23|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[19] .is_wysiwyg = "true";
defparam \inst23|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N26
cycloneiii_lcell_comb \inst23|LessThan0~5 (
// Equation(s):
// \inst23|LessThan0~5_combout  = (\inst23|CNT [18]) # ((\inst23|CNT [17]) # (\inst23|CNT [19]))

	.dataa(gnd),
	.datab(\inst23|CNT [18]),
	.datac(\inst23|CNT [17]),
	.datad(\inst23|CNT [19]),
	.cin(gnd),
	.combout(\inst23|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst23|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N27
dffeas \inst23|CNT[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|CNT[7]~34_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst23|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CNT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CNT[7] .is_wysiwyg = "true";
defparam \inst23|CNT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneiii_lcell_comb \inst23|LessThan0~0 (
// Equation(s):
// \inst23|LessThan0~0_combout  = (\inst23|CNT [5] & (\inst23|CNT [4] & (\inst23|CNT [7] & \inst23|CNT [6])))

	.dataa(\inst23|CNT [5]),
	.datab(\inst23|CNT [4]),
	.datac(\inst23|CNT [7]),
	.datad(\inst23|CNT [6]),
	.cin(gnd),
	.combout(\inst23|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|LessThan0~0 .lut_mask = 16'h8000;
defparam \inst23|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneiii_lcell_comb \inst23|LessThan0~2 (
// Equation(s):
// \inst23|LessThan0~2_combout  = (\inst23|CNT [8] & (\inst23|LessThan0~0_combout  & ((\inst23|LessThan0~1_combout ) # (\inst23|CNT [3]))))

	.dataa(\inst23|LessThan0~1_combout ),
	.datab(\inst23|CNT [3]),
	.datac(\inst23|CNT [8]),
	.datad(\inst23|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst23|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|LessThan0~2 .lut_mask = 16'hE000;
defparam \inst23|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneiii_lcell_comb \inst23|LessThan0~6 (
// Equation(s):
// \inst23|LessThan0~6_combout  = (\inst23|LessThan0~3_combout ) # ((\inst23|LessThan0~4_combout ) # ((\inst23|LessThan0~5_combout ) # (\inst23|LessThan0~2_combout )))

	.dataa(\inst23|LessThan0~3_combout ),
	.datab(\inst23|LessThan0~4_combout ),
	.datac(\inst23|LessThan0~5_combout ),
	.datad(\inst23|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\inst23|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \inst23|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y24_N21
dffeas \inst23|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst23|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|CMP .is_wysiwyg = "true";
defparam \inst23|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneiii_lcell_comb \inst23|PWMOUT (
// Equation(s):
// \inst23|PWMOUT~combout  = (!\inst21|Sp2~q  & (\inst23|CMP~q  & \inst21|Sp1~q ))

	.dataa(gnd),
	.datab(\inst21|Sp2~q ),
	.datac(\inst23|CMP~q ),
	.datad(\inst21|Sp1~q ),
	.cin(gnd),
	.combout(\inst23|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst23|PWMOUT .lut_mask = 16'h3000;
defparam \inst23|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneiii_lcell_comb \inst24|CNT[1]~22 (
// Equation(s):
// \inst24|CNT[1]~22_combout  = (\inst24|CNT [1] & (!\inst24|CNT[0]~21 )) # (!\inst24|CNT [1] & ((\inst24|CNT[0]~21 ) # (GND)))
// \inst24|CNT[1]~23  = CARRY((!\inst24|CNT[0]~21 ) # (!\inst24|CNT [1]))

	.dataa(gnd),
	.datab(\inst24|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[0]~21 ),
	.combout(\inst24|CNT[1]~22_combout ),
	.cout(\inst24|CNT[1]~23 ));
// synopsys translate_off
defparam \inst24|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst24|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N8
cycloneiii_lcell_comb \inst21|Sn~0 (
// Equation(s):
// \inst21|Sn~0_combout  = (\SD~input_o  & ((\inst21|Sp2~q ) # (!\inst21|Sp1~q )))

	.dataa(gnd),
	.datab(\inst21|Sp2~q ),
	.datac(\SD~input_o ),
	.datad(\inst21|Sp1~q ),
	.cin(gnd),
	.combout(\inst21|Sn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|Sn~0 .lut_mask = 16'hC0F0;
defparam \inst21|Sn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N9
dffeas \inst21|Sn (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst21|Sn~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|Sn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|Sn .is_wysiwyg = "true";
defparam \inst21|Sn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneiii_lcell_comb \inst24|CE~feeder (
// Equation(s):
// \inst24|CE~feeder_combout  = \inst21|Sn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst21|Sn~q ),
	.cin(gnd),
	.combout(\inst24|CE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|CE~feeder .lut_mask = 16'hFF00;
defparam \inst24|CE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N23
dffeas \inst24|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CE~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CE .is_wysiwyg = "true";
defparam \inst24|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y25_N15
dffeas \inst24|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[1] .is_wysiwyg = "true";
defparam \inst24|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneiii_lcell_comb \inst24|CNT[2]~24 (
// Equation(s):
// \inst24|CNT[2]~24_combout  = (\inst24|CNT [2] & (\inst24|CNT[1]~23  $ (GND))) # (!\inst24|CNT [2] & (!\inst24|CNT[1]~23  & VCC))
// \inst24|CNT[2]~25  = CARRY((\inst24|CNT [2] & !\inst24|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst24|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[1]~23 ),
	.combout(\inst24|CNT[2]~24_combout ),
	.cout(\inst24|CNT[2]~25 ));
// synopsys translate_off
defparam \inst24|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst24|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y25_N17
dffeas \inst24|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[2] .is_wysiwyg = "true";
defparam \inst24|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneiii_lcell_comb \inst24|CNT[3]~26 (
// Equation(s):
// \inst24|CNT[3]~26_combout  = (\inst24|CNT [3] & (!\inst24|CNT[2]~25 )) # (!\inst24|CNT [3] & ((\inst24|CNT[2]~25 ) # (GND)))
// \inst24|CNT[3]~27  = CARRY((!\inst24|CNT[2]~25 ) # (!\inst24|CNT [3]))

	.dataa(gnd),
	.datab(\inst24|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[2]~25 ),
	.combout(\inst24|CNT[3]~26_combout ),
	.cout(\inst24|CNT[3]~27 ));
// synopsys translate_off
defparam \inst24|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst24|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y25_N19
dffeas \inst24|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[3] .is_wysiwyg = "true";
defparam \inst24|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneiii_lcell_comb \inst24|CNT[4]~28 (
// Equation(s):
// \inst24|CNT[4]~28_combout  = (\inst24|CNT [4] & (\inst24|CNT[3]~27  $ (GND))) # (!\inst24|CNT [4] & (!\inst24|CNT[3]~27  & VCC))
// \inst24|CNT[4]~29  = CARRY((\inst24|CNT [4] & !\inst24|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst24|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[3]~27 ),
	.combout(\inst24|CNT[4]~28_combout ),
	.cout(\inst24|CNT[4]~29 ));
// synopsys translate_off
defparam \inst24|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst24|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y25_N21
dffeas \inst24|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[4] .is_wysiwyg = "true";
defparam \inst24|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneiii_lcell_comb \inst24|CNT[6]~32 (
// Equation(s):
// \inst24|CNT[6]~32_combout  = (\inst24|CNT [6] & (\inst24|CNT[5]~31  $ (GND))) # (!\inst24|CNT [6] & (!\inst24|CNT[5]~31  & VCC))
// \inst24|CNT[6]~33  = CARRY((\inst24|CNT [6] & !\inst24|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst24|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[5]~31 ),
	.combout(\inst24|CNT[6]~32_combout ),
	.cout(\inst24|CNT[6]~33 ));
// synopsys translate_off
defparam \inst24|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst24|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y25_N25
dffeas \inst24|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[6] .is_wysiwyg = "true";
defparam \inst24|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneiii_lcell_comb \inst24|CNT[8]~36 (
// Equation(s):
// \inst24|CNT[8]~36_combout  = (\inst24|CNT [8] & (\inst24|CNT[7]~35  $ (GND))) # (!\inst24|CNT [8] & (!\inst24|CNT[7]~35  & VCC))
// \inst24|CNT[8]~37  = CARRY((\inst24|CNT [8] & !\inst24|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst24|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[7]~35 ),
	.combout(\inst24|CNT[8]~36_combout ),
	.cout(\inst24|CNT[8]~37 ));
// synopsys translate_off
defparam \inst24|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst24|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y25_N29
dffeas \inst24|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[8] .is_wysiwyg = "true";
defparam \inst24|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneiii_lcell_comb \inst24|CNT[10]~40 (
// Equation(s):
// \inst24|CNT[10]~40_combout  = (\inst24|CNT [10] & (\inst24|CNT[9]~39  $ (GND))) # (!\inst24|CNT [10] & (!\inst24|CNT[9]~39  & VCC))
// \inst24|CNT[10]~41  = CARRY((\inst24|CNT [10] & !\inst24|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst24|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[9]~39 ),
	.combout(\inst24|CNT[10]~40_combout ),
	.cout(\inst24|CNT[10]~41 ));
// synopsys translate_off
defparam \inst24|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst24|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N1
dffeas \inst24|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[10] .is_wysiwyg = "true";
defparam \inst24|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneiii_lcell_comb \inst24|CNT[11]~42 (
// Equation(s):
// \inst24|CNT[11]~42_combout  = (\inst24|CNT [11] & (!\inst24|CNT[10]~41 )) # (!\inst24|CNT [11] & ((\inst24|CNT[10]~41 ) # (GND)))
// \inst24|CNT[11]~43  = CARRY((!\inst24|CNT[10]~41 ) # (!\inst24|CNT [11]))

	.dataa(gnd),
	.datab(\inst24|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[10]~41 ),
	.combout(\inst24|CNT[11]~42_combout ),
	.cout(\inst24|CNT[11]~43 ));
// synopsys translate_off
defparam \inst24|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst24|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N3
dffeas \inst24|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[11] .is_wysiwyg = "true";
defparam \inst24|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cycloneiii_lcell_comb \inst24|CNT[12]~44 (
// Equation(s):
// \inst24|CNT[12]~44_combout  = (\inst24|CNT [12] & (\inst24|CNT[11]~43  $ (GND))) # (!\inst24|CNT [12] & (!\inst24|CNT[11]~43  & VCC))
// \inst24|CNT[12]~45  = CARRY((\inst24|CNT [12] & !\inst24|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst24|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[11]~43 ),
	.combout(\inst24|CNT[12]~44_combout ),
	.cout(\inst24|CNT[12]~45 ));
// synopsys translate_off
defparam \inst24|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst24|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N5
dffeas \inst24|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[12] .is_wysiwyg = "true";
defparam \inst24|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneiii_lcell_comb \inst24|LessThan0~3 (
// Equation(s):
// \inst24|LessThan0~3_combout  = (\inst24|CNT [9]) # ((\inst24|CNT [11]) # ((\inst24|CNT [12]) # (\inst24|CNT [10])))

	.dataa(\inst24|CNT [9]),
	.datab(\inst24|CNT [11]),
	.datac(\inst24|CNT [12]),
	.datad(\inst24|CNT [10]),
	.cin(gnd),
	.combout(\inst24|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \inst24|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneiii_lcell_comb \inst24|CNT[14]~48 (
// Equation(s):
// \inst24|CNT[14]~48_combout  = (\inst24|CNT [14] & (\inst24|CNT[13]~47  $ (GND))) # (!\inst24|CNT [14] & (!\inst24|CNT[13]~47  & VCC))
// \inst24|CNT[14]~49  = CARRY((\inst24|CNT [14] & !\inst24|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst24|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[13]~47 ),
	.combout(\inst24|CNT[14]~48_combout ),
	.cout(\inst24|CNT[14]~49 ));
// synopsys translate_off
defparam \inst24|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst24|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N9
dffeas \inst24|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[14] .is_wysiwyg = "true";
defparam \inst24|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cycloneiii_lcell_comb \inst24|CNT[15]~50 (
// Equation(s):
// \inst24|CNT[15]~50_combout  = (\inst24|CNT [15] & (!\inst24|CNT[14]~49 )) # (!\inst24|CNT [15] & ((\inst24|CNT[14]~49 ) # (GND)))
// \inst24|CNT[15]~51  = CARRY((!\inst24|CNT[14]~49 ) # (!\inst24|CNT [15]))

	.dataa(\inst24|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[14]~49 ),
	.combout(\inst24|CNT[15]~50_combout ),
	.cout(\inst24|CNT[15]~51 ));
// synopsys translate_off
defparam \inst24|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst24|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneiii_lcell_comb \inst24|CNT[16]~52 (
// Equation(s):
// \inst24|CNT[16]~52_combout  = (\inst24|CNT [16] & (\inst24|CNT[15]~51  $ (GND))) # (!\inst24|CNT [16] & (!\inst24|CNT[15]~51  & VCC))
// \inst24|CNT[16]~53  = CARRY((\inst24|CNT [16] & !\inst24|CNT[15]~51 ))

	.dataa(gnd),
	.datab(\inst24|CNT [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[15]~51 ),
	.combout(\inst24|CNT[16]~52_combout ),
	.cout(\inst24|CNT[16]~53 ));
// synopsys translate_off
defparam \inst24|CNT[16]~52 .lut_mask = 16'hC30C;
defparam \inst24|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N13
dffeas \inst24|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[16] .is_wysiwyg = "true";
defparam \inst24|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y24_N11
dffeas \inst24|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[15] .is_wysiwyg = "true";
defparam \inst24|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cycloneiii_lcell_comb \inst24|LessThan0~4 (
// Equation(s):
// \inst24|LessThan0~4_combout  = (\inst24|CNT [13]) # ((\inst24|CNT [16]) # ((\inst24|CNT [14]) # (\inst24|CNT [15])))

	.dataa(\inst24|CNT [13]),
	.datab(\inst24|CNT [16]),
	.datac(\inst24|CNT [14]),
	.datad(\inst24|CNT [15]),
	.cin(gnd),
	.combout(\inst24|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst24|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneiii_lcell_comb \inst24|CNT[17]~54 (
// Equation(s):
// \inst24|CNT[17]~54_combout  = (\inst24|CNT [17] & (!\inst24|CNT[16]~53 )) # (!\inst24|CNT [17] & ((\inst24|CNT[16]~53 ) # (GND)))
// \inst24|CNT[17]~55  = CARRY((!\inst24|CNT[16]~53 ) # (!\inst24|CNT [17]))

	.dataa(gnd),
	.datab(\inst24|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[16]~53 ),
	.combout(\inst24|CNT[17]~54_combout ),
	.cout(\inst24|CNT[17]~55 ));
// synopsys translate_off
defparam \inst24|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst24|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N15
dffeas \inst24|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[17] .is_wysiwyg = "true";
defparam \inst24|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cycloneiii_lcell_comb \inst24|CNT[18]~56 (
// Equation(s):
// \inst24|CNT[18]~56_combout  = (\inst24|CNT [18] & (\inst24|CNT[17]~55  $ (GND))) # (!\inst24|CNT [18] & (!\inst24|CNT[17]~55  & VCC))
// \inst24|CNT[18]~57  = CARRY((\inst24|CNT [18] & !\inst24|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst24|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst24|CNT[17]~55 ),
	.combout(\inst24|CNT[18]~56_combout ),
	.cout(\inst24|CNT[18]~57 ));
// synopsys translate_off
defparam \inst24|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst24|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N17
dffeas \inst24|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[18] .is_wysiwyg = "true";
defparam \inst24|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cycloneiii_lcell_comb \inst24|CNT[19]~58 (
// Equation(s):
// \inst24|CNT[19]~58_combout  = \inst24|CNT[18]~57  $ (\inst24|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst24|CNT [19]),
	.cin(\inst24|CNT[18]~57 ),
	.combout(\inst24|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst24|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y24_N19
dffeas \inst24|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst24|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CNT[19] .is_wysiwyg = "true";
defparam \inst24|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneiii_lcell_comb \inst24|LessThan0~5 (
// Equation(s):
// \inst24|LessThan0~5_combout  = (\inst24|CNT [18]) # ((\inst24|CNT [17]) # (\inst24|CNT [19]))

	.dataa(gnd),
	.datab(\inst24|CNT [18]),
	.datac(\inst24|CNT [17]),
	.datad(\inst24|CNT [19]),
	.cin(gnd),
	.combout(\inst24|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst24|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneiii_lcell_comb \inst24|LessThan0~6 (
// Equation(s):
// \inst24|LessThan0~6_combout  = (\inst24|LessThan0~2_combout ) # ((\inst24|LessThan0~3_combout ) # ((\inst24|LessThan0~4_combout ) # (\inst24|LessThan0~5_combout )))

	.dataa(\inst24|LessThan0~2_combout ),
	.datab(\inst24|LessThan0~3_combout ),
	.datac(\inst24|LessThan0~4_combout ),
	.datad(\inst24|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\inst24|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \inst24|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N29
dffeas \inst24|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst24|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|CMP .is_wysiwyg = "true";
defparam \inst24|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cycloneiii_lcell_comb \inst24|PWMOUT (
// Equation(s):
// \inst24|PWMOUT~combout  = (\inst24|CMP~q  & \inst21|Sn~q )

	.dataa(gnd),
	.datab(\inst24|CMP~q ),
	.datac(gnd),
	.datad(\inst21|Sn~q ),
	.cin(gnd),
	.combout(\inst24|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst24|PWMOUT .lut_mask = 16'hCC00;
defparam \inst24|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneiii_lcell_comb \inst2|dsp2fpga8_reg[15]~feeder (
// Equation(s):
// \inst2|dsp2fpga8_reg[15]~feeder_combout  = \XD[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\XD[15]~input_o ),
	.cin(gnd),
	.combout(\inst2|dsp2fpga8_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga8_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N23
dffeas \inst2|dsp2fpga8_reg[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga8_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|dsp2fpga8_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8_reg[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N17
dffeas \inst2|dsp2fpga8[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8_reg [15]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga8 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga8[15] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga8[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneiii_lcell_comb \inst22|T2_shadow[15]~feeder (
// Equation(s):
// \inst22|T2_shadow[15]~feeder_combout  = \inst2|dsp2fpga8 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [15]),
	.cin(gnd),
	.combout(\inst22|T2_shadow[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[15]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T2_shadow[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N31
dffeas \inst22|T2_shadow[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[15] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneiii_lcell_comb \inst22|T2_shadow[12]~feeder (
// Equation(s):
// \inst22|T2_shadow[12]~feeder_combout  = \inst2|dsp2fpga8 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [12]),
	.cin(gnd),
	.combout(\inst22|T2_shadow[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[12]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T2_shadow[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N29
dffeas \inst22|T2_shadow[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[12] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
cycloneiii_lcell_comb \inst22|T2_shadow[10]~feeder (
// Equation(s):
// \inst22|T2_shadow[10]~feeder_combout  = \inst2|dsp2fpga8 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|dsp2fpga8 [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|T2_shadow[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[10]~feeder .lut_mask = 16'hF0F0;
defparam \inst22|T2_shadow[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N1
dffeas \inst22|T2_shadow[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[10] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneiii_lcell_comb \inst22|T2_shadow[7]~feeder (
// Equation(s):
// \inst22|T2_shadow[7]~feeder_combout  = \inst2|dsp2fpga8 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [7]),
	.cin(gnd),
	.combout(\inst22|T2_shadow[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[7]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T2_shadow[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N21
dffeas \inst22|T2_shadow[7] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[7] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneiii_lcell_comb \inst22|T2_shadow[5]~feeder (
// Equation(s):
// \inst22|T2_shadow[5]~feeder_combout  = \inst2|dsp2fpga8 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [5]),
	.cin(gnd),
	.combout(\inst22|T2_shadow[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[5]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T2_shadow[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \inst22|T2_shadow[5] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[5] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y25_N19
dffeas \inst22|T2_shadow[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga8 [4]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[4] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneiii_lcell_comb \inst22|T2_shadow[0]~feeder (
// Equation(s):
// \inst22|T2_shadow[0]~feeder_combout  = \inst2|dsp2fpga8 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga8 [0]),
	.cin(gnd),
	.combout(\inst22|T2_shadow[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T2_shadow[0]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T2_shadow[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N27
dffeas \inst22|T2_shadow[0] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T2_shadow[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T2_shadow [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T2_shadow[0] .is_wysiwyg = "true";
defparam \inst22|T2_shadow[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N0
cycloneiii_lcell_comb \inst22|LessThan1~1 (
// Equation(s):
// \inst22|LessThan1~1_cout  = CARRY((!\inst|global_cnt_rising [0] & \inst22|T2_shadow [0]))

	.dataa(\inst|global_cnt_rising [0]),
	.datab(\inst22|T2_shadow [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst22|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~1 .lut_mask = 16'h0044;
defparam \inst22|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N2
cycloneiii_lcell_comb \inst22|LessThan1~3 (
// Equation(s):
// \inst22|LessThan1~3_cout  = CARRY((\inst22|T2_shadow [1] & (\inst|global_cnt_rising [1] & !\inst22|LessThan1~1_cout )) # (!\inst22|T2_shadow [1] & ((\inst|global_cnt_rising [1]) # (!\inst22|LessThan1~1_cout ))))

	.dataa(\inst22|T2_shadow [1]),
	.datab(\inst|global_cnt_rising [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~1_cout ),
	.combout(),
	.cout(\inst22|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~3 .lut_mask = 16'h004D;
defparam \inst22|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N4
cycloneiii_lcell_comb \inst22|LessThan1~5 (
// Equation(s):
// \inst22|LessThan1~5_cout  = CARRY((\inst22|T2_shadow [2] & ((!\inst22|LessThan1~3_cout ) # (!\inst|global_cnt_rising [2]))) # (!\inst22|T2_shadow [2] & (!\inst|global_cnt_rising [2] & !\inst22|LessThan1~3_cout )))

	.dataa(\inst22|T2_shadow [2]),
	.datab(\inst|global_cnt_rising [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~3_cout ),
	.combout(),
	.cout(\inst22|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~5 .lut_mask = 16'h002B;
defparam \inst22|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N6
cycloneiii_lcell_comb \inst22|LessThan1~7 (
// Equation(s):
// \inst22|LessThan1~7_cout  = CARRY((\inst22|T2_shadow [3] & (\inst|global_cnt_rising [3] & !\inst22|LessThan1~5_cout )) # (!\inst22|T2_shadow [3] & ((\inst|global_cnt_rising [3]) # (!\inst22|LessThan1~5_cout ))))

	.dataa(\inst22|T2_shadow [3]),
	.datab(\inst|global_cnt_rising [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~5_cout ),
	.combout(),
	.cout(\inst22|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~7 .lut_mask = 16'h004D;
defparam \inst22|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N8
cycloneiii_lcell_comb \inst22|LessThan1~9 (
// Equation(s):
// \inst22|LessThan1~9_cout  = CARRY((\inst|global_cnt_rising [4] & (\inst22|T2_shadow [4] & !\inst22|LessThan1~7_cout )) # (!\inst|global_cnt_rising [4] & ((\inst22|T2_shadow [4]) # (!\inst22|LessThan1~7_cout ))))

	.dataa(\inst|global_cnt_rising [4]),
	.datab(\inst22|T2_shadow [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~7_cout ),
	.combout(),
	.cout(\inst22|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~9 .lut_mask = 16'h004D;
defparam \inst22|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N10
cycloneiii_lcell_comb \inst22|LessThan1~11 (
// Equation(s):
// \inst22|LessThan1~11_cout  = CARRY((\inst|global_cnt_rising [5] & ((!\inst22|LessThan1~9_cout ) # (!\inst22|T2_shadow [5]))) # (!\inst|global_cnt_rising [5] & (!\inst22|T2_shadow [5] & !\inst22|LessThan1~9_cout )))

	.dataa(\inst|global_cnt_rising [5]),
	.datab(\inst22|T2_shadow [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~9_cout ),
	.combout(),
	.cout(\inst22|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~11 .lut_mask = 16'h002B;
defparam \inst22|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N12
cycloneiii_lcell_comb \inst22|LessThan1~13 (
// Equation(s):
// \inst22|LessThan1~13_cout  = CARRY((\inst22|T2_shadow [6] & ((!\inst22|LessThan1~11_cout ) # (!\inst|global_cnt_rising [6]))) # (!\inst22|T2_shadow [6] & (!\inst|global_cnt_rising [6] & !\inst22|LessThan1~11_cout )))

	.dataa(\inst22|T2_shadow [6]),
	.datab(\inst|global_cnt_rising [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~11_cout ),
	.combout(),
	.cout(\inst22|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~13 .lut_mask = 16'h002B;
defparam \inst22|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N14
cycloneiii_lcell_comb \inst22|LessThan1~15 (
// Equation(s):
// \inst22|LessThan1~15_cout  = CARRY((\inst|global_cnt_rising [7] & ((!\inst22|LessThan1~13_cout ) # (!\inst22|T2_shadow [7]))) # (!\inst|global_cnt_rising [7] & (!\inst22|T2_shadow [7] & !\inst22|LessThan1~13_cout )))

	.dataa(\inst|global_cnt_rising [7]),
	.datab(\inst22|T2_shadow [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~13_cout ),
	.combout(),
	.cout(\inst22|LessThan1~15_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~15 .lut_mask = 16'h002B;
defparam \inst22|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N16
cycloneiii_lcell_comb \inst22|LessThan1~17 (
// Equation(s):
// \inst22|LessThan1~17_cout  = CARRY((\inst22|T2_shadow [8] & ((!\inst22|LessThan1~15_cout ) # (!\inst|global_cnt_rising [8]))) # (!\inst22|T2_shadow [8] & (!\inst|global_cnt_rising [8] & !\inst22|LessThan1~15_cout )))

	.dataa(\inst22|T2_shadow [8]),
	.datab(\inst|global_cnt_rising [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~15_cout ),
	.combout(),
	.cout(\inst22|LessThan1~17_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~17 .lut_mask = 16'h002B;
defparam \inst22|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N18
cycloneiii_lcell_comb \inst22|LessThan1~19 (
// Equation(s):
// \inst22|LessThan1~19_cout  = CARRY((\inst22|T2_shadow [9] & (\inst|global_cnt_rising [9] & !\inst22|LessThan1~17_cout )) # (!\inst22|T2_shadow [9] & ((\inst|global_cnt_rising [9]) # (!\inst22|LessThan1~17_cout ))))

	.dataa(\inst22|T2_shadow [9]),
	.datab(\inst|global_cnt_rising [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~17_cout ),
	.combout(),
	.cout(\inst22|LessThan1~19_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~19 .lut_mask = 16'h004D;
defparam \inst22|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N20
cycloneiii_lcell_comb \inst22|LessThan1~21 (
// Equation(s):
// \inst22|LessThan1~21_cout  = CARRY((\inst|global_cnt_rising [10] & (\inst22|T2_shadow [10] & !\inst22|LessThan1~19_cout )) # (!\inst|global_cnt_rising [10] & ((\inst22|T2_shadow [10]) # (!\inst22|LessThan1~19_cout ))))

	.dataa(\inst|global_cnt_rising [10]),
	.datab(\inst22|T2_shadow [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~19_cout ),
	.combout(),
	.cout(\inst22|LessThan1~21_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~21 .lut_mask = 16'h004D;
defparam \inst22|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N22
cycloneiii_lcell_comb \inst22|LessThan1~23 (
// Equation(s):
// \inst22|LessThan1~23_cout  = CARRY((\inst22|T2_shadow [11] & (\inst|global_cnt_rising [11] & !\inst22|LessThan1~21_cout )) # (!\inst22|T2_shadow [11] & ((\inst|global_cnt_rising [11]) # (!\inst22|LessThan1~21_cout ))))

	.dataa(\inst22|T2_shadow [11]),
	.datab(\inst|global_cnt_rising [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~21_cout ),
	.combout(),
	.cout(\inst22|LessThan1~23_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~23 .lut_mask = 16'h004D;
defparam \inst22|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N24
cycloneiii_lcell_comb \inst22|LessThan1~25 (
// Equation(s):
// \inst22|LessThan1~25_cout  = CARRY((\inst|global_cnt_rising [12] & (\inst22|T2_shadow [12] & !\inst22|LessThan1~23_cout )) # (!\inst|global_cnt_rising [12] & ((\inst22|T2_shadow [12]) # (!\inst22|LessThan1~23_cout ))))

	.dataa(\inst|global_cnt_rising [12]),
	.datab(\inst22|T2_shadow [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~23_cout ),
	.combout(),
	.cout(\inst22|LessThan1~25_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~25 .lut_mask = 16'h004D;
defparam \inst22|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N26
cycloneiii_lcell_comb \inst22|LessThan1~27 (
// Equation(s):
// \inst22|LessThan1~27_cout  = CARRY((\inst22|T2_shadow [13] & (\inst|global_cnt_rising [13] & !\inst22|LessThan1~25_cout )) # (!\inst22|T2_shadow [13] & ((\inst|global_cnt_rising [13]) # (!\inst22|LessThan1~25_cout ))))

	.dataa(\inst22|T2_shadow [13]),
	.datab(\inst|global_cnt_rising [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~25_cout ),
	.combout(),
	.cout(\inst22|LessThan1~27_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~27 .lut_mask = 16'h004D;
defparam \inst22|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N28
cycloneiii_lcell_comb \inst22|LessThan1~29 (
// Equation(s):
// \inst22|LessThan1~29_cout  = CARRY((\inst22|T2_shadow [14] & ((!\inst22|LessThan1~27_cout ) # (!\inst|global_cnt_rising [14]))) # (!\inst22|T2_shadow [14] & (!\inst|global_cnt_rising [14] & !\inst22|LessThan1~27_cout )))

	.dataa(\inst22|T2_shadow [14]),
	.datab(\inst|global_cnt_rising [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan1~27_cout ),
	.combout(),
	.cout(\inst22|LessThan1~29_cout ));
// synopsys translate_off
defparam \inst22|LessThan1~29 .lut_mask = 16'h002B;
defparam \inst22|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y25_N30
cycloneiii_lcell_comb \inst22|LessThan1~30 (
// Equation(s):
// \inst22|LessThan1~30_combout  = (\inst|global_cnt_rising [15] & (\inst22|LessThan1~29_cout  & \inst22|T2_shadow [15])) # (!\inst|global_cnt_rising [15] & ((\inst22|LessThan1~29_cout ) # (\inst22|T2_shadow [15])))

	.dataa(\inst|global_cnt_rising [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst22|T2_shadow [15]),
	.cin(\inst22|LessThan1~29_cout ),
	.combout(\inst22|LessThan1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LessThan1~30 .lut_mask = 16'hF550;
defparam \inst22|LessThan1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneiii_lcell_comb \inst22|Sp2~0 (
// Equation(s):
// \inst22|Sp2~0_combout  = (\SD~input_o  & !\inst22|LessThan1~30_combout )

	.dataa(gnd),
	.datab(\SD~input_o ),
	.datac(\inst22|LessThan1~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|Sp2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Sp2~0 .lut_mask = 16'h0C0C;
defparam \inst22|Sp2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N11
dffeas \inst22|Sp2 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|Sp2~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|Sp2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|Sp2 .is_wysiwyg = "true";
defparam \inst22|Sp2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneiii_lcell_comb \inst25|CNT[1]~22 (
// Equation(s):
// \inst25|CNT[1]~22_combout  = (\inst25|CNT [1] & (!\inst25|CNT[0]~21 )) # (!\inst25|CNT [1] & ((\inst25|CNT[0]~21 ) # (GND)))
// \inst25|CNT[1]~23  = CARRY((!\inst25|CNT[0]~21 ) # (!\inst25|CNT [1]))

	.dataa(gnd),
	.datab(\inst25|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[0]~21 ),
	.combout(\inst25|CNT[1]~22_combout ),
	.cout(\inst25|CNT[1]~23 ));
// synopsys translate_off
defparam \inst25|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst25|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneiii_lcell_comb \inst22|T1_shadow[15]~feeder (
// Equation(s):
// \inst22|T1_shadow[15]~feeder_combout  = \inst2|dsp2fpga7 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [15]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[15]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N3
dffeas \inst22|T1_shadow[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[15] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y27_N9
dffeas \inst22|T1_shadow[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|dsp2fpga7 [12]),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[12] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N15
dffeas \inst2|dsp2fpga7_reg[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\XD[8]~input_o ),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|dsp2fpga7_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7_reg[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneiii_lcell_comb \inst2|dsp2fpga7[8]~feeder (
// Equation(s):
// \inst2|dsp2fpga7[8]~feeder_combout  = \inst2|dsp2fpga7_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7_reg [8]),
	.cin(gnd),
	.combout(\inst2|dsp2fpga7[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|dsp2fpga7[8]~feeder .lut_mask = 16'hFF00;
defparam \inst2|dsp2fpga7[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N11
dffeas \inst2|dsp2fpga7[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst2|dsp2fpga7[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|dsp2fpga7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|dsp2fpga7[8] .is_wysiwyg = "true";
defparam \inst2|dsp2fpga7[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneiii_lcell_comb \inst22|T1_shadow[8]~feeder (
// Equation(s):
// \inst22|T1_shadow[8]~feeder_combout  = \inst2|dsp2fpga7 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [8]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[8]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N1
dffeas \inst22|T1_shadow[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[8] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
cycloneiii_lcell_comb \inst22|T1_shadow[6]~feeder (
// Equation(s):
// \inst22|T1_shadow[6]~feeder_combout  = \inst2|dsp2fpga7 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [6]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[6]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N9
dffeas \inst22|T1_shadow[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[6] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneiii_lcell_comb \inst22|T1_shadow[2]~feeder (
// Equation(s):
// \inst22|T1_shadow[2]~feeder_combout  = \inst2|dsp2fpga7 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|dsp2fpga7 [2]),
	.cin(gnd),
	.combout(\inst22|T1_shadow[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|T1_shadow[2]~feeder .lut_mask = 16'hFF00;
defparam \inst22|T1_shadow[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N17
dffeas \inst22|T1_shadow[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|T1_shadow[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|T1_shadow [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|T1_shadow[2] .is_wysiwyg = "true";
defparam \inst22|T1_shadow[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneiii_lcell_comb \inst22|LessThan0~1 (
// Equation(s):
// \inst22|LessThan0~1_cout  = CARRY((\inst22|T1_shadow [0] & !\inst|global_cnt_rising [0]))

	.dataa(\inst22|T1_shadow [0]),
	.datab(\inst|global_cnt_rising [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst22|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst22|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
cycloneiii_lcell_comb \inst22|LessThan0~3 (
// Equation(s):
// \inst22|LessThan0~3_cout  = CARRY((\inst22|T1_shadow [1] & (\inst|global_cnt_rising [1] & !\inst22|LessThan0~1_cout )) # (!\inst22|T1_shadow [1] & ((\inst|global_cnt_rising [1]) # (!\inst22|LessThan0~1_cout ))))

	.dataa(\inst22|T1_shadow [1]),
	.datab(\inst|global_cnt_rising [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~1_cout ),
	.combout(),
	.cout(\inst22|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
cycloneiii_lcell_comb \inst22|LessThan0~5 (
// Equation(s):
// \inst22|LessThan0~5_cout  = CARRY((\inst|global_cnt_rising [2] & (\inst22|T1_shadow [2] & !\inst22|LessThan0~3_cout )) # (!\inst|global_cnt_rising [2] & ((\inst22|T1_shadow [2]) # (!\inst22|LessThan0~3_cout ))))

	.dataa(\inst|global_cnt_rising [2]),
	.datab(\inst22|T1_shadow [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~3_cout ),
	.combout(),
	.cout(\inst22|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
cycloneiii_lcell_comb \inst22|LessThan0~7 (
// Equation(s):
// \inst22|LessThan0~7_cout  = CARRY((\inst22|T1_shadow [3] & (\inst|global_cnt_rising [3] & !\inst22|LessThan0~5_cout )) # (!\inst22|T1_shadow [3] & ((\inst|global_cnt_rising [3]) # (!\inst22|LessThan0~5_cout ))))

	.dataa(\inst22|T1_shadow [3]),
	.datab(\inst|global_cnt_rising [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~5_cout ),
	.combout(),
	.cout(\inst22|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
cycloneiii_lcell_comb \inst22|LessThan0~9 (
// Equation(s):
// \inst22|LessThan0~9_cout  = CARRY((\inst22|T1_shadow [4] & ((!\inst22|LessThan0~7_cout ) # (!\inst|global_cnt_rising [4]))) # (!\inst22|T1_shadow [4] & (!\inst|global_cnt_rising [4] & !\inst22|LessThan0~7_cout )))

	.dataa(\inst22|T1_shadow [4]),
	.datab(\inst|global_cnt_rising [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~7_cout ),
	.combout(),
	.cout(\inst22|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst22|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneiii_lcell_comb \inst22|LessThan0~11 (
// Equation(s):
// \inst22|LessThan0~11_cout  = CARRY((\inst22|T1_shadow [5] & (\inst|global_cnt_rising [5] & !\inst22|LessThan0~9_cout )) # (!\inst22|T1_shadow [5] & ((\inst|global_cnt_rising [5]) # (!\inst22|LessThan0~9_cout ))))

	.dataa(\inst22|T1_shadow [5]),
	.datab(\inst|global_cnt_rising [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~9_cout ),
	.combout(),
	.cout(\inst22|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
cycloneiii_lcell_comb \inst22|LessThan0~13 (
// Equation(s):
// \inst22|LessThan0~13_cout  = CARRY((\inst|global_cnt_rising [6] & (\inst22|T1_shadow [6] & !\inst22|LessThan0~11_cout )) # (!\inst|global_cnt_rising [6] & ((\inst22|T1_shadow [6]) # (!\inst22|LessThan0~11_cout ))))

	.dataa(\inst|global_cnt_rising [6]),
	.datab(\inst22|T1_shadow [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~11_cout ),
	.combout(),
	.cout(\inst22|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
cycloneiii_lcell_comb \inst22|LessThan0~15 (
// Equation(s):
// \inst22|LessThan0~15_cout  = CARRY((\inst22|T1_shadow [7] & (\inst|global_cnt_rising [7] & !\inst22|LessThan0~13_cout )) # (!\inst22|T1_shadow [7] & ((\inst|global_cnt_rising [7]) # (!\inst22|LessThan0~13_cout ))))

	.dataa(\inst22|T1_shadow [7]),
	.datab(\inst|global_cnt_rising [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~13_cout ),
	.combout(),
	.cout(\inst22|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~15 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N16
cycloneiii_lcell_comb \inst22|LessThan0~17 (
// Equation(s):
// \inst22|LessThan0~17_cout  = CARRY((\inst|global_cnt_rising [8] & (\inst22|T1_shadow [8] & !\inst22|LessThan0~15_cout )) # (!\inst|global_cnt_rising [8] & ((\inst22|T1_shadow [8]) # (!\inst22|LessThan0~15_cout ))))

	.dataa(\inst|global_cnt_rising [8]),
	.datab(\inst22|T1_shadow [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~15_cout ),
	.combout(),
	.cout(\inst22|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~17 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
cycloneiii_lcell_comb \inst22|LessThan0~19 (
// Equation(s):
// \inst22|LessThan0~19_cout  = CARRY((\inst22|T1_shadow [9] & (\inst|global_cnt_rising [9] & !\inst22|LessThan0~17_cout )) # (!\inst22|T1_shadow [9] & ((\inst|global_cnt_rising [9]) # (!\inst22|LessThan0~17_cout ))))

	.dataa(\inst22|T1_shadow [9]),
	.datab(\inst|global_cnt_rising [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~17_cout ),
	.combout(),
	.cout(\inst22|LessThan0~19_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~19 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
cycloneiii_lcell_comb \inst22|LessThan0~21 (
// Equation(s):
// \inst22|LessThan0~21_cout  = CARRY((\inst22|T1_shadow [10] & ((!\inst22|LessThan0~19_cout ) # (!\inst|global_cnt_rising [10]))) # (!\inst22|T1_shadow [10] & (!\inst|global_cnt_rising [10] & !\inst22|LessThan0~19_cout )))

	.dataa(\inst22|T1_shadow [10]),
	.datab(\inst|global_cnt_rising [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~19_cout ),
	.combout(),
	.cout(\inst22|LessThan0~21_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~21 .lut_mask = 16'h002B;
defparam \inst22|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneiii_lcell_comb \inst22|LessThan0~23 (
// Equation(s):
// \inst22|LessThan0~23_cout  = CARRY((\inst22|T1_shadow [11] & (\inst|global_cnt_rising [11] & !\inst22|LessThan0~21_cout )) # (!\inst22|T1_shadow [11] & ((\inst|global_cnt_rising [11]) # (!\inst22|LessThan0~21_cout ))))

	.dataa(\inst22|T1_shadow [11]),
	.datab(\inst|global_cnt_rising [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~21_cout ),
	.combout(),
	.cout(\inst22|LessThan0~23_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~23 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
cycloneiii_lcell_comb \inst22|LessThan0~25 (
// Equation(s):
// \inst22|LessThan0~25_cout  = CARRY((\inst|global_cnt_rising [12] & (\inst22|T1_shadow [12] & !\inst22|LessThan0~23_cout )) # (!\inst|global_cnt_rising [12] & ((\inst22|T1_shadow [12]) # (!\inst22|LessThan0~23_cout ))))

	.dataa(\inst|global_cnt_rising [12]),
	.datab(\inst22|T1_shadow [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~23_cout ),
	.combout(),
	.cout(\inst22|LessThan0~25_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~25 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
cycloneiii_lcell_comb \inst22|LessThan0~27 (
// Equation(s):
// \inst22|LessThan0~27_cout  = CARRY((\inst22|T1_shadow [13] & (\inst|global_cnt_rising [13] & !\inst22|LessThan0~25_cout )) # (!\inst22|T1_shadow [13] & ((\inst|global_cnt_rising [13]) # (!\inst22|LessThan0~25_cout ))))

	.dataa(\inst22|T1_shadow [13]),
	.datab(\inst|global_cnt_rising [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~25_cout ),
	.combout(),
	.cout(\inst22|LessThan0~27_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~27 .lut_mask = 16'h004D;
defparam \inst22|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
cycloneiii_lcell_comb \inst22|LessThan0~29 (
// Equation(s):
// \inst22|LessThan0~29_cout  = CARRY((\inst22|T1_shadow [14] & ((!\inst22|LessThan0~27_cout ) # (!\inst|global_cnt_rising [14]))) # (!\inst22|T1_shadow [14] & (!\inst|global_cnt_rising [14] & !\inst22|LessThan0~27_cout )))

	.dataa(\inst22|T1_shadow [14]),
	.datab(\inst|global_cnt_rising [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst22|LessThan0~27_cout ),
	.combout(),
	.cout(\inst22|LessThan0~29_cout ));
// synopsys translate_off
defparam \inst22|LessThan0~29 .lut_mask = 16'h002B;
defparam \inst22|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
cycloneiii_lcell_comb \inst22|LessThan0~30 (
// Equation(s):
// \inst22|LessThan0~30_combout  = (\inst|global_cnt_rising [15] & (\inst22|LessThan0~29_cout  & \inst22|T1_shadow [15])) # (!\inst|global_cnt_rising [15] & ((\inst22|LessThan0~29_cout ) # (\inst22|T1_shadow [15])))

	.dataa(gnd),
	.datab(\inst|global_cnt_rising [15]),
	.datac(gnd),
	.datad(\inst22|T1_shadow [15]),
	.cin(\inst22|LessThan0~29_cout ),
	.combout(\inst22|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LessThan0~30 .lut_mask = 16'hF330;
defparam \inst22|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
cycloneiii_lcell_comb \inst22|LessThan0~30_wirecell (
// Equation(s):
// \inst22|LessThan0~30_wirecell_combout  = !\inst22|LessThan0~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst22|LessThan0~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst22|LessThan0~30_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|LessThan0~30_wirecell .lut_mask = 16'h0F0F;
defparam \inst22|LessThan0~30_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N13
dffeas \inst22|Sp1 (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|LessThan0~30_wirecell_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SD~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|Sp1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|Sp1 .is_wysiwyg = "true";
defparam \inst22|Sp1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneiii_lcell_comb \inst22|Sp (
// Equation(s):
// \inst22|Sp~combout  = (!\inst22|Sp2~q  & \inst22|Sp1~q )

	.dataa(\inst22|Sp2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst22|Sp1~q ),
	.cin(gnd),
	.combout(\inst22|Sp~combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Sp .lut_mask = 16'h5500;
defparam \inst22|Sp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N21
dffeas \inst25|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|Sp~combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CE .is_wysiwyg = "true";
defparam \inst25|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y24_N15
dffeas \inst25|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[1] .is_wysiwyg = "true";
defparam \inst25|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
cycloneiii_lcell_comb \inst25|CNT[2]~24 (
// Equation(s):
// \inst25|CNT[2]~24_combout  = (\inst25|CNT [2] & (\inst25|CNT[1]~23  $ (GND))) # (!\inst25|CNT [2] & (!\inst25|CNT[1]~23  & VCC))
// \inst25|CNT[2]~25  = CARRY((\inst25|CNT [2] & !\inst25|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst25|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[1]~23 ),
	.combout(\inst25|CNT[2]~24_combout ),
	.cout(\inst25|CNT[2]~25 ));
// synopsys translate_off
defparam \inst25|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst25|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N17
dffeas \inst25|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[2] .is_wysiwyg = "true";
defparam \inst25|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
cycloneiii_lcell_comb \inst25|CNT[3]~26 (
// Equation(s):
// \inst25|CNT[3]~26_combout  = (\inst25|CNT [3] & (!\inst25|CNT[2]~25 )) # (!\inst25|CNT [3] & ((\inst25|CNT[2]~25 ) # (GND)))
// \inst25|CNT[3]~27  = CARRY((!\inst25|CNT[2]~25 ) # (!\inst25|CNT [3]))

	.dataa(gnd),
	.datab(\inst25|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[2]~25 ),
	.combout(\inst25|CNT[3]~26_combout ),
	.cout(\inst25|CNT[3]~27 ));
// synopsys translate_off
defparam \inst25|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst25|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N19
dffeas \inst25|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[3] .is_wysiwyg = "true";
defparam \inst25|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
cycloneiii_lcell_comb \inst25|CNT[4]~28 (
// Equation(s):
// \inst25|CNT[4]~28_combout  = (\inst25|CNT [4] & (\inst25|CNT[3]~27  $ (GND))) # (!\inst25|CNT [4] & (!\inst25|CNT[3]~27  & VCC))
// \inst25|CNT[4]~29  = CARRY((\inst25|CNT [4] & !\inst25|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst25|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[3]~27 ),
	.combout(\inst25|CNT[4]~28_combout ),
	.cout(\inst25|CNT[4]~29 ));
// synopsys translate_off
defparam \inst25|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst25|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N21
dffeas \inst25|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[4] .is_wysiwyg = "true";
defparam \inst25|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneiii_lcell_comb \inst25|CNT[6]~32 (
// Equation(s):
// \inst25|CNT[6]~32_combout  = (\inst25|CNT [6] & (\inst25|CNT[5]~31  $ (GND))) # (!\inst25|CNT [6] & (!\inst25|CNT[5]~31  & VCC))
// \inst25|CNT[6]~33  = CARRY((\inst25|CNT [6] & !\inst25|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst25|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[5]~31 ),
	.combout(\inst25|CNT[6]~32_combout ),
	.cout(\inst25|CNT[6]~33 ));
// synopsys translate_off
defparam \inst25|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst25|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N25
dffeas \inst25|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[6] .is_wysiwyg = "true";
defparam \inst25|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
cycloneiii_lcell_comb \inst25|CNT[8]~36 (
// Equation(s):
// \inst25|CNT[8]~36_combout  = (\inst25|CNT [8] & (\inst25|CNT[7]~35  $ (GND))) # (!\inst25|CNT [8] & (!\inst25|CNT[7]~35  & VCC))
// \inst25|CNT[8]~37  = CARRY((\inst25|CNT [8] & !\inst25|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst25|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[7]~35 ),
	.combout(\inst25|CNT[8]~36_combout ),
	.cout(\inst25|CNT[8]~37 ));
// synopsys translate_off
defparam \inst25|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst25|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y24_N29
dffeas \inst25|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[8] .is_wysiwyg = "true";
defparam \inst25|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N0
cycloneiii_lcell_comb \inst25|CNT[10]~40 (
// Equation(s):
// \inst25|CNT[10]~40_combout  = (\inst25|CNT [10] & (\inst25|CNT[9]~39  $ (GND))) # (!\inst25|CNT [10] & (!\inst25|CNT[9]~39  & VCC))
// \inst25|CNT[10]~41  = CARRY((\inst25|CNT [10] & !\inst25|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst25|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[9]~39 ),
	.combout(\inst25|CNT[10]~40_combout ),
	.cout(\inst25|CNT[10]~41 ));
// synopsys translate_off
defparam \inst25|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst25|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y23_N1
dffeas \inst25|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[10] .is_wysiwyg = "true";
defparam \inst25|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N2
cycloneiii_lcell_comb \inst25|CNT[11]~42 (
// Equation(s):
// \inst25|CNT[11]~42_combout  = (\inst25|CNT [11] & (!\inst25|CNT[10]~41 )) # (!\inst25|CNT [11] & ((\inst25|CNT[10]~41 ) # (GND)))
// \inst25|CNT[11]~43  = CARRY((!\inst25|CNT[10]~41 ) # (!\inst25|CNT [11]))

	.dataa(gnd),
	.datab(\inst25|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[10]~41 ),
	.combout(\inst25|CNT[11]~42_combout ),
	.cout(\inst25|CNT[11]~43 ));
// synopsys translate_off
defparam \inst25|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst25|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y23_N3
dffeas \inst25|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[11] .is_wysiwyg = "true";
defparam \inst25|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N4
cycloneiii_lcell_comb \inst25|CNT[12]~44 (
// Equation(s):
// \inst25|CNT[12]~44_combout  = (\inst25|CNT [12] & (\inst25|CNT[11]~43  $ (GND))) # (!\inst25|CNT [12] & (!\inst25|CNT[11]~43  & VCC))
// \inst25|CNT[12]~45  = CARRY((\inst25|CNT [12] & !\inst25|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst25|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[11]~43 ),
	.combout(\inst25|CNT[12]~44_combout ),
	.cout(\inst25|CNT[12]~45 ));
// synopsys translate_off
defparam \inst25|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst25|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y23_N5
dffeas \inst25|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[12] .is_wysiwyg = "true";
defparam \inst25|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N8
cycloneiii_lcell_comb \inst25|CNT[14]~48 (
// Equation(s):
// \inst25|CNT[14]~48_combout  = (\inst25|CNT [14] & (\inst25|CNT[13]~47  $ (GND))) # (!\inst25|CNT [14] & (!\inst25|CNT[13]~47  & VCC))
// \inst25|CNT[14]~49  = CARRY((\inst25|CNT [14] & !\inst25|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst25|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[13]~47 ),
	.combout(\inst25|CNT[14]~48_combout ),
	.cout(\inst25|CNT[14]~49 ));
// synopsys translate_off
defparam \inst25|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst25|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y23_N9
dffeas \inst25|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[14] .is_wysiwyg = "true";
defparam \inst25|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N10
cycloneiii_lcell_comb \inst25|CNT[15]~50 (
// Equation(s):
// \inst25|CNT[15]~50_combout  = (\inst25|CNT [15] & (!\inst25|CNT[14]~49 )) # (!\inst25|CNT [15] & ((\inst25|CNT[14]~49 ) # (GND)))
// \inst25|CNT[15]~51  = CARRY((!\inst25|CNT[14]~49 ) # (!\inst25|CNT [15]))

	.dataa(\inst25|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[14]~49 ),
	.combout(\inst25|CNT[15]~50_combout ),
	.cout(\inst25|CNT[15]~51 ));
// synopsys translate_off
defparam \inst25|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst25|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N12
cycloneiii_lcell_comb \inst25|CNT[16]~52 (
// Equation(s):
// \inst25|CNT[16]~52_combout  = (\inst25|CNT [16] & (\inst25|CNT[15]~51  $ (GND))) # (!\inst25|CNT [16] & (!\inst25|CNT[15]~51  & VCC))
// \inst25|CNT[16]~53  = CARRY((\inst25|CNT [16] & !\inst25|CNT[15]~51 ))

	.dataa(\inst25|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[15]~51 ),
	.combout(\inst25|CNT[16]~52_combout ),
	.cout(\inst25|CNT[16]~53 ));
// synopsys translate_off
defparam \inst25|CNT[16]~52 .lut_mask = 16'hA50A;
defparam \inst25|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y23_N13
dffeas \inst25|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[16] .is_wysiwyg = "true";
defparam \inst25|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y23_N11
dffeas \inst25|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[15] .is_wysiwyg = "true";
defparam \inst25|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N24
cycloneiii_lcell_comb \inst25|LessThan0~4 (
// Equation(s):
// \inst25|LessThan0~4_combout  = (\inst25|CNT [13]) # ((\inst25|CNT [16]) # ((\inst25|CNT [14]) # (\inst25|CNT [15])))

	.dataa(\inst25|CNT [13]),
	.datab(\inst25|CNT [16]),
	.datac(\inst25|CNT [14]),
	.datad(\inst25|CNT [15]),
	.cin(gnd),
	.combout(\inst25|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst25|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N14
cycloneiii_lcell_comb \inst25|CNT[17]~54 (
// Equation(s):
// \inst25|CNT[17]~54_combout  = (\inst25|CNT [17] & (!\inst25|CNT[16]~53 )) # (!\inst25|CNT [17] & ((\inst25|CNT[16]~53 ) # (GND)))
// \inst25|CNT[17]~55  = CARRY((!\inst25|CNT[16]~53 ) # (!\inst25|CNT [17]))

	.dataa(gnd),
	.datab(\inst25|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[16]~53 ),
	.combout(\inst25|CNT[17]~54_combout ),
	.cout(\inst25|CNT[17]~55 ));
// synopsys translate_off
defparam \inst25|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst25|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y23_N15
dffeas \inst25|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[17] .is_wysiwyg = "true";
defparam \inst25|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N16
cycloneiii_lcell_comb \inst25|CNT[18]~56 (
// Equation(s):
// \inst25|CNT[18]~56_combout  = (\inst25|CNT [18] & (\inst25|CNT[17]~55  $ (GND))) # (!\inst25|CNT [18] & (!\inst25|CNT[17]~55  & VCC))
// \inst25|CNT[18]~57  = CARRY((\inst25|CNT [18] & !\inst25|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst25|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|CNT[17]~55 ),
	.combout(\inst25|CNT[18]~56_combout ),
	.cout(\inst25|CNT[18]~57 ));
// synopsys translate_off
defparam \inst25|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst25|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y23_N17
dffeas \inst25|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[18] .is_wysiwyg = "true";
defparam \inst25|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N18
cycloneiii_lcell_comb \inst25|CNT[19]~58 (
// Equation(s):
// \inst25|CNT[19]~58_combout  = \inst25|CNT[18]~57  $ (\inst25|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst25|CNT [19]),
	.cin(\inst25|CNT[18]~57 ),
	.combout(\inst25|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst25|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y23_N19
dffeas \inst25|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst25|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CNT[19] .is_wysiwyg = "true";
defparam \inst25|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N26
cycloneiii_lcell_comb \inst25|LessThan0~5 (
// Equation(s):
// \inst25|LessThan0~5_combout  = (\inst25|CNT [19]) # ((\inst25|CNT [17]) # (\inst25|CNT [18]))

	.dataa(gnd),
	.datab(\inst25|CNT [19]),
	.datac(\inst25|CNT [17]),
	.datad(\inst25|CNT [18]),
	.cin(gnd),
	.combout(\inst25|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst25|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y23_N28
cycloneiii_lcell_comb \inst25|LessThan0~6 (
// Equation(s):
// \inst25|LessThan0~6_combout  = (\inst25|LessThan0~3_combout ) # ((\inst25|LessThan0~4_combout ) # (\inst25|LessThan0~5_combout ))

	.dataa(\inst25|LessThan0~3_combout ),
	.datab(\inst25|LessThan0~4_combout ),
	.datac(\inst25|LessThan0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst25|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|LessThan0~6 .lut_mask = 16'hFEFE;
defparam \inst25|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y23_N29
dffeas \inst25|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst25|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|CMP .is_wysiwyg = "true";
defparam \inst25|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N4
cycloneiii_lcell_comb \inst25|PWMOUT (
// Equation(s):
// \inst25|PWMOUT~combout  = (!\inst22|Sp2~q  & (\inst25|CMP~q  & \inst22|Sp1~q ))

	.dataa(\inst22|Sp2~q ),
	.datab(gnd),
	.datac(\inst25|CMP~q ),
	.datad(\inst22|Sp1~q ),
	.cin(gnd),
	.combout(\inst25|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|PWMOUT .lut_mask = 16'h5000;
defparam \inst25|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
cycloneiii_lcell_comb \inst22|Sn~0 (
// Equation(s):
// \inst22|Sn~0_combout  = (\SD~input_o  & ((\inst22|Sp2~q ) # (!\inst22|Sp1~q )))

	.dataa(\inst22|Sp2~q ),
	.datab(gnd),
	.datac(\SD~input_o ),
	.datad(\inst22|Sp1~q ),
	.cin(gnd),
	.combout(\inst22|Sn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Sn~0 .lut_mask = 16'hA0F0;
defparam \inst22|Sn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y24_N23
dffeas \inst22|Sn (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst22|Sn~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst22|Sn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst22|Sn .is_wysiwyg = "true";
defparam \inst22|Sn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N14
cycloneiii_lcell_comb \inst26|CNT[1]~22 (
// Equation(s):
// \inst26|CNT[1]~22_combout  = (\inst26|CNT [1] & (!\inst26|CNT[0]~21 )) # (!\inst26|CNT [1] & ((\inst26|CNT[0]~21 ) # (GND)))
// \inst26|CNT[1]~23  = CARRY((!\inst26|CNT[0]~21 ) # (!\inst26|CNT [1]))

	.dataa(gnd),
	.datab(\inst26|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[0]~21 ),
	.combout(\inst26|CNT[1]~22_combout ),
	.cout(\inst26|CNT[1]~23 ));
// synopsys translate_off
defparam \inst26|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst26|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N22
cycloneiii_lcell_comb \inst26|CE~feeder (
// Equation(s):
// \inst26|CE~feeder_combout  = \inst22|Sn~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst22|Sn~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst26|CE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|CE~feeder .lut_mask = 16'hF0F0;
defparam \inst26|CE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N23
dffeas \inst26|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CE~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CE .is_wysiwyg = "true";
defparam \inst26|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y24_N15
dffeas \inst26|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[1] .is_wysiwyg = "true";
defparam \inst26|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N16
cycloneiii_lcell_comb \inst26|CNT[2]~24 (
// Equation(s):
// \inst26|CNT[2]~24_combout  = (\inst26|CNT [2] & (\inst26|CNT[1]~23  $ (GND))) # (!\inst26|CNT [2] & (!\inst26|CNT[1]~23  & VCC))
// \inst26|CNT[2]~25  = CARRY((\inst26|CNT [2] & !\inst26|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst26|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[1]~23 ),
	.combout(\inst26|CNT[2]~24_combout ),
	.cout(\inst26|CNT[2]~25 ));
// synopsys translate_off
defparam \inst26|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst26|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y24_N17
dffeas \inst26|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[2] .is_wysiwyg = "true";
defparam \inst26|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N18
cycloneiii_lcell_comb \inst26|CNT[3]~26 (
// Equation(s):
// \inst26|CNT[3]~26_combout  = (\inst26|CNT [3] & (!\inst26|CNT[2]~25 )) # (!\inst26|CNT [3] & ((\inst26|CNT[2]~25 ) # (GND)))
// \inst26|CNT[3]~27  = CARRY((!\inst26|CNT[2]~25 ) # (!\inst26|CNT [3]))

	.dataa(gnd),
	.datab(\inst26|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[2]~25 ),
	.combout(\inst26|CNT[3]~26_combout ),
	.cout(\inst26|CNT[3]~27 ));
// synopsys translate_off
defparam \inst26|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst26|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y24_N19
dffeas \inst26|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[3] .is_wysiwyg = "true";
defparam \inst26|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N20
cycloneiii_lcell_comb \inst26|CNT[4]~28 (
// Equation(s):
// \inst26|CNT[4]~28_combout  = (\inst26|CNT [4] & (\inst26|CNT[3]~27  $ (GND))) # (!\inst26|CNT [4] & (!\inst26|CNT[3]~27  & VCC))
// \inst26|CNT[4]~29  = CARRY((\inst26|CNT [4] & !\inst26|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst26|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[3]~27 ),
	.combout(\inst26|CNT[4]~28_combout ),
	.cout(\inst26|CNT[4]~29 ));
// synopsys translate_off
defparam \inst26|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst26|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y24_N21
dffeas \inst26|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[4] .is_wysiwyg = "true";
defparam \inst26|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N24
cycloneiii_lcell_comb \inst26|CNT[6]~32 (
// Equation(s):
// \inst26|CNT[6]~32_combout  = (\inst26|CNT [6] & (\inst26|CNT[5]~31  $ (GND))) # (!\inst26|CNT [6] & (!\inst26|CNT[5]~31  & VCC))
// \inst26|CNT[6]~33  = CARRY((\inst26|CNT [6] & !\inst26|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst26|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[5]~31 ),
	.combout(\inst26|CNT[6]~32_combout ),
	.cout(\inst26|CNT[6]~33 ));
// synopsys translate_off
defparam \inst26|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst26|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y24_N25
dffeas \inst26|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[6] .is_wysiwyg = "true";
defparam \inst26|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y24_N28
cycloneiii_lcell_comb \inst26|CNT[8]~36 (
// Equation(s):
// \inst26|CNT[8]~36_combout  = (\inst26|CNT [8] & (\inst26|CNT[7]~35  $ (GND))) # (!\inst26|CNT [8] & (!\inst26|CNT[7]~35  & VCC))
// \inst26|CNT[8]~37  = CARRY((\inst26|CNT [8] & !\inst26|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst26|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[7]~35 ),
	.combout(\inst26|CNT[8]~36_combout ),
	.cout(\inst26|CNT[8]~37 ));
// synopsys translate_off
defparam \inst26|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst26|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y24_N29
dffeas \inst26|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[8] .is_wysiwyg = "true";
defparam \inst26|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N0
cycloneiii_lcell_comb \inst26|CNT[10]~40 (
// Equation(s):
// \inst26|CNT[10]~40_combout  = (\inst26|CNT [10] & (\inst26|CNT[9]~39  $ (GND))) # (!\inst26|CNT [10] & (!\inst26|CNT[9]~39  & VCC))
// \inst26|CNT[10]~41  = CARRY((\inst26|CNT [10] & !\inst26|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst26|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[9]~39 ),
	.combout(\inst26|CNT[10]~40_combout ),
	.cout(\inst26|CNT[10]~41 ));
// synopsys translate_off
defparam \inst26|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst26|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y23_N1
dffeas \inst26|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[10] .is_wysiwyg = "true";
defparam \inst26|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N2
cycloneiii_lcell_comb \inst26|CNT[11]~42 (
// Equation(s):
// \inst26|CNT[11]~42_combout  = (\inst26|CNT [11] & (!\inst26|CNT[10]~41 )) # (!\inst26|CNT [11] & ((\inst26|CNT[10]~41 ) # (GND)))
// \inst26|CNT[11]~43  = CARRY((!\inst26|CNT[10]~41 ) # (!\inst26|CNT [11]))

	.dataa(gnd),
	.datab(\inst26|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[10]~41 ),
	.combout(\inst26|CNT[11]~42_combout ),
	.cout(\inst26|CNT[11]~43 ));
// synopsys translate_off
defparam \inst26|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst26|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y23_N3
dffeas \inst26|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[11] .is_wysiwyg = "true";
defparam \inst26|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N4
cycloneiii_lcell_comb \inst26|CNT[12]~44 (
// Equation(s):
// \inst26|CNT[12]~44_combout  = (\inst26|CNT [12] & (\inst26|CNT[11]~43  $ (GND))) # (!\inst26|CNT [12] & (!\inst26|CNT[11]~43  & VCC))
// \inst26|CNT[12]~45  = CARRY((\inst26|CNT [12] & !\inst26|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst26|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[11]~43 ),
	.combout(\inst26|CNT[12]~44_combout ),
	.cout(\inst26|CNT[12]~45 ));
// synopsys translate_off
defparam \inst26|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst26|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y23_N5
dffeas \inst26|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[12] .is_wysiwyg = "true";
defparam \inst26|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N6
cycloneiii_lcell_comb \inst26|CNT[13]~46 (
// Equation(s):
// \inst26|CNT[13]~46_combout  = (\inst26|CNT [13] & (!\inst26|CNT[12]~45 )) # (!\inst26|CNT [13] & ((\inst26|CNT[12]~45 ) # (GND)))
// \inst26|CNT[13]~47  = CARRY((!\inst26|CNT[12]~45 ) # (!\inst26|CNT [13]))

	.dataa(\inst26|CNT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[12]~45 ),
	.combout(\inst26|CNT[13]~46_combout ),
	.cout(\inst26|CNT[13]~47 ));
// synopsys translate_off
defparam \inst26|CNT[13]~46 .lut_mask = 16'h5A5F;
defparam \inst26|CNT[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N8
cycloneiii_lcell_comb \inst26|CNT[14]~48 (
// Equation(s):
// \inst26|CNT[14]~48_combout  = (\inst26|CNT [14] & (\inst26|CNT[13]~47  $ (GND))) # (!\inst26|CNT [14] & (!\inst26|CNT[13]~47  & VCC))
// \inst26|CNT[14]~49  = CARRY((\inst26|CNT [14] & !\inst26|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst26|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[13]~47 ),
	.combout(\inst26|CNT[14]~48_combout ),
	.cout(\inst26|CNT[14]~49 ));
// synopsys translate_off
defparam \inst26|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst26|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y23_N9
dffeas \inst26|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[14] .is_wysiwyg = "true";
defparam \inst26|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N12
cycloneiii_lcell_comb \inst26|CNT[16]~52 (
// Equation(s):
// \inst26|CNT[16]~52_combout  = (\inst26|CNT [16] & (\inst26|CNT[15]~51  $ (GND))) # (!\inst26|CNT [16] & (!\inst26|CNT[15]~51  & VCC))
// \inst26|CNT[16]~53  = CARRY((\inst26|CNT [16] & !\inst26|CNT[15]~51 ))

	.dataa(\inst26|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[15]~51 ),
	.combout(\inst26|CNT[16]~52_combout ),
	.cout(\inst26|CNT[16]~53 ));
// synopsys translate_off
defparam \inst26|CNT[16]~52 .lut_mask = 16'hA50A;
defparam \inst26|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N14
cycloneiii_lcell_comb \inst26|CNT[17]~54 (
// Equation(s):
// \inst26|CNT[17]~54_combout  = (\inst26|CNT [17] & (!\inst26|CNT[16]~53 )) # (!\inst26|CNT [17] & ((\inst26|CNT[16]~53 ) # (GND)))
// \inst26|CNT[17]~55  = CARRY((!\inst26|CNT[16]~53 ) # (!\inst26|CNT [17]))

	.dataa(gnd),
	.datab(\inst26|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[16]~53 ),
	.combout(\inst26|CNT[17]~54_combout ),
	.cout(\inst26|CNT[17]~55 ));
// synopsys translate_off
defparam \inst26|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst26|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y23_N15
dffeas \inst26|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[17] .is_wysiwyg = "true";
defparam \inst26|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N16
cycloneiii_lcell_comb \inst26|CNT[18]~56 (
// Equation(s):
// \inst26|CNT[18]~56_combout  = (\inst26|CNT [18] & (\inst26|CNT[17]~55  $ (GND))) # (!\inst26|CNT [18] & (!\inst26|CNT[17]~55  & VCC))
// \inst26|CNT[18]~57  = CARRY((\inst26|CNT [18] & !\inst26|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst26|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst26|CNT[17]~55 ),
	.combout(\inst26|CNT[18]~56_combout ),
	.cout(\inst26|CNT[18]~57 ));
// synopsys translate_off
defparam \inst26|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst26|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y23_N17
dffeas \inst26|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[18] .is_wysiwyg = "true";
defparam \inst26|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N18
cycloneiii_lcell_comb \inst26|CNT[19]~58 (
// Equation(s):
// \inst26|CNT[19]~58_combout  = \inst26|CNT[18]~57  $ (\inst26|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst26|CNT [19]),
	.cin(\inst26|CNT[18]~57 ),
	.combout(\inst26|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst26|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y23_N19
dffeas \inst26|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[19] .is_wysiwyg = "true";
defparam \inst26|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N20
cycloneiii_lcell_comb \inst26|LessThan0~5 (
// Equation(s):
// \inst26|LessThan0~5_combout  = (\inst26|CNT [19]) # ((\inst26|CNT [17]) # (\inst26|CNT [18]))

	.dataa(gnd),
	.datab(\inst26|CNT [19]),
	.datac(\inst26|CNT [17]),
	.datad(\inst26|CNT [18]),
	.cin(gnd),
	.combout(\inst26|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst26|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N13
dffeas \inst26|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[16] .is_wysiwyg = "true";
defparam \inst26|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y23_N7
dffeas \inst26|CNT[13] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|CNT[13]~46_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst26|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CNT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CNT[13] .is_wysiwyg = "true";
defparam \inst26|CNT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N26
cycloneiii_lcell_comb \inst26|LessThan0~4 (
// Equation(s):
// \inst26|LessThan0~4_combout  = (\inst26|CNT [15]) # ((\inst26|CNT [16]) # ((\inst26|CNT [14]) # (\inst26|CNT [13])))

	.dataa(\inst26|CNT [15]),
	.datab(\inst26|CNT [16]),
	.datac(\inst26|CNT [14]),
	.datad(\inst26|CNT [13]),
	.cin(gnd),
	.combout(\inst26|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst26|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N28
cycloneiii_lcell_comb \inst26|LessThan0~6 (
// Equation(s):
// \inst26|LessThan0~6_combout  = (\inst26|LessThan0~3_combout ) # ((\inst26|LessThan0~5_combout ) # (\inst26|LessThan0~4_combout ))

	.dataa(\inst26|LessThan0~3_combout ),
	.datab(\inst26|LessThan0~5_combout ),
	.datac(\inst26|LessThan0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst26|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|LessThan0~6 .lut_mask = 16'hFEFE;
defparam \inst26|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y23_N29
dffeas \inst26|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst26|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|CMP .is_wysiwyg = "true";
defparam \inst26|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y23_N30
cycloneiii_lcell_comb \inst26|PWMOUT (
// Equation(s):
// \inst26|PWMOUT~combout  = (\inst22|Sn~q  & \inst26|CMP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst22|Sn~q ),
	.datad(\inst26|CMP~q ),
	.cin(gnd),
	.combout(\inst26|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst26|PWMOUT .lut_mask = 16'hF000;
defparam \inst26|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneiii_lcell_comb \inst9|CNT[1]~22 (
// Equation(s):
// \inst9|CNT[1]~22_combout  = (\inst9|CNT [1] & (!\inst9|CNT[0]~21 )) # (!\inst9|CNT [1] & ((\inst9|CNT[0]~21 ) # (GND)))
// \inst9|CNT[1]~23  = CARRY((!\inst9|CNT[0]~21 ) # (!\inst9|CNT [1]))

	.dataa(gnd),
	.datab(\inst9|CNT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[0]~21 ),
	.combout(\inst9|CNT[1]~22_combout ),
	.cout(\inst9|CNT[1]~23 ));
// synopsys translate_off
defparam \inst9|CNT[1]~22 .lut_mask = 16'h3C3F;
defparam \inst9|CNT[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneiii_lcell_comb \inst5|San~0 (
// Equation(s):
// \inst5|San~0_combout  = (\inst5|Equal3~0_combout ) # ((\inst6|grid_judge~q  & (\inst5|Equal5~0_combout )) # (!\inst6|grid_judge~q  & ((\inst5|Equal4~0_combout ))))

	.dataa(\inst6|grid_judge~q ),
	.datab(\inst5|Equal5~0_combout ),
	.datac(\inst5|Equal4~0_combout ),
	.datad(\inst5|Equal3~0_combout ),
	.cin(gnd),
	.combout(\inst5|San~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|San~0 .lut_mask = 16'hFFD8;
defparam \inst5|San~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N27
dffeas \inst5|San (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|San~0_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\SD~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|San~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|San .is_wysiwyg = "true";
defparam \inst5|San .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneiii_lcell_comb \inst9|CE~feeder (
// Equation(s):
// \inst9|CE~feeder_combout  = \inst5|San~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|San~q ),
	.cin(gnd),
	.combout(\inst9|CE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|CE~feeder .lut_mask = 16'hFF00;
defparam \inst9|CE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N31
dffeas \inst9|CE (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CE~feeder_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CE .is_wysiwyg = "true";
defparam \inst9|CE .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y30_N15
dffeas \inst9|CNT[1] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[1]~22_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[1] .is_wysiwyg = "true";
defparam \inst9|CNT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneiii_lcell_comb \inst9|CNT[2]~24 (
// Equation(s):
// \inst9|CNT[2]~24_combout  = (\inst9|CNT [2] & (\inst9|CNT[1]~23  $ (GND))) # (!\inst9|CNT [2] & (!\inst9|CNT[1]~23  & VCC))
// \inst9|CNT[2]~25  = CARRY((\inst9|CNT [2] & !\inst9|CNT[1]~23 ))

	.dataa(gnd),
	.datab(\inst9|CNT [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[1]~23 ),
	.combout(\inst9|CNT[2]~24_combout ),
	.cout(\inst9|CNT[2]~25 ));
// synopsys translate_off
defparam \inst9|CNT[2]~24 .lut_mask = 16'hC30C;
defparam \inst9|CNT[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y30_N17
dffeas \inst9|CNT[2] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[2]~24_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[2] .is_wysiwyg = "true";
defparam \inst9|CNT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneiii_lcell_comb \inst9|CNT[3]~26 (
// Equation(s):
// \inst9|CNT[3]~26_combout  = (\inst9|CNT [3] & (!\inst9|CNT[2]~25 )) # (!\inst9|CNT [3] & ((\inst9|CNT[2]~25 ) # (GND)))
// \inst9|CNT[3]~27  = CARRY((!\inst9|CNT[2]~25 ) # (!\inst9|CNT [3]))

	.dataa(gnd),
	.datab(\inst9|CNT [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[2]~25 ),
	.combout(\inst9|CNT[3]~26_combout ),
	.cout(\inst9|CNT[3]~27 ));
// synopsys translate_off
defparam \inst9|CNT[3]~26 .lut_mask = 16'h3C3F;
defparam \inst9|CNT[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y30_N19
dffeas \inst9|CNT[3] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[3]~26_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[3] .is_wysiwyg = "true";
defparam \inst9|CNT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneiii_lcell_comb \inst9|CNT[4]~28 (
// Equation(s):
// \inst9|CNT[4]~28_combout  = (\inst9|CNT [4] & (\inst9|CNT[3]~27  $ (GND))) # (!\inst9|CNT [4] & (!\inst9|CNT[3]~27  & VCC))
// \inst9|CNT[4]~29  = CARRY((\inst9|CNT [4] & !\inst9|CNT[3]~27 ))

	.dataa(gnd),
	.datab(\inst9|CNT [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[3]~27 ),
	.combout(\inst9|CNT[4]~28_combout ),
	.cout(\inst9|CNT[4]~29 ));
// synopsys translate_off
defparam \inst9|CNT[4]~28 .lut_mask = 16'hC30C;
defparam \inst9|CNT[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y30_N21
dffeas \inst9|CNT[4] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[4]~28_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[4] .is_wysiwyg = "true";
defparam \inst9|CNT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneiii_lcell_comb \inst9|CNT[6]~32 (
// Equation(s):
// \inst9|CNT[6]~32_combout  = (\inst9|CNT [6] & (\inst9|CNT[5]~31  $ (GND))) # (!\inst9|CNT [6] & (!\inst9|CNT[5]~31  & VCC))
// \inst9|CNT[6]~33  = CARRY((\inst9|CNT [6] & !\inst9|CNT[5]~31 ))

	.dataa(gnd),
	.datab(\inst9|CNT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[5]~31 ),
	.combout(\inst9|CNT[6]~32_combout ),
	.cout(\inst9|CNT[6]~33 ));
// synopsys translate_off
defparam \inst9|CNT[6]~32 .lut_mask = 16'hC30C;
defparam \inst9|CNT[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y30_N25
dffeas \inst9|CNT[6] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[6]~32_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[6] .is_wysiwyg = "true";
defparam \inst9|CNT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneiii_lcell_comb \inst9|CNT[8]~36 (
// Equation(s):
// \inst9|CNT[8]~36_combout  = (\inst9|CNT [8] & (\inst9|CNT[7]~35  $ (GND))) # (!\inst9|CNT [8] & (!\inst9|CNT[7]~35  & VCC))
// \inst9|CNT[8]~37  = CARRY((\inst9|CNT [8] & !\inst9|CNT[7]~35 ))

	.dataa(gnd),
	.datab(\inst9|CNT [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[7]~35 ),
	.combout(\inst9|CNT[8]~36_combout ),
	.cout(\inst9|CNT[8]~37 ));
// synopsys translate_off
defparam \inst9|CNT[8]~36 .lut_mask = 16'hC30C;
defparam \inst9|CNT[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y30_N29
dffeas \inst9|CNT[8] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[8]~36_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[8] .is_wysiwyg = "true";
defparam \inst9|CNT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneiii_lcell_comb \inst9|CNT[10]~40 (
// Equation(s):
// \inst9|CNT[10]~40_combout  = (\inst9|CNT [10] & (\inst9|CNT[9]~39  $ (GND))) # (!\inst9|CNT [10] & (!\inst9|CNT[9]~39  & VCC))
// \inst9|CNT[10]~41  = CARRY((\inst9|CNT [10] & !\inst9|CNT[9]~39 ))

	.dataa(gnd),
	.datab(\inst9|CNT [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[9]~39 ),
	.combout(\inst9|CNT[10]~40_combout ),
	.cout(\inst9|CNT[10]~41 ));
// synopsys translate_off
defparam \inst9|CNT[10]~40 .lut_mask = 16'hC30C;
defparam \inst9|CNT[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N1
dffeas \inst9|CNT[10] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[10]~40_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[10] .is_wysiwyg = "true";
defparam \inst9|CNT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneiii_lcell_comb \inst9|CNT[11]~42 (
// Equation(s):
// \inst9|CNT[11]~42_combout  = (\inst9|CNT [11] & (!\inst9|CNT[10]~41 )) # (!\inst9|CNT [11] & ((\inst9|CNT[10]~41 ) # (GND)))
// \inst9|CNT[11]~43  = CARRY((!\inst9|CNT[10]~41 ) # (!\inst9|CNT [11]))

	.dataa(gnd),
	.datab(\inst9|CNT [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[10]~41 ),
	.combout(\inst9|CNT[11]~42_combout ),
	.cout(\inst9|CNT[11]~43 ));
// synopsys translate_off
defparam \inst9|CNT[11]~42 .lut_mask = 16'h3C3F;
defparam \inst9|CNT[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N3
dffeas \inst9|CNT[11] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[11]~42_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[11] .is_wysiwyg = "true";
defparam \inst9|CNT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneiii_lcell_comb \inst9|CNT[12]~44 (
// Equation(s):
// \inst9|CNT[12]~44_combout  = (\inst9|CNT [12] & (\inst9|CNT[11]~43  $ (GND))) # (!\inst9|CNT [12] & (!\inst9|CNT[11]~43  & VCC))
// \inst9|CNT[12]~45  = CARRY((\inst9|CNT [12] & !\inst9|CNT[11]~43 ))

	.dataa(gnd),
	.datab(\inst9|CNT [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[11]~43 ),
	.combout(\inst9|CNT[12]~44_combout ),
	.cout(\inst9|CNT[12]~45 ));
// synopsys translate_off
defparam \inst9|CNT[12]~44 .lut_mask = 16'hC30C;
defparam \inst9|CNT[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \inst9|CNT[12] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[12]~44_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[12] .is_wysiwyg = "true";
defparam \inst9|CNT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneiii_lcell_comb \inst9|CNT[14]~48 (
// Equation(s):
// \inst9|CNT[14]~48_combout  = (\inst9|CNT [14] & (\inst9|CNT[13]~47  $ (GND))) # (!\inst9|CNT [14] & (!\inst9|CNT[13]~47  & VCC))
// \inst9|CNT[14]~49  = CARRY((\inst9|CNT [14] & !\inst9|CNT[13]~47 ))

	.dataa(gnd),
	.datab(\inst9|CNT [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[13]~47 ),
	.combout(\inst9|CNT[14]~48_combout ),
	.cout(\inst9|CNT[14]~49 ));
// synopsys translate_off
defparam \inst9|CNT[14]~48 .lut_mask = 16'hC30C;
defparam \inst9|CNT[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas \inst9|CNT[14] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[14]~48_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[14] .is_wysiwyg = "true";
defparam \inst9|CNT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneiii_lcell_comb \inst9|CNT[15]~50 (
// Equation(s):
// \inst9|CNT[15]~50_combout  = (\inst9|CNT [15] & (!\inst9|CNT[14]~49 )) # (!\inst9|CNT [15] & ((\inst9|CNT[14]~49 ) # (GND)))
// \inst9|CNT[15]~51  = CARRY((!\inst9|CNT[14]~49 ) # (!\inst9|CNT [15]))

	.dataa(\inst9|CNT [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[14]~49 ),
	.combout(\inst9|CNT[15]~50_combout ),
	.cout(\inst9|CNT[15]~51 ));
// synopsys translate_off
defparam \inst9|CNT[15]~50 .lut_mask = 16'h5A5F;
defparam \inst9|CNT[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneiii_lcell_comb \inst9|CNT[16]~52 (
// Equation(s):
// \inst9|CNT[16]~52_combout  = (\inst9|CNT [16] & (\inst9|CNT[15]~51  $ (GND))) # (!\inst9|CNT [16] & (!\inst9|CNT[15]~51  & VCC))
// \inst9|CNT[16]~53  = CARRY((\inst9|CNT [16] & !\inst9|CNT[15]~51 ))

	.dataa(\inst9|CNT [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[15]~51 ),
	.combout(\inst9|CNT[16]~52_combout ),
	.cout(\inst9|CNT[16]~53 ));
// synopsys translate_off
defparam \inst9|CNT[16]~52 .lut_mask = 16'hA50A;
defparam \inst9|CNT[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cycloneiii_lcell_comb \inst9|CNT[17]~54 (
// Equation(s):
// \inst9|CNT[17]~54_combout  = (\inst9|CNT [17] & (!\inst9|CNT[16]~53 )) # (!\inst9|CNT [17] & ((\inst9|CNT[16]~53 ) # (GND)))
// \inst9|CNT[17]~55  = CARRY((!\inst9|CNT[16]~53 ) # (!\inst9|CNT [17]))

	.dataa(gnd),
	.datab(\inst9|CNT [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[16]~53 ),
	.combout(\inst9|CNT[17]~54_combout ),
	.cout(\inst9|CNT[17]~55 ));
// synopsys translate_off
defparam \inst9|CNT[17]~54 .lut_mask = 16'h3C3F;
defparam \inst9|CNT[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N15
dffeas \inst9|CNT[17] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[17]~54_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[17] .is_wysiwyg = "true";
defparam \inst9|CNT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneiii_lcell_comb \inst9|CNT[18]~56 (
// Equation(s):
// \inst9|CNT[18]~56_combout  = (\inst9|CNT [18] & (\inst9|CNT[17]~55  $ (GND))) # (!\inst9|CNT [18] & (!\inst9|CNT[17]~55  & VCC))
// \inst9|CNT[18]~57  = CARRY((\inst9|CNT [18] & !\inst9|CNT[17]~55 ))

	.dataa(gnd),
	.datab(\inst9|CNT [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst9|CNT[17]~55 ),
	.combout(\inst9|CNT[18]~56_combout ),
	.cout(\inst9|CNT[18]~57 ));
// synopsys translate_off
defparam \inst9|CNT[18]~56 .lut_mask = 16'hC30C;
defparam \inst9|CNT[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N17
dffeas \inst9|CNT[18] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[18]~56_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[18] .is_wysiwyg = "true";
defparam \inst9|CNT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cycloneiii_lcell_comb \inst9|CNT[19]~58 (
// Equation(s):
// \inst9|CNT[19]~58_combout  = \inst9|CNT[18]~57  $ (\inst9|CNT [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst9|CNT [19]),
	.cin(\inst9|CNT[18]~57 ),
	.combout(\inst9|CNT[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|CNT[19]~58 .lut_mask = 16'h0FF0;
defparam \inst9|CNT[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y29_N19
dffeas \inst9|CNT[19] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[19]~58_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[19] .is_wysiwyg = "true";
defparam \inst9|CNT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneiii_lcell_comb \inst9|LessThan0~5 (
// Equation(s):
// \inst9|LessThan0~5_combout  = (\inst9|CNT [18]) # ((\inst9|CNT [17]) # (\inst9|CNT [19]))

	.dataa(gnd),
	.datab(\inst9|CNT [18]),
	.datac(\inst9|CNT [17]),
	.datad(\inst9|CNT [19]),
	.cin(gnd),
	.combout(\inst9|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~5 .lut_mask = 16'hFFFC;
defparam \inst9|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N13
dffeas \inst9|CNT[16] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[16]~52_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[16] .is_wysiwyg = "true";
defparam \inst9|CNT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y29_N11
dffeas \inst9|CNT[15] (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|CNT[15]~50_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\inst9|CE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CNT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CNT[15] .is_wysiwyg = "true";
defparam \inst9|CNT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneiii_lcell_comb \inst9|LessThan0~4 (
// Equation(s):
// \inst9|LessThan0~4_combout  = (\inst9|CNT [13]) # ((\inst9|CNT [16]) # ((\inst9|CNT [14]) # (\inst9|CNT [15])))

	.dataa(\inst9|CNT [13]),
	.datab(\inst9|CNT [16]),
	.datac(\inst9|CNT [14]),
	.datad(\inst9|CNT [15]),
	.cin(gnd),
	.combout(\inst9|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \inst9|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneiii_lcell_comb \inst9|LessThan0~3 (
// Equation(s):
// \inst9|LessThan0~3_combout  = (\inst9|CNT [9]) # ((\inst9|CNT [10]) # ((\inst9|CNT [12]) # (\inst9|CNT [11])))

	.dataa(\inst9|CNT [9]),
	.datab(\inst9|CNT [10]),
	.datac(\inst9|CNT [12]),
	.datad(\inst9|CNT [11]),
	.cin(gnd),
	.combout(\inst9|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \inst9|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneiii_lcell_comb \inst9|LessThan0~6 (
// Equation(s):
// \inst9|LessThan0~6_combout  = (\inst9|LessThan0~2_combout ) # ((\inst9|LessThan0~5_combout ) # ((\inst9|LessThan0~4_combout ) # (\inst9|LessThan0~3_combout )))

	.dataa(\inst9|LessThan0~2_combout ),
	.datab(\inst9|LessThan0~5_combout ),
	.datac(\inst9|LessThan0~4_combout ),
	.datad(\inst9|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst9|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \inst9|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N29
dffeas \inst9|CMP (
	.clk(\inst3|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst9|LessThan0~6_combout ),
	.asdata(vcc),
	.clrn(\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|CMP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|CMP .is_wysiwyg = "true";
defparam \inst9|CMP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneiii_lcell_comb \inst9|PWMOUT (
// Equation(s):
// \inst9|PWMOUT~combout  = (\inst9|CMP~q  & \inst5|San~q )

	.dataa(gnd),
	.datab(\inst9|CMP~q ),
	.datac(gnd),
	.datad(\inst5|San~q ),
	.cin(gnd),
	.combout(\inst9|PWMOUT~combout ),
	.cout());
// synopsys translate_off
defparam \inst9|PWMOUT .lut_mask = 16'hCC00;
defparam \inst9|PWMOUT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N8
cycloneiii_io_ibuf \DOV~input (
	.i(DOV),
	.ibar(gnd),
	.o(\DOV~input_o ));
// synopsys translate_off
defparam \DOV~input .bus_hold = "false";
defparam \DOV~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
