<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>store buffer on Globs&#39; Catchall</title>
    <link>https://globsguo.github.io/tags/store-buffer/</link>
    <description>Recent content in store buffer on Globs&#39; Catchall</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <lastBuildDate>Sat, 10 Oct 2020 00:00:00 +0000</lastBuildDate><atom:link href="https://globsguo.github.io/tags/store-buffer/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>3A_chap11-memory_cache_control</title>
      <link>https://globsguo.github.io/post/intel-sdm/3a_chap11-memory_cache_control/</link>
      <pubDate>Sat, 10 Oct 2020 00:00:00 +0000</pubDate>
      
      <guid>https://globsguo.github.io/post/intel-sdm/3a_chap11-memory_cache_control/</guid>
      <description>1. 内部 cache , TLB 和缓冲区 cache 有四种类型 : trace cache 基于 Intel NetBurst 微架构的处理器有 , 在所有的模式下可用 : 保护模式 , SMM , 实地址模式 . L1 cache L1 cache 分两部分 , 一部分专用于</description>
    </item>
    
  </channel>
</rss>
