$date
	Sat Oct 22 21:22:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#156354
b111 &
b111 %
1$
b111 !
1"
#156355
0"
#156358
b10110 &
b10110 %
#156362
b1011 &
b1011 %
#156366
b100010 &
b100010 %
#156370
b10001 &
b10001 %
#156374
b110100 &
b110100 %
#156378
b11010 &
b11010 %
#156382
b1101 &
b1101 %
#156386
b101000 &
b101000 %
#156390
b10100 &
b10100 %
#156394
b1010 &
b1010 %
#156398
b101 &
b101 %
#156402
b10000 &
b10000 %
#156406
b1000 &
b1000 %
#156410
b100 &
b100 %
#156414
b10 &
b10 %
#156418
b1 &
b1 %
1#
#156422
b0 &
0#
b0 %
0$
#1078132
b10110 !
1"
#1078134
b10110 &
b10110 %
1$
#1078135
0"
#1078138
b1011 &
b1011 %
#1078142
b100010 &
b100010 %
#1078146
b10001 &
b10001 %
#1078150
b110100 &
b110100 %
#1078154
b11010 &
b11010 %
#1078158
b1101 &
b1101 %
#1078162
b101000 &
b101000 %
#1078166
b10100 &
b10100 %
#1078170
b1010 &
b1010 %
#1078174
b101 &
b101 %
#1078178
b10000 &
b10000 %
#1078182
b1000 &
b1000 %
#1078186
b100 &
b100 %
#1078190
b10 &
b10 %
#1078194
b1 &
b1 %
1#
#1078198
b0 &
0#
b0 %
0$
#2135751
b1 !
1"
#2135754
b1 &
b1 %
1$
#2135755
0"
#2135758
1#
#2135762
b0 &
b0 %
0#
0$
#4500012
