<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
   <name preferredWidth="315" />
   <inputclock preferredWidth="137" />
   <export preferredWidth="275" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1539" height="800" x="301" y="143" />
 <hdlexample language="VERILOG" />
</preferences>
