# This file was automatically generated by the swinfo2header utility.
# 
# Created from SOPC Builder system 'soc_system' in
# file './soc_system.sopcinfo'.

# This file contains macros for module 'hps_0' and devices
# connected to the following masters:
#   h2f_axi_master
#   h2f_lw_axi_master
# 
# Do not include this header file and another header file created for a
# different module or master group at the same time.
# Doing so may result in duplicate macro names.
# Instead, use the system header file which has macros with unique names.

# Macros for device 'DMA_to_SDRAM_csr', class 'altera_msgdma'
# The macros are prefixed with 'DMA_TO_SDRAM_CSR_'.
# The prefix is the slave descriptor.
DMA_TO_SDRAM_CSR_COMPONENT_TYPE=altera_msgdma
DMA_TO_SDRAM_CSR_COMPONENT_NAME=DMA_to_SDRAM
DMA_TO_SDRAM_CSR_BASE=0x40
DMA_TO_SDRAM_CSR_SPAN=32
DMA_TO_SDRAM_CSR_END=0x5f
DMA_TO_SDRAM_CSR_IRQ=1
DMA_TO_SDRAM_CSR_BURST_ENABLE=1
DMA_TO_SDRAM_CSR_BURST_WRAPPING_SUPPORT=1
DMA_TO_SDRAM_CSR_CHANNEL_ENABLE=0
DMA_TO_SDRAM_CSR_CHANNEL_ENABLE_DERIVED=0
DMA_TO_SDRAM_CSR_CHANNEL_WIDTH=8
DMA_TO_SDRAM_CSR_DATA_FIFO_DEPTH=2048
DMA_TO_SDRAM_CSR_DATA_WIDTH=256
DMA_TO_SDRAM_CSR_DESCRIPTOR_FIFO_DEPTH=32
DMA_TO_SDRAM_CSR_DMA_MODE=2
DMA_TO_SDRAM_CSR_ENHANCED_FEATURES=0
DMA_TO_SDRAM_CSR_ERROR_ENABLE=0
DMA_TO_SDRAM_CSR_ERROR_ENABLE_DERIVED=0
DMA_TO_SDRAM_CSR_ERROR_WIDTH=8
DMA_TO_SDRAM_CSR_MAX_BURST_COUNT=8
DMA_TO_SDRAM_CSR_MAX_BYTE=65536
DMA_TO_SDRAM_CSR_MAX_STRIDE=1
DMA_TO_SDRAM_CSR_PACKET_ENABLE=0
DMA_TO_SDRAM_CSR_PACKET_ENABLE_DERIVED=0
DMA_TO_SDRAM_CSR_PREFETCHER_ENABLE=0
DMA_TO_SDRAM_CSR_PROGRAMMABLE_BURST_ENABLE=0
DMA_TO_SDRAM_CSR_RESPONSE_PORT=2
DMA_TO_SDRAM_CSR_STRIDE_ENABLE=0
DMA_TO_SDRAM_CSR_STRIDE_ENABLE_DERIVED=0
DMA_TO_SDRAM_CSR_TRANSFER_TYPE=Full Word Accesses Only

# Macros for device 'DMA_to_SDRAM_descriptor_slave', class 'altera_msgdma'
# The macros are prefixed with 'DMA_TO_SDRAM_DESCRIPTOR_SLAVE_'.
# The prefix is the slave descriptor.
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_COMPONENT_TYPE=altera_msgdma
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_COMPONENT_NAME=DMA_to_SDRAM
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_BASE=0x60
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_SPAN=16
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_END=0x6f
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_BURST_ENABLE=1
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_BURST_WRAPPING_SUPPORT=1
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_CHANNEL_ENABLE_DERIVED=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_CHANNEL_WIDTH=8
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_DATA_FIFO_DEPTH=2048
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_DATA_WIDTH=256
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_DESCRIPTOR_FIFO_DEPTH=32
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_DMA_MODE=2
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_ENHANCED_FEATURES=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_ERROR_ENABLE=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_ERROR_ENABLE_DERIVED=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_ERROR_WIDTH=8
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_MAX_BURST_COUNT=8
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_MAX_BYTE=65536
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_MAX_STRIDE=1
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_PACKET_ENABLE=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_PACKET_ENABLE_DERIVED=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_PREFETCHER_ENABLE=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_PROGRAMMABLE_BURST_ENABLE=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_RESPONSE_PORT=2
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_STRIDE_ENABLE_DERIVED=0
DMA_TO_SDRAM_DESCRIPTOR_SLAVE_TRANSFER_TYPE=Full Word Accesses Only

# Macros for device 'theta_pll_reconfig', class 'altera_pll_reconfig'
# The macros are prefixed with 'THETA_PLL_RECONFIG_'.
# The prefix is the slave descriptor.
THETA_PLL_RECONFIG_COMPONENT_TYPE=altera_pll_reconfig
THETA_PLL_RECONFIG_COMPONENT_NAME=theta_pll_reconfig
THETA_PLL_RECONFIG_BASE=0x1000100
THETA_PLL_RECONFIG_SPAN=256
THETA_PLL_RECONFIG_END=0x10001ff

# Macros for device 'theta_pll_reset_pio', class 'altera_avalon_pio'
# The macros are prefixed with 'THETA_PLL_RESET_PIO_'.
# The prefix is the slave descriptor.
THETA_PLL_RESET_PIO_COMPONENT_TYPE=altera_avalon_pio
THETA_PLL_RESET_PIO_COMPONENT_NAME=theta_pll_reset_pio
THETA_PLL_RESET_PIO_BASE=0x1000200
THETA_PLL_RESET_PIO_SPAN=16
THETA_PLL_RESET_PIO_END=0x100020f
THETA_PLL_RESET_PIO_BIT_CLEARING_EDGE_REGISTER=0
THETA_PLL_RESET_PIO_BIT_MODIFYING_OUTPUT_REGISTER=0
THETA_PLL_RESET_PIO_CAPTURE=0
THETA_PLL_RESET_PIO_DATA_WIDTH=32
THETA_PLL_RESET_PIO_DO_TEST_BENCH_WIRING=0
THETA_PLL_RESET_PIO_DRIVEN_SIM_VALUE=0
THETA_PLL_RESET_PIO_EDGE_TYPE=NONE
THETA_PLL_RESET_PIO_FREQ=100000000
THETA_PLL_RESET_PIO_HAS_IN=0
THETA_PLL_RESET_PIO_HAS_OUT=1
THETA_PLL_RESET_PIO_HAS_TRI=0
THETA_PLL_RESET_PIO_IRQ_TYPE=NONE
THETA_PLL_RESET_PIO_RESET_VALUE=0

# Macros for device 'theta_locked', class 'altera_avalon_pio'
# The macros are prefixed with 'THETA_LOCKED_'.
# The prefix is the slave descriptor.
THETA_LOCKED_COMPONENT_TYPE=altera_avalon_pio
THETA_LOCKED_COMPONENT_NAME=theta_locked
THETA_LOCKED_BASE=0x1000300
THETA_LOCKED_SPAN=16
THETA_LOCKED_END=0x100030f
THETA_LOCKED_BIT_CLEARING_EDGE_REGISTER=0
THETA_LOCKED_BIT_MODIFYING_OUTPUT_REGISTER=0
THETA_LOCKED_CAPTURE=0
THETA_LOCKED_DATA_WIDTH=32
THETA_LOCKED_DO_TEST_BENCH_WIRING=0
THETA_LOCKED_DRIVEN_SIM_VALUE=0
THETA_LOCKED_EDGE_TYPE=NONE
THETA_LOCKED_FREQ=100000000
THETA_LOCKED_HAS_IN=1
THETA_LOCKED_HAS_OUT=0
THETA_LOCKED_HAS_TRI=0
THETA_LOCKED_IRQ_TYPE=NONE
THETA_LOCKED_RESET_VALUE=0

# Macros for device 'phi_pll_reconfig', class 'altera_pll_reconfig'
# The macros are prefixed with 'PHI_PLL_RECONFIG_'.
# The prefix is the slave descriptor.
PHI_PLL_RECONFIG_COMPONENT_TYPE=altera_pll_reconfig
PHI_PLL_RECONFIG_COMPONENT_NAME=phi_pll_reconfig
PHI_PLL_RECONFIG_BASE=0x1000400
PHI_PLL_RECONFIG_SPAN=256
PHI_PLL_RECONFIG_END=0x10004ff

# Macros for device 'phi_pll_reset_pio', class 'altera_avalon_pio'
# The macros are prefixed with 'PHI_PLL_RESET_PIO_'.
# The prefix is the slave descriptor.
PHI_PLL_RESET_PIO_COMPONENT_TYPE=altera_avalon_pio
PHI_PLL_RESET_PIO_COMPONENT_NAME=phi_pll_reset_pio
PHI_PLL_RESET_PIO_BASE=0x1000500
PHI_PLL_RESET_PIO_SPAN=16
PHI_PLL_RESET_PIO_END=0x100050f
PHI_PLL_RESET_PIO_BIT_CLEARING_EDGE_REGISTER=0
PHI_PLL_RESET_PIO_BIT_MODIFYING_OUTPUT_REGISTER=0
PHI_PLL_RESET_PIO_CAPTURE=0
PHI_PLL_RESET_PIO_DATA_WIDTH=32
PHI_PLL_RESET_PIO_DO_TEST_BENCH_WIRING=0
PHI_PLL_RESET_PIO_DRIVEN_SIM_VALUE=0
PHI_PLL_RESET_PIO_EDGE_TYPE=NONE
PHI_PLL_RESET_PIO_FREQ=100000000
PHI_PLL_RESET_PIO_HAS_IN=0
PHI_PLL_RESET_PIO_HAS_OUT=1
PHI_PLL_RESET_PIO_HAS_TRI=0
PHI_PLL_RESET_PIO_IRQ_TYPE=NONE
PHI_PLL_RESET_PIO_RESET_VALUE=0

# Macros for device 'phi_locked', class 'altera_avalon_pio'
# The macros are prefixed with 'PHI_LOCKED_'.
# The prefix is the slave descriptor.
PHI_LOCKED_COMPONENT_TYPE=altera_avalon_pio
PHI_LOCKED_COMPONENT_NAME=phi_locked
PHI_LOCKED_BASE=0x1000600
PHI_LOCKED_SPAN=16
PHI_LOCKED_END=0x100060f
PHI_LOCKED_BIT_CLEARING_EDGE_REGISTER=0
PHI_LOCKED_BIT_MODIFYING_OUTPUT_REGISTER=0
PHI_LOCKED_CAPTURE=0
PHI_LOCKED_DATA_WIDTH=32
PHI_LOCKED_DO_TEST_BENCH_WIRING=0
PHI_LOCKED_DRIVEN_SIM_VALUE=0
PHI_LOCKED_EDGE_TYPE=NONE
PHI_LOCKED_FREQ=100000000
PHI_LOCKED_HAS_IN=1
PHI_LOCKED_HAS_OUT=0
PHI_LOCKED_HAS_TRI=0
PHI_LOCKED_IRQ_TYPE=NONE
PHI_LOCKED_RESET_VALUE=0

# Macros for device 'tdc_reset_pio', class 'altera_avalon_pio'
# The macros are prefixed with 'TDC_RESET_PIO_'.
# The prefix is the slave descriptor.
TDC_RESET_PIO_COMPONENT_TYPE=altera_avalon_pio
TDC_RESET_PIO_COMPONENT_NAME=tdc_reset_pio
TDC_RESET_PIO_BASE=0x1000800
TDC_RESET_PIO_SPAN=16
TDC_RESET_PIO_END=0x100080f
TDC_RESET_PIO_BIT_CLEARING_EDGE_REGISTER=0
TDC_RESET_PIO_BIT_MODIFYING_OUTPUT_REGISTER=0
TDC_RESET_PIO_CAPTURE=0
TDC_RESET_PIO_DATA_WIDTH=32
TDC_RESET_PIO_DO_TEST_BENCH_WIRING=0
TDC_RESET_PIO_DRIVEN_SIM_VALUE=0
TDC_RESET_PIO_EDGE_TYPE=NONE
TDC_RESET_PIO_FREQ=100000000
TDC_RESET_PIO_HAS_IN=0
TDC_RESET_PIO_HAS_OUT=1
TDC_RESET_PIO_HAS_TRI=0
TDC_RESET_PIO_IRQ_TYPE=NONE
TDC_RESET_PIO_RESET_VALUE=0

# Macros for device 'ip_sync', class 'ip_sync'
# The macros are prefixed with 'IP_SYNC_'.
# The prefix is the slave descriptor.
IP_SYNC_COMPONENT_TYPE=ip_sync
IP_SYNC_COMPONENT_NAME=ip_sync
IP_SYNC_BASE=0x1000c00
IP_SYNC_SPAN=1024
IP_SYNC_END=0x1000fff

# Macros for device 'pulsegenerator', class 'pulse_generator'
# The macros are prefixed with 'PULSEGENERATOR_'.
# The prefix is the slave descriptor.
PULSEGENERATOR_COMPONENT_TYPE=pulse_generator
PULSEGENERATOR_COMPONENT_NAME=pulsegenerator
PULSEGENERATOR_BASE=0x1001000
PULSEGENERATOR_SPAN=16
PULSEGENERATOR_END=0x100100f

# Macros for device 'aes_reset_pio', class 'altera_avalon_pio'
# The macros are prefixed with 'AES_RESET_PIO_'.
# The prefix is the slave descriptor.
AES_RESET_PIO_COMPONENT_TYPE=altera_avalon_pio
AES_RESET_PIO_COMPONENT_NAME=aes_reset_pio
AES_RESET_PIO_BASE=0x1002000
AES_RESET_PIO_SPAN=16
AES_RESET_PIO_END=0x100200f
AES_RESET_PIO_BIT_CLEARING_EDGE_REGISTER=0
AES_RESET_PIO_BIT_MODIFYING_OUTPUT_REGISTER=0
AES_RESET_PIO_CAPTURE=0
AES_RESET_PIO_DATA_WIDTH=32
AES_RESET_PIO_DO_TEST_BENCH_WIRING=0
AES_RESET_PIO_DRIVEN_SIM_VALUE=0
AES_RESET_PIO_EDGE_TYPE=NONE
AES_RESET_PIO_FREQ=100000000
AES_RESET_PIO_HAS_IN=0
AES_RESET_PIO_HAS_OUT=1
AES_RESET_PIO_HAS_TRI=0
AES_RESET_PIO_IRQ_TYPE=NONE
AES_RESET_PIO_RESET_VALUE=0


return 0
