
LV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010c80  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b0  08010e10  08010e10  00020e10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080115c0  080115c0  00030290  2**0
                  CONTENTS
  4 .ARM          00000008  080115c0  080115c0  000215c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080115c8  080115c8  00030290  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080115c8  080115c8  000215c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080115cc  080115cc  000215cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000290  20000000  080115d0  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030290  2**0
                  CONTENTS
 10 .bss          000058a4  20000290  20000290  00030290  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20005b34  20005b34  00030290  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030290  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000302c0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001c6e0  00000000  00000000  00030303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004098  00000000  00000000  0004c9e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001908  00000000  00000000  00050a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000136f  00000000  00000000  00052388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024526  00000000  00000000  000536f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001e07d  00000000  00000000  00077c1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dadda  00000000  00000000  00095c9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00008050  00000000  00000000  00170a74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  00178ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000290 	.word	0x20000290
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010df8 	.word	0x08010df8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000294 	.word	0x20000294
 80001cc:	08010df8 	.word	0x08010df8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <HAL_TIM_IC_CaptureCallback>:
#define TRIG_PIN GPIO_PIN_8
#define TRIG_PORT GPIOC


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	7f1b      	ldrb	r3, [r3, #28]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	f040 8083 	bne.w	8001108 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8001002:	4b45      	ldr	r3, [pc, #276]	; (8001118 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d11a      	bne.n	8001040 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 800100a:	2100      	movs	r1, #0
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f005 f9a1 	bl	8006354 <HAL_TIM_ReadCapturedValue>
 8001012:	4603      	mov	r3, r0
 8001014:	4a41      	ldr	r2, [pc, #260]	; (800111c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001016:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001018:	4b3f      	ldr	r3, [pc, #252]	; (8001118 <HAL_TIM_IC_CaptureCallback+0x128>)
 800101a:	2201      	movs	r2, #1
 800101c:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	6a1a      	ldr	r2, [r3, #32]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f022 020a 	bic.w	r2, r2, #10
 800102c:	621a      	str	r2, [r3, #32]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	6a1a      	ldr	r2, [r3, #32]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f042 0202 	orr.w	r2, r2, #2
 800103c:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC1);
		}
	}
}
 800103e:	e063      	b.n	8001108 <HAL_TIM_IC_CaptureCallback+0x118>
		else if (Is_First_Captured==1)   // if the first is already captured
 8001040:	4b35      	ldr	r3, [pc, #212]	; (8001118 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d15f      	bne.n	8001108 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8001048:	2100      	movs	r1, #0
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f005 f982 	bl	8006354 <HAL_TIM_ReadCapturedValue>
 8001050:	4603      	mov	r3, r0
 8001052:	4a33      	ldr	r2, [pc, #204]	; (8001120 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001054:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 800105e:	4b30      	ldr	r3, [pc, #192]	; (8001120 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	4b2e      	ldr	r3, [pc, #184]	; (800111c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	429a      	cmp	r2, r3
 8001068:	d907      	bls.n	800107a <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 800106a:	4b2d      	ldr	r3, [pc, #180]	; (8001120 <HAL_TIM_IC_CaptureCallback+0x130>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	4b2b      	ldr	r3, [pc, #172]	; (800111c <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	1ad3      	subs	r3, r2, r3
 8001074:	4a2b      	ldr	r2, [pc, #172]	; (8001124 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001076:	6013      	str	r3, [r2, #0]
 8001078:	e00f      	b.n	800109a <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 800107a:	4b28      	ldr	r3, [pc, #160]	; (800111c <HAL_TIM_IC_CaptureCallback+0x12c>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	4b28      	ldr	r3, [pc, #160]	; (8001120 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	429a      	cmp	r2, r3
 8001084:	d909      	bls.n	800109a <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8001086:	4b26      	ldr	r3, [pc, #152]	; (8001120 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	4b24      	ldr	r3, [pc, #144]	; (800111c <HAL_TIM_IC_CaptureCallback+0x12c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001094:	33ff      	adds	r3, #255	; 0xff
 8001096:	4a23      	ldr	r2, [pc, #140]	; (8001124 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001098:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 800109a:	4b22      	ldr	r3, [pc, #136]	; (8001124 <HAL_TIM_IC_CaptureCallback+0x134>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fa30 	bl	8000504 <__aeabi_ui2d>
 80010a4:	a31a      	add	r3, pc, #104	; (adr r3, 8001110 <HAL_TIM_IC_CaptureCallback+0x120>)
 80010a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010aa:	f7ff faa5 	bl	80005f8 <__aeabi_dmul>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	4610      	mov	r0, r2
 80010b4:	4619      	mov	r1, r3
 80010b6:	f04f 0200 	mov.w	r2, #0
 80010ba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010be:	f7ff fbc5 	bl	800084c <__aeabi_ddiv>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	4610      	mov	r0, r2
 80010c8:	4619      	mov	r1, r3
 80010ca:	f7ff fd6d 	bl	8000ba8 <__aeabi_d2uiz>
 80010ce:	4603      	mov	r3, r0
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4b15      	ldr	r3, [pc, #84]	; (8001128 <HAL_TIM_IC_CaptureCallback+0x138>)
 80010d4:	701a      	strb	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 80010d6:	4b10      	ldr	r3, [pc, #64]	; (8001118 <HAL_TIM_IC_CaptureCallback+0x128>)
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	6a1a      	ldr	r2, [r3, #32]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f022 020a 	bic.w	r2, r2, #10
 80010ea:	621a      	str	r2, [r3, #32]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	6a12      	ldr	r2, [r2, #32]
 80010f6:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC1);
 80010f8:	4b0c      	ldr	r3, [pc, #48]	; (800112c <HAL_TIM_IC_CaptureCallback+0x13c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	68da      	ldr	r2, [r3, #12]
 80010fe:	4b0b      	ldr	r3, [pc, #44]	; (800112c <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f022 0202 	bic.w	r2, r2, #2
 8001106:	60da      	str	r2, [r3, #12]
}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	b020c49c 	.word	0xb020c49c
 8001114:	3fa16872 	.word	0x3fa16872
 8001118:	200002b8 	.word	0x200002b8
 800111c:	200002ac 	.word	0x200002ac
 8001120:	200002b0 	.word	0x200002b0
 8001124:	200002b4 	.word	0x200002b4
 8001128:	200002b9 	.word	0x200002b9
 800112c:	20000434 	.word	0x20000434

08001130 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0

}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr

0800113e <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800113e:	b480      	push	{r7}
 8001140:	af00      	add	r7, sp, #0
return 0;
 8001142:	2300      	movs	r3, #0
}
 8001144:	4618      	mov	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
	...

08001150 <pid_config>:
uint8_t rx_data;
uint8_t Dis;

uint8_t count=0;

void pid_config(void){
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
	pid.Kp=0.3;
 8001154:	491a      	ldr	r1, [pc, #104]	; (80011c0 <pid_config+0x70>)
 8001156:	a314      	add	r3, pc, #80	; (adr r3, 80011a8 <pid_config+0x58>)
 8001158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115c:	e9c1 2300 	strd	r2, r3, [r1]
	pid.Ki=0.2;
 8001160:	4917      	ldr	r1, [pc, #92]	; (80011c0 <pid_config+0x70>)
 8001162:	a313      	add	r3, pc, #76	; (adr r3, 80011b0 <pid_config+0x60>)
 8001164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001168:	e9c1 2302 	strd	r2, r3, [r1, #8]
	pid.Kd=0.005;
 800116c:	4914      	ldr	r1, [pc, #80]	; (80011c0 <pid_config+0x70>)
 800116e:	a312      	add	r3, pc, #72	; (adr r3, 80011b8 <pid_config+0x68>)
 8001170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001174:	e9c1 2304 	strd	r2, r3, [r1, #16]
	pid.target_val_1=V1;
 8001178:	4b12      	ldr	r3, [pc, #72]	; (80011c4 <pid_config+0x74>)
 800117a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800117e:	4910      	ldr	r1, [pc, #64]	; (80011c0 <pid_config+0x70>)
 8001180:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pid.target_val_2=V2;
 8001184:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <pid_config+0x78>)
 8001186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118a:	490d      	ldr	r1, [pc, #52]	; (80011c0 <pid_config+0x70>)
 800118c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	pid.target_val_3=V3;
 8001190:	4b0e      	ldr	r3, [pc, #56]	; (80011cc <pid_config+0x7c>)
 8001192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001196:	490a      	ldr	r1, [pc, #40]	; (80011c0 <pid_config+0x70>)
 8001198:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	PID_init(&pid);
 800119c:	4808      	ldr	r0, [pc, #32]	; (80011c0 <pid_config+0x70>)
 800119e:	f002 f829 	bl	80031f4 <PID_init>
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	33333333 	.word	0x33333333
 80011ac:	3fd33333 	.word	0x3fd33333
 80011b0:	9999999a 	.word	0x9999999a
 80011b4:	3fc99999 	.word	0x3fc99999
 80011b8:	47ae147b 	.word	0x47ae147b
 80011bc:	3f747ae1 	.word	0x3f747ae1
 80011c0:	20000570 	.word	0x20000570
 80011c4:	20000fd0 	.word	0x20000fd0
 80011c8:	20000fd8 	.word	0x20000fd8
 80011cc:	20000fe0 	.word	0x20000fe0

080011d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d4:	f002 fe04 	bl	8003de0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d8:	f000 f8b4 	bl	8001344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011dc:	f000 fbfa 	bl	80019d4 <MX_GPIO_Init>
  MX_TIM1_Init();
 80011e0:	f000 f94e 	bl	8001480 <MX_TIM1_Init>
  MX_TIM3_Init();
 80011e4:	f000 f9a4 	bl	8001530 <MX_TIM3_Init>
  MX_TIM4_Init();
 80011e8:	f000 f9f6 	bl	80015d8 <MX_TIM4_Init>
  MX_TIM5_Init();
 80011ec:	f000 fa48 	bl	8001680 <MX_TIM5_Init>
  MX_TIM9_Init();
 80011f0:	f000 fb3a 	bl	8001868 <MX_TIM9_Init>
  MX_SPI3_Init();
 80011f4:	f000 f90e 	bl	8001414 <MX_SPI3_Init>
  MX_TIM8_Init();
 80011f8:	f000 fac2 	bl	8001780 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 80011fc:	f000 fb96 	bl	800192c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001200:	f000 fbbe 	bl	8001980 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
//  PCA9685_Init(&hi2c1);

  	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_3, 100); //motor 1
 8001204:	4b36      	ldr	r3, [pc, #216]	; (80012e0 <main+0x110>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2264      	movs	r2, #100	; 0x64
 800120a:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_4, 100); //motor 2
 800120c:	4b34      	ldr	r3, [pc, #208]	; (80012e0 <main+0x110>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2264      	movs	r2, #100	; 0x64
 8001212:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, 100); //motor 3
 8001214:	4b33      	ldr	r3, [pc, #204]	; (80012e4 <main+0x114>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2264      	movs	r2, #100	; 0x64
 800121a:	635a      	str	r2, [r3, #52]	; 0x34
//  	HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, GPIO_PIN_SET);
//  	HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, GPIO_PIN_SET);
//  	HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, GPIO_PIN_SET);
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
 800121c:	2108      	movs	r1, #8
 800121e:	4830      	ldr	r0, [pc, #192]	; (80012e0 <main+0x110>)
 8001220:	f004 fa04 	bl	800562c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8001224:	210c      	movs	r1, #12
 8001226:	482e      	ldr	r0, [pc, #184]	; (80012e0 <main+0x110>)
 8001228:	f004 fa00 	bl	800562c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 800122c:	2100      	movs	r1, #0
 800122e:	482d      	ldr	r0, [pc, #180]	; (80012e4 <main+0x114>)
 8001230:	f004 f9fc 	bl	800562c <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001234:	2104      	movs	r1, #4
 8001236:	482c      	ldr	r0, [pc, #176]	; (80012e8 <main+0x118>)
 8001238:	f004 fce8 	bl	8005c0c <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 800123c:	2104      	movs	r1, #4
 800123e:	482b      	ldr	r0, [pc, #172]	; (80012ec <main+0x11c>)
 8001240:	f004 fce4 	bl	8005c0c <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001244:	2104      	movs	r1, #4
 8001246:	482a      	ldr	r0, [pc, #168]	; (80012f0 <main+0x120>)
 8001248:	f004 fce0 	bl	8005c0c <HAL_TIM_Encoder_Start>

    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 800124c:	2100      	movs	r1, #0
 800124e:	4829      	ldr	r0, [pc, #164]	; (80012f4 <main+0x124>)
 8001250:	f004 fb0e 	bl	8005870 <HAL_TIM_IC_Start_IT>

//    UARTStdioConfig(USART2,true);

    __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 8001254:	4b28      	ldr	r3, [pc, #160]	; (80012f8 <main+0x128>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	68da      	ldr	r2, [r3, #12]
 800125a:	4b27      	ldr	r3, [pc, #156]	; (80012f8 <main+0x128>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f042 0220 	orr.w	r2, r2, #32
 8001262:	60da      	str	r2, [r3, #12]
    __HAL_UART_ENABLE_IT(&huart3, UART_IT_RXNE);
 8001264:	4b25      	ldr	r3, [pc, #148]	; (80012fc <main+0x12c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	68da      	ldr	r2, [r3, #12]
 800126a:	4b24      	ldr	r3, [pc, #144]	; (80012fc <main+0x12c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f042 0220 	orr.w	r2, r2, #32
 8001272:	60da      	str	r2, [r3, #12]


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001274:	f006 fe82 	bl	8007f7c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of AxisDesireQueue */
  AxisDesireQueueHandle = osMessageQueueNew (20, sizeof(uint8_t), &AxisDesireQueue_attributes);
 8001278:	4a21      	ldr	r2, [pc, #132]	; (8001300 <main+0x130>)
 800127a:	2101      	movs	r1, #1
 800127c:	2014      	movs	r0, #20
 800127e:	f006 ff74 	bl	800816a <osMessageQueueNew>
 8001282:	4603      	mov	r3, r0
 8001284:	4a1f      	ldr	r2, [pc, #124]	; (8001304 <main+0x134>)
 8001286:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CONTROL */
  CONTROLHandle = osThreadNew(StartControl, NULL, &CONTROL_attributes);
 8001288:	4a1f      	ldr	r2, [pc, #124]	; (8001308 <main+0x138>)
 800128a:	2100      	movs	r1, #0
 800128c:	481f      	ldr	r0, [pc, #124]	; (800130c <main+0x13c>)
 800128e:	f006 febf 	bl	8008010 <osThreadNew>
 8001292:	4603      	mov	r3, r0
 8001294:	4a1e      	ldr	r2, [pc, #120]	; (8001310 <main+0x140>)
 8001296:	6013      	str	r3, [r2, #0]

  /* creation of AxisXYDesire */
  AxisXYDesireHandle = osThreadNew(StartAxisXYDesire, NULL, &AxisXYDesire_attributes);
 8001298:	4a1e      	ldr	r2, [pc, #120]	; (8001314 <main+0x144>)
 800129a:	2100      	movs	r1, #0
 800129c:	481e      	ldr	r0, [pc, #120]	; (8001318 <main+0x148>)
 800129e:	f006 feb7 	bl	8008010 <osThreadNew>
 80012a2:	4603      	mov	r3, r0
 80012a4:	4a1d      	ldr	r2, [pc, #116]	; (800131c <main+0x14c>)
 80012a6:	6013      	str	r3, [r2, #0]

  /* creation of AutoRun */
  AutoRunHandle = osThreadNew(StartAutoRun, NULL, &AutoRun_attributes);
 80012a8:	4a1d      	ldr	r2, [pc, #116]	; (8001320 <main+0x150>)
 80012aa:	2100      	movs	r1, #0
 80012ac:	481d      	ldr	r0, [pc, #116]	; (8001324 <main+0x154>)
 80012ae:	f006 feaf 	bl	8008010 <osThreadNew>
 80012b2:	4603      	mov	r3, r0
 80012b4:	4a1c      	ldr	r2, [pc, #112]	; (8001328 <main+0x158>)
 80012b6:	6013      	str	r3, [r2, #0]

  /* creation of WitMotion */
  WitMotionHandle = osThreadNew(StartTaskWit, NULL, &WitMotion_attributes);
 80012b8:	4a1c      	ldr	r2, [pc, #112]	; (800132c <main+0x15c>)
 80012ba:	2100      	movs	r1, #0
 80012bc:	481c      	ldr	r0, [pc, #112]	; (8001330 <main+0x160>)
 80012be:	f006 fea7 	bl	8008010 <osThreadNew>
 80012c2:	4603      	mov	r3, r0
 80012c4:	4a1b      	ldr	r2, [pc, #108]	; (8001334 <main+0x164>)
 80012c6:	6013      	str	r3, [r2, #0]

  /* creation of myPID */
  myPIDHandle = osThreadNew(StartPID, NULL, &myPID_attributes);
 80012c8:	4a1b      	ldr	r2, [pc, #108]	; (8001338 <main+0x168>)
 80012ca:	2100      	movs	r1, #0
 80012cc:	481b      	ldr	r0, [pc, #108]	; (800133c <main+0x16c>)
 80012ce:	f006 fe9f 	bl	8008010 <osThreadNew>
 80012d2:	4603      	mov	r3, r0
 80012d4:	4a1a      	ldr	r2, [pc, #104]	; (8001340 <main+0x170>)
 80012d6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80012d8:	f006 fe74 	bl	8007fc4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012dc:	e7fe      	b.n	80012dc <main+0x10c>
 80012de:	bf00      	nop
 80012e0:	200003ec 	.word	0x200003ec
 80012e4:	2000047c 	.word	0x2000047c
 80012e8:	20000314 	.word	0x20000314
 80012ec:	2000035c 	.word	0x2000035c
 80012f0:	200003a4 	.word	0x200003a4
 80012f4:	20000434 	.word	0x20000434
 80012f8:	200004c4 	.word	0x200004c4
 80012fc:	2000050c 	.word	0x2000050c
 8001300:	08010f50 	.word	0x08010f50
 8001304:	20000568 	.word	0x20000568
 8001308:	08010e9c 	.word	0x08010e9c
 800130c:	08001e85 	.word	0x08001e85
 8001310:	20000554 	.word	0x20000554
 8001314:	08010ec0 	.word	0x08010ec0
 8001318:	08002545 	.word	0x08002545
 800131c:	20000558 	.word	0x20000558
 8001320:	08010ee4 	.word	0x08010ee4
 8001324:	0800284d 	.word	0x0800284d
 8001328:	2000055c 	.word	0x2000055c
 800132c:	08010f08 	.word	0x08010f08
 8001330:	080028e1 	.word	0x080028e1
 8001334:	20000560 	.word	0x20000560
 8001338:	08010f2c 	.word	0x08010f2c
 800133c:	08002af5 	.word	0x08002af5
 8001340:	20000564 	.word	0x20000564

08001344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b094      	sub	sp, #80	; 0x50
 8001348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134a:	f107 0320 	add.w	r3, r7, #32
 800134e:	2230      	movs	r2, #48	; 0x30
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f00a fedd 	bl	800c112 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001358:	f107 030c 	add.w	r3, r7, #12
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001368:	2300      	movs	r3, #0
 800136a:	60bb      	str	r3, [r7, #8]
 800136c:	4b27      	ldr	r3, [pc, #156]	; (800140c <SystemClock_Config+0xc8>)
 800136e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001370:	4a26      	ldr	r2, [pc, #152]	; (800140c <SystemClock_Config+0xc8>)
 8001372:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001376:	6413      	str	r3, [r2, #64]	; 0x40
 8001378:	4b24      	ldr	r3, [pc, #144]	; (800140c <SystemClock_Config+0xc8>)
 800137a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001380:	60bb      	str	r3, [r7, #8]
 8001382:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001384:	2300      	movs	r3, #0
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	4b21      	ldr	r3, [pc, #132]	; (8001410 <SystemClock_Config+0xcc>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a20      	ldr	r2, [pc, #128]	; (8001410 <SystemClock_Config+0xcc>)
 800138e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001392:	6013      	str	r3, [r2, #0]
 8001394:	4b1e      	ldr	r3, [pc, #120]	; (8001410 <SystemClock_Config+0xcc>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013a0:	2302      	movs	r3, #2
 80013a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013a4:	2301      	movs	r3, #1
 80013a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013a8:	2310      	movs	r3, #16
 80013aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ac:	2302      	movs	r3, #2
 80013ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013b0:	2300      	movs	r3, #0
 80013b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013b4:	2308      	movs	r3, #8
 80013b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 80013b8:	2340      	movs	r3, #64	; 0x40
 80013ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013bc:	2302      	movs	r3, #2
 80013be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013c0:	2304      	movs	r3, #4
 80013c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c4:	f107 0320 	add.w	r3, r7, #32
 80013c8:	4618      	mov	r0, r3
 80013ca:	f003 f875 	bl	80044b8 <HAL_RCC_OscConfig>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013d4:	f001 fba8 	bl	8002b28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d8:	230f      	movs	r3, #15
 80013da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013dc:	2302      	movs	r3, #2
 80013de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 80013e0:	23a0      	movs	r3, #160	; 0xa0
 80013e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f003 fad8 	bl	80049a8 <HAL_RCC_ClockConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80013fe:	f001 fb93 	bl	8002b28 <Error_Handler>
  }
}
 8001402:	bf00      	nop
 8001404:	3750      	adds	r7, #80	; 0x50
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40023800 	.word	0x40023800
 8001410:	40007000 	.word	0x40007000

08001414 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001418:	4b17      	ldr	r3, [pc, #92]	; (8001478 <MX_SPI3_Init+0x64>)
 800141a:	4a18      	ldr	r2, [pc, #96]	; (800147c <MX_SPI3_Init+0x68>)
 800141c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800141e:	4b16      	ldr	r3, [pc, #88]	; (8001478 <MX_SPI3_Init+0x64>)
 8001420:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001424:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001426:	4b14      	ldr	r3, [pc, #80]	; (8001478 <MX_SPI3_Init+0x64>)
 8001428:	2200      	movs	r2, #0
 800142a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800142c:	4b12      	ldr	r3, [pc, #72]	; (8001478 <MX_SPI3_Init+0x64>)
 800142e:	2200      	movs	r2, #0
 8001430:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001432:	4b11      	ldr	r3, [pc, #68]	; (8001478 <MX_SPI3_Init+0x64>)
 8001434:	2202      	movs	r2, #2
 8001436:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001438:	4b0f      	ldr	r3, [pc, #60]	; (8001478 <MX_SPI3_Init+0x64>)
 800143a:	2201      	movs	r2, #1
 800143c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800143e:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <MX_SPI3_Init+0x64>)
 8001440:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001444:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001446:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <MX_SPI3_Init+0x64>)
 8001448:	2228      	movs	r2, #40	; 0x28
 800144a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 800144c:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <MX_SPI3_Init+0x64>)
 800144e:	2280      	movs	r2, #128	; 0x80
 8001450:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <MX_SPI3_Init+0x64>)
 8001454:	2200      	movs	r2, #0
 8001456:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001458:	4b07      	ldr	r3, [pc, #28]	; (8001478 <MX_SPI3_Init+0x64>)
 800145a:	2200      	movs	r2, #0
 800145c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800145e:	4b06      	ldr	r3, [pc, #24]	; (8001478 <MX_SPI3_Init+0x64>)
 8001460:	220a      	movs	r2, #10
 8001462:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001464:	4804      	ldr	r0, [pc, #16]	; (8001478 <MX_SPI3_Init+0x64>)
 8001466:	f003 fcb1 	bl	8004dcc <HAL_SPI_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001470:	f001 fb5a 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	200002bc 	.word	0x200002bc
 800147c:	40003c00 	.word	0x40003c00

08001480 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b08c      	sub	sp, #48	; 0x30
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	2224      	movs	r2, #36	; 0x24
 800148c:	2100      	movs	r1, #0
 800148e:	4618      	mov	r0, r3
 8001490:	f00a fe3f 	bl	800c112 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001494:	1d3b      	adds	r3, r7, #4
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800149c:	4b22      	ldr	r3, [pc, #136]	; (8001528 <MX_TIM1_Init+0xa8>)
 800149e:	4a23      	ldr	r2, [pc, #140]	; (800152c <MX_TIM1_Init+0xac>)
 80014a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80014a2:	4b21      	ldr	r3, [pc, #132]	; (8001528 <MX_TIM1_Init+0xa8>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014a8:	4b1f      	ldr	r3, [pc, #124]	; (8001528 <MX_TIM1_Init+0xa8>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80014ae:	4b1e      	ldr	r3, [pc, #120]	; (8001528 <MX_TIM1_Init+0xa8>)
 80014b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014b6:	4b1c      	ldr	r3, [pc, #112]	; (8001528 <MX_TIM1_Init+0xa8>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014bc:	4b1a      	ldr	r3, [pc, #104]	; (8001528 <MX_TIM1_Init+0xa8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c2:	4b19      	ldr	r3, [pc, #100]	; (8001528 <MX_TIM1_Init+0xa8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014c8:	2303      	movs	r3, #3
 80014ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014cc:	2300      	movs	r3, #0
 80014ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014d0:	2301      	movs	r3, #1
 80014d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014d8:	2300      	movs	r3, #0
 80014da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014dc:	2300      	movs	r3, #0
 80014de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014e0:	2301      	movs	r3, #1
 80014e2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014e4:	2300      	movs	r3, #0
 80014e6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80014e8:	2300      	movs	r3, #0
 80014ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80014ec:	f107 030c 	add.w	r3, r7, #12
 80014f0:	4619      	mov	r1, r3
 80014f2:	480d      	ldr	r0, [pc, #52]	; (8001528 <MX_TIM1_Init+0xa8>)
 80014f4:	f004 fae4 	bl	8005ac0 <HAL_TIM_Encoder_Init>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80014fe:	f001 fb13 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001502:	2300      	movs	r3, #0
 8001504:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001506:	2300      	movs	r3, #0
 8001508:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	4619      	mov	r1, r3
 800150e:	4806      	ldr	r0, [pc, #24]	; (8001528 <MX_TIM1_Init+0xa8>)
 8001510:	f005 fbc8 	bl	8006ca4 <HAL_TIMEx_MasterConfigSynchronization>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800151a:	f001 fb05 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800151e:	bf00      	nop
 8001520:	3730      	adds	r7, #48	; 0x30
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	20000314 	.word	0x20000314
 800152c:	40010000 	.word	0x40010000

08001530 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b08c      	sub	sp, #48	; 0x30
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001536:	f107 030c 	add.w	r3, r7, #12
 800153a:	2224      	movs	r2, #36	; 0x24
 800153c:	2100      	movs	r1, #0
 800153e:	4618      	mov	r0, r3
 8001540:	f00a fde7 	bl	800c112 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001544:	1d3b      	adds	r3, r7, #4
 8001546:	2200      	movs	r2, #0
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800154c:	4b20      	ldr	r3, [pc, #128]	; (80015d0 <MX_TIM3_Init+0xa0>)
 800154e:	4a21      	ldr	r2, [pc, #132]	; (80015d4 <MX_TIM3_Init+0xa4>)
 8001550:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001552:	4b1f      	ldr	r3, [pc, #124]	; (80015d0 <MX_TIM3_Init+0xa0>)
 8001554:	2200      	movs	r2, #0
 8001556:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001558:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <MX_TIM3_Init+0xa0>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800155e:	4b1c      	ldr	r3, [pc, #112]	; (80015d0 <MX_TIM3_Init+0xa0>)
 8001560:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001564:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001566:	4b1a      	ldr	r3, [pc, #104]	; (80015d0 <MX_TIM3_Init+0xa0>)
 8001568:	2200      	movs	r2, #0
 800156a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800156c:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <MX_TIM3_Init+0xa0>)
 800156e:	2200      	movs	r2, #0
 8001570:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001572:	2303      	movs	r3, #3
 8001574:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800157a:	2301      	movs	r3, #1
 800157c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800157e:	2300      	movs	r3, #0
 8001580:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001586:	2300      	movs	r3, #0
 8001588:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800158a:	2301      	movs	r3, #1
 800158c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800158e:	2300      	movs	r3, #0
 8001590:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001592:	2300      	movs	r3, #0
 8001594:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001596:	f107 030c 	add.w	r3, r7, #12
 800159a:	4619      	mov	r1, r3
 800159c:	480c      	ldr	r0, [pc, #48]	; (80015d0 <MX_TIM3_Init+0xa0>)
 800159e:	f004 fa8f 	bl	8005ac0 <HAL_TIM_Encoder_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80015a8:	f001 fabe 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ac:	2300      	movs	r3, #0
 80015ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015b4:	1d3b      	adds	r3, r7, #4
 80015b6:	4619      	mov	r1, r3
 80015b8:	4805      	ldr	r0, [pc, #20]	; (80015d0 <MX_TIM3_Init+0xa0>)
 80015ba:	f005 fb73 	bl	8006ca4 <HAL_TIMEx_MasterConfigSynchronization>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80015c4:	f001 fab0 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015c8:	bf00      	nop
 80015ca:	3730      	adds	r7, #48	; 0x30
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	2000035c 	.word	0x2000035c
 80015d4:	40000400 	.word	0x40000400

080015d8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b08c      	sub	sp, #48	; 0x30
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015de:	f107 030c 	add.w	r3, r7, #12
 80015e2:	2224      	movs	r2, #36	; 0x24
 80015e4:	2100      	movs	r1, #0
 80015e6:	4618      	mov	r0, r3
 80015e8:	f00a fd93 	bl	800c112 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015f4:	4b20      	ldr	r3, [pc, #128]	; (8001678 <MX_TIM4_Init+0xa0>)
 80015f6:	4a21      	ldr	r2, [pc, #132]	; (800167c <MX_TIM4_Init+0xa4>)
 80015f8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80015fa:	4b1f      	ldr	r3, [pc, #124]	; (8001678 <MX_TIM4_Init+0xa0>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001600:	4b1d      	ldr	r3, [pc, #116]	; (8001678 <MX_TIM4_Init+0xa0>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001606:	4b1c      	ldr	r3, [pc, #112]	; (8001678 <MX_TIM4_Init+0xa0>)
 8001608:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800160c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160e:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <MX_TIM4_Init+0xa0>)
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001614:	4b18      	ldr	r3, [pc, #96]	; (8001678 <MX_TIM4_Init+0xa0>)
 8001616:	2200      	movs	r2, #0
 8001618:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800161a:	2303      	movs	r3, #3
 800161c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001622:	2301      	movs	r3, #1
 8001624:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800162e:	2300      	movs	r3, #0
 8001630:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001632:	2301      	movs	r3, #1
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001636:	2300      	movs	r3, #0
 8001638:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800163e:	f107 030c 	add.w	r3, r7, #12
 8001642:	4619      	mov	r1, r3
 8001644:	480c      	ldr	r0, [pc, #48]	; (8001678 <MX_TIM4_Init+0xa0>)
 8001646:	f004 fa3b 	bl	8005ac0 <HAL_TIM_Encoder_Init>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001650:	f001 fa6a 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001654:	2300      	movs	r3, #0
 8001656:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001658:	2300      	movs	r3, #0
 800165a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800165c:	1d3b      	adds	r3, r7, #4
 800165e:	4619      	mov	r1, r3
 8001660:	4805      	ldr	r0, [pc, #20]	; (8001678 <MX_TIM4_Init+0xa0>)
 8001662:	f005 fb1f 	bl	8006ca4 <HAL_TIMEx_MasterConfigSynchronization>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800166c:	f001 fa5c 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001670:	bf00      	nop
 8001672:	3730      	adds	r7, #48	; 0x30
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	200003a4 	.word	0x200003a4
 800167c:	40000800 	.word	0x40000800

08001680 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08e      	sub	sp, #56	; 0x38
 8001684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001686:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001694:	f107 0320 	add.w	r3, r7, #32
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800169e:	1d3b      	adds	r3, r7, #4
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	605a      	str	r2, [r3, #4]
 80016a6:	609a      	str	r2, [r3, #8]
 80016a8:	60da      	str	r2, [r3, #12]
 80016aa:	611a      	str	r2, [r3, #16]
 80016ac:	615a      	str	r2, [r3, #20]
 80016ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80016b0:	4b31      	ldr	r3, [pc, #196]	; (8001778 <MX_TIM5_Init+0xf8>)
 80016b2:	4a32      	ldr	r2, [pc, #200]	; (800177c <MX_TIM5_Init+0xfc>)
 80016b4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8-1;
 80016b6:	4b30      	ldr	r3, [pc, #192]	; (8001778 <MX_TIM5_Init+0xf8>)
 80016b8:	2207      	movs	r2, #7
 80016ba:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016bc:	4b2e      	ldr	r3, [pc, #184]	; (8001778 <MX_TIM5_Init+0xf8>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100-1;
 80016c2:	4b2d      	ldr	r3, [pc, #180]	; (8001778 <MX_TIM5_Init+0xf8>)
 80016c4:	2263      	movs	r2, #99	; 0x63
 80016c6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c8:	4b2b      	ldr	r3, [pc, #172]	; (8001778 <MX_TIM5_Init+0xf8>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ce:	4b2a      	ldr	r3, [pc, #168]	; (8001778 <MX_TIM5_Init+0xf8>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80016d4:	4828      	ldr	r0, [pc, #160]	; (8001778 <MX_TIM5_Init+0xf8>)
 80016d6:	f003 fe8f 	bl	80053f8 <HAL_TIM_Base_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 80016e0:	f001 fa22 	bl	8002b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80016ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016ee:	4619      	mov	r1, r3
 80016f0:	4821      	ldr	r0, [pc, #132]	; (8001778 <MX_TIM5_Init+0xf8>)
 80016f2:	f004 fd67 	bl	80061c4 <HAL_TIM_ConfigClockSource>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM5_Init+0x80>
  {
    Error_Handler();
 80016fc:	f001 fa14 	bl	8002b28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001700:	481d      	ldr	r0, [pc, #116]	; (8001778 <MX_TIM5_Init+0xf8>)
 8001702:	f003 ff39 	bl	8005578 <HAL_TIM_PWM_Init>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 800170c:	f001 fa0c 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001710:	2300      	movs	r3, #0
 8001712:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001714:	2300      	movs	r3, #0
 8001716:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001718:	f107 0320 	add.w	r3, r7, #32
 800171c:	4619      	mov	r1, r3
 800171e:	4816      	ldr	r0, [pc, #88]	; (8001778 <MX_TIM5_Init+0xf8>)
 8001720:	f005 fac0 	bl	8006ca4 <HAL_TIMEx_MasterConfigSynchronization>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 800172a:	f001 f9fd 	bl	8002b28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800172e:	2360      	movs	r3, #96	; 0x60
 8001730:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001732:	2300      	movs	r3, #0
 8001734:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800173a:	2300      	movs	r3, #0
 800173c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800173e:	1d3b      	adds	r3, r7, #4
 8001740:	2208      	movs	r2, #8
 8001742:	4619      	mov	r1, r3
 8001744:	480c      	ldr	r0, [pc, #48]	; (8001778 <MX_TIM5_Init+0xf8>)
 8001746:	f004 fc7b 	bl	8006040 <HAL_TIM_PWM_ConfigChannel>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 8001750:	f001 f9ea 	bl	8002b28 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001754:	1d3b      	adds	r3, r7, #4
 8001756:	220c      	movs	r2, #12
 8001758:	4619      	mov	r1, r3
 800175a:	4807      	ldr	r0, [pc, #28]	; (8001778 <MX_TIM5_Init+0xf8>)
 800175c:	f004 fc70 	bl	8006040 <HAL_TIM_PWM_ConfigChannel>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_TIM5_Init+0xea>
  {
    Error_Handler();
 8001766:	f001 f9df 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800176a:	4803      	ldr	r0, [pc, #12]	; (8001778 <MX_TIM5_Init+0xf8>)
 800176c:	f001 ff4a 	bl	8003604 <HAL_TIM_MspPostInit>

}
 8001770:	bf00      	nop
 8001772:	3738      	adds	r7, #56	; 0x38
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	200003ec 	.word	0x200003ec
 800177c:	40000c00 	.word	0x40000c00

08001780 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08a      	sub	sp, #40	; 0x28
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001786:	f107 0318 	add.w	r3, r7, #24
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
 8001790:	609a      	str	r2, [r3, #8]
 8001792:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800179e:	463b      	mov	r3, r7
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80017aa:	4b2d      	ldr	r3, [pc, #180]	; (8001860 <MX_TIM8_Init+0xe0>)
 80017ac:	4a2d      	ldr	r2, [pc, #180]	; (8001864 <MX_TIM8_Init+0xe4>)
 80017ae:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 8-1;
 80017b0:	4b2b      	ldr	r3, [pc, #172]	; (8001860 <MX_TIM8_Init+0xe0>)
 80017b2:	2207      	movs	r2, #7
 80017b4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b6:	4b2a      	ldr	r3, [pc, #168]	; (8001860 <MX_TIM8_Init+0xe0>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xfff-1;
 80017bc:	4b28      	ldr	r3, [pc, #160]	; (8001860 <MX_TIM8_Init+0xe0>)
 80017be:	f640 72fe 	movw	r2, #4094	; 0xffe
 80017c2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c4:	4b26      	ldr	r3, [pc, #152]	; (8001860 <MX_TIM8_Init+0xe0>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80017ca:	4b25      	ldr	r3, [pc, #148]	; (8001860 <MX_TIM8_Init+0xe0>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017d0:	4b23      	ldr	r3, [pc, #140]	; (8001860 <MX_TIM8_Init+0xe0>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80017d6:	4822      	ldr	r0, [pc, #136]	; (8001860 <MX_TIM8_Init+0xe0>)
 80017d8:	f003 fe0e 	bl	80053f8 <HAL_TIM_Base_Init>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 80017e2:	f001 f9a1 	bl	8002b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ea:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80017ec:	f107 0318 	add.w	r3, r7, #24
 80017f0:	4619      	mov	r1, r3
 80017f2:	481b      	ldr	r0, [pc, #108]	; (8001860 <MX_TIM8_Init+0xe0>)
 80017f4:	f004 fce6 	bl	80061c4 <HAL_TIM_ConfigClockSource>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80017fe:	f001 f993 	bl	8002b28 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8001802:	4817      	ldr	r0, [pc, #92]	; (8001860 <MX_TIM8_Init+0xe0>)
 8001804:	f003 ffda 	bl	80057bc <HAL_TIM_IC_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 800180e:	f001 f98b 	bl	8002b28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001812:	2300      	movs	r3, #0
 8001814:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001816:	2300      	movs	r3, #0
 8001818:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800181a:	f107 0310 	add.w	r3, r7, #16
 800181e:	4619      	mov	r1, r3
 8001820:	480f      	ldr	r0, [pc, #60]	; (8001860 <MX_TIM8_Init+0xe0>)
 8001822:	f005 fa3f 	bl	8006ca4 <HAL_TIMEx_MasterConfigSynchronization>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 800182c:	f001 f97c 	bl	8002b28 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001830:	2300      	movs	r3, #0
 8001832:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001834:	2301      	movs	r3, #1
 8001836:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001838:	2300      	movs	r3, #0
 800183a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001840:	463b      	mov	r3, r7
 8001842:	2200      	movs	r2, #0
 8001844:	4619      	mov	r1, r3
 8001846:	4806      	ldr	r0, [pc, #24]	; (8001860 <MX_TIM8_Init+0xe0>)
 8001848:	f004 fb5e 	bl	8005f08 <HAL_TIM_IC_ConfigChannel>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8001852:	f001 f969 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001856:	bf00      	nop
 8001858:	3728      	adds	r7, #40	; 0x28
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000434 	.word	0x20000434
 8001864:	40010400 	.word	0x40010400

08001868 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b08c      	sub	sp, #48	; 0x30
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800186e:	f107 0320 	add.w	r3, r7, #32
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	60da      	str	r2, [r3, #12]
 8001888:	611a      	str	r2, [r3, #16]
 800188a:	615a      	str	r2, [r3, #20]
 800188c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800188e:	4b25      	ldr	r3, [pc, #148]	; (8001924 <MX_TIM9_Init+0xbc>)
 8001890:	4a25      	ldr	r2, [pc, #148]	; (8001928 <MX_TIM9_Init+0xc0>)
 8001892:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 8-1;
 8001894:	4b23      	ldr	r3, [pc, #140]	; (8001924 <MX_TIM9_Init+0xbc>)
 8001896:	2207      	movs	r2, #7
 8001898:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800189a:	4b22      	ldr	r3, [pc, #136]	; (8001924 <MX_TIM9_Init+0xbc>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 100-1;
 80018a0:	4b20      	ldr	r3, [pc, #128]	; (8001924 <MX_TIM9_Init+0xbc>)
 80018a2:	2263      	movs	r2, #99	; 0x63
 80018a4:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018a6:	4b1f      	ldr	r3, [pc, #124]	; (8001924 <MX_TIM9_Init+0xbc>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ac:	4b1d      	ldr	r3, [pc, #116]	; (8001924 <MX_TIM9_Init+0xbc>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80018b2:	481c      	ldr	r0, [pc, #112]	; (8001924 <MX_TIM9_Init+0xbc>)
 80018b4:	f003 fda0 	bl	80053f8 <HAL_TIM_Base_Init>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM9_Init+0x5a>
  {
    Error_Handler();
 80018be:	f001 f933 	bl	8002b28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018c6:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80018c8:	f107 0320 	add.w	r3, r7, #32
 80018cc:	4619      	mov	r1, r3
 80018ce:	4815      	ldr	r0, [pc, #84]	; (8001924 <MX_TIM9_Init+0xbc>)
 80018d0:	f004 fc78 	bl	80061c4 <HAL_TIM_ConfigClockSource>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_TIM9_Init+0x76>
  {
    Error_Handler();
 80018da:	f001 f925 	bl	8002b28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80018de:	4811      	ldr	r0, [pc, #68]	; (8001924 <MX_TIM9_Init+0xbc>)
 80018e0:	f003 fe4a 	bl	8005578 <HAL_TIM_PWM_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM9_Init+0x86>
  {
    Error_Handler();
 80018ea:	f001 f91d 	bl	8002b28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018ee:	2360      	movs	r3, #96	; 0x60
 80018f0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018f6:	2300      	movs	r3, #0
 80018f8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	2200      	movs	r2, #0
 8001902:	4619      	mov	r1, r3
 8001904:	4807      	ldr	r0, [pc, #28]	; (8001924 <MX_TIM9_Init+0xbc>)
 8001906:	f004 fb9b 	bl	8006040 <HAL_TIM_PWM_ConfigChannel>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM9_Init+0xac>
  {
    Error_Handler();
 8001910:	f001 f90a 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001914:	4803      	ldr	r0, [pc, #12]	; (8001924 <MX_TIM9_Init+0xbc>)
 8001916:	f001 fe75 	bl	8003604 <HAL_TIM_MspPostInit>

}
 800191a:	bf00      	nop
 800191c:	3730      	adds	r7, #48	; 0x30
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	2000047c 	.word	0x2000047c
 8001928:	40014000 	.word	0x40014000

0800192c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001930:	4b11      	ldr	r3, [pc, #68]	; (8001978 <MX_USART1_UART_Init+0x4c>)
 8001932:	4a12      	ldr	r2, [pc, #72]	; (800197c <MX_USART1_UART_Init+0x50>)
 8001934:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001936:	4b10      	ldr	r3, [pc, #64]	; (8001978 <MX_USART1_UART_Init+0x4c>)
 8001938:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800193c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800193e:	4b0e      	ldr	r3, [pc, #56]	; (8001978 <MX_USART1_UART_Init+0x4c>)
 8001940:	2200      	movs	r2, #0
 8001942:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001944:	4b0c      	ldr	r3, [pc, #48]	; (8001978 <MX_USART1_UART_Init+0x4c>)
 8001946:	2200      	movs	r2, #0
 8001948:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800194a:	4b0b      	ldr	r3, [pc, #44]	; (8001978 <MX_USART1_UART_Init+0x4c>)
 800194c:	2200      	movs	r2, #0
 800194e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8001950:	4b09      	ldr	r3, [pc, #36]	; (8001978 <MX_USART1_UART_Init+0x4c>)
 8001952:	2204      	movs	r2, #4
 8001954:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001956:	4b08      	ldr	r3, [pc, #32]	; (8001978 <MX_USART1_UART_Init+0x4c>)
 8001958:	2200      	movs	r2, #0
 800195a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800195c:	4b06      	ldr	r3, [pc, #24]	; (8001978 <MX_USART1_UART_Init+0x4c>)
 800195e:	2200      	movs	r2, #0
 8001960:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001962:	4805      	ldr	r0, [pc, #20]	; (8001978 <MX_USART1_UART_Init+0x4c>)
 8001964:	f005 fa2e 	bl	8006dc4 <HAL_UART_Init>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800196e:	f001 f8db 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200004c4 	.word	0x200004c4
 800197c:	40011000 	.word	0x40011000

08001980 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001984:	4b11      	ldr	r3, [pc, #68]	; (80019cc <MX_USART3_UART_Init+0x4c>)
 8001986:	4a12      	ldr	r2, [pc, #72]	; (80019d0 <MX_USART3_UART_Init+0x50>)
 8001988:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800198a:	4b10      	ldr	r3, [pc, #64]	; (80019cc <MX_USART3_UART_Init+0x4c>)
 800198c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001990:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001992:	4b0e      	ldr	r3, [pc, #56]	; (80019cc <MX_USART3_UART_Init+0x4c>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001998:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <MX_USART3_UART_Init+0x4c>)
 800199a:	2200      	movs	r2, #0
 800199c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800199e:	4b0b      	ldr	r3, [pc, #44]	; (80019cc <MX_USART3_UART_Init+0x4c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80019a4:	4b09      	ldr	r3, [pc, #36]	; (80019cc <MX_USART3_UART_Init+0x4c>)
 80019a6:	220c      	movs	r2, #12
 80019a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019aa:	4b08      	ldr	r3, [pc, #32]	; (80019cc <MX_USART3_UART_Init+0x4c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b0:	4b06      	ldr	r3, [pc, #24]	; (80019cc <MX_USART3_UART_Init+0x4c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80019b6:	4805      	ldr	r0, [pc, #20]	; (80019cc <MX_USART3_UART_Init+0x4c>)
 80019b8:	f005 fa04 	bl	8006dc4 <HAL_UART_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80019c2:	f001 f8b1 	bl	8002b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	2000050c 	.word	0x2000050c
 80019d0:	40004800 	.word	0x40004800

080019d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08c      	sub	sp, #48	; 0x30
 80019d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019da:	f107 031c 	add.w	r3, r7, #28
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	609a      	str	r2, [r3, #8]
 80019e6:	60da      	str	r2, [r3, #12]
 80019e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	61bb      	str	r3, [r7, #24]
 80019ee:	4b49      	ldr	r3, [pc, #292]	; (8001b14 <MX_GPIO_Init+0x140>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	4a48      	ldr	r2, [pc, #288]	; (8001b14 <MX_GPIO_Init+0x140>)
 80019f4:	f043 0310 	orr.w	r3, r3, #16
 80019f8:	6313      	str	r3, [r2, #48]	; 0x30
 80019fa:	4b46      	ldr	r3, [pc, #280]	; (8001b14 <MX_GPIO_Init+0x140>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	f003 0310 	and.w	r3, r3, #16
 8001a02:	61bb      	str	r3, [r7, #24]
 8001a04:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	4b42      	ldr	r3, [pc, #264]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	4a41      	ldr	r2, [pc, #260]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a14:	6313      	str	r3, [r2, #48]	; 0x30
 8001a16:	4b3f      	ldr	r3, [pc, #252]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	4b3b      	ldr	r3, [pc, #236]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	4a3a      	ldr	r2, [pc, #232]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	4b38      	ldr	r3, [pc, #224]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	4b34      	ldr	r3, [pc, #208]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	4a33      	ldr	r2, [pc, #204]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4e:	4b31      	ldr	r3, [pc, #196]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	4b2d      	ldr	r3, [pc, #180]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a2c      	ldr	r2, [pc, #176]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a64:	f043 0308 	orr.w	r3, r3, #8
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b2a      	ldr	r3, [pc, #168]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0308 	and.w	r3, r3, #8
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	4b26      	ldr	r3, [pc, #152]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a25      	ldr	r2, [pc, #148]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a80:	f043 0304 	orr.w	r3, r3, #4
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b23      	ldr	r3, [pc, #140]	; (8001b14 <MX_GPIO_Init+0x140>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0304 	and.w	r3, r3, #4
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS_GPIO_Port, SS_Pin, GPIO_PIN_RESET);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2110      	movs	r1, #16
 8001a96:	4820      	ldr	r0, [pc, #128]	; (8001b18 <MX_GPIO_Init+0x144>)
 8001a98:	f002 fcf4 	bl	8004484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIRECTION_3_Pin|DIRECTION_2_Pin|DIRECTION_1_Pin, GPIO_PIN_RESET);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001aa2:	481e      	ldr	r0, [pc, #120]	; (8001b1c <MX_GPIO_Init+0x148>)
 8001aa4:	f002 fcee 	bl	8004484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HC_Output_GPIO_Port, HC_Output_Pin, GPIO_PIN_RESET);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aae:	481c      	ldr	r0, [pc, #112]	; (8001b20 <MX_GPIO_Init+0x14c>)
 8001ab0:	f002 fce8 	bl	8004484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SS_Pin */
  GPIO_InitStruct.Pin = SS_Pin;
 8001ab4:	2310      	movs	r3, #16
 8001ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SS_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	f107 031c 	add.w	r3, r7, #28
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4813      	ldr	r0, [pc, #76]	; (8001b18 <MX_GPIO_Init+0x144>)
 8001acc:	f002 fb3e 	bl	800414c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIRECTION_3_Pin DIRECTION_2_Pin DIRECTION_1_Pin */
  GPIO_InitStruct.Pin = DIRECTION_3_Pin|DIRECTION_2_Pin|DIRECTION_1_Pin;
 8001ad0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001ad4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ae2:	f107 031c 	add.w	r3, r7, #28
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	480c      	ldr	r0, [pc, #48]	; (8001b1c <MX_GPIO_Init+0x148>)
 8001aea:	f002 fb2f 	bl	800414c <HAL_GPIO_Init>

  /*Configure GPIO pin : HC_Output_Pin */
  GPIO_InitStruct.Pin = HC_Output_Pin;
 8001aee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001af2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af4:	2301      	movs	r3, #1
 8001af6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afc:	2300      	movs	r3, #0
 8001afe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(HC_Output_GPIO_Port, &GPIO_InitStruct);
 8001b00:	f107 031c 	add.w	r3, r7, #28
 8001b04:	4619      	mov	r1, r3
 8001b06:	4806      	ldr	r0, [pc, #24]	; (8001b20 <MX_GPIO_Init+0x14c>)
 8001b08:	f002 fb20 	bl	800414c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b0c:	bf00      	nop
 8001b0e:	3730      	adds	r7, #48	; 0x30
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40020000 	.word	0x40020000
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40020800 	.word	0x40020800

08001b24 <Trans>:
char Go[] = "Start!\n";
char Restart[] = "Restart!\n";
char Pause[] = "Pause!\n";
char errorValue[] = "Error Value!\n";
char GoTo[] = "Go to:";
void Trans(int16_t x, int16_t y){
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	460a      	mov	r2, r1
 8001b2e:	80fb      	strh	r3, [r7, #6]
 8001b30:	4613      	mov	r3, r2
 8001b32:	80bb      	strh	r3, [r7, #4]
	char data_trans[10];
	int len;

	len = sprintf(data_trans, "%d %d\n", x, y);
 8001b34:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b38:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b3c:	f107 0008 	add.w	r0, r7, #8
 8001b40:	4908      	ldr	r1, [pc, #32]	; (8001b64 <Trans+0x40>)
 8001b42:	f00a fa83 	bl	800c04c <siprintf>
 8001b46:	6178      	str	r0, [r7, #20]
	HAL_UART_Transmit(&huart3, (uint8_t*)&data_trans, len,delay_trans);
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	f107 0108 	add.w	r1, r7, #8
 8001b50:	f04f 33ff 	mov.w	r3, #4294967295
 8001b54:	4804      	ldr	r0, [pc, #16]	; (8001b68 <Trans+0x44>)
 8001b56:	f005 f985 	bl	8006e64 <HAL_UART_Transmit>
}
 8001b5a:	bf00      	nop
 8001b5c:	3718      	adds	r7, #24
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	08010e54 	.word	0x08010e54
 8001b68:	2000050c 	.word	0x2000050c
 8001b6c:	00000000 	.word	0x00000000

08001b70 <Moving>:
/**
  * @brief  Function implementing the CONTROL thread.
  * @param  argument: Not used
  * @retval None
  */
void Moving(uint8_t PSX_RX, double Vd, double Theta){
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	ed87 0b02 	vstr	d0, [r7, #8]
 8001b7c:	ed87 1b00 	vstr	d1, [r7]
 8001b80:	75fb      	strb	r3, [r7, #23]
	if(flag_V_slow==true) Vd /= 500.0f;
 8001b82:	4b29      	ldr	r3, [pc, #164]	; (8001c28 <Moving+0xb8>)
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d10b      	bne.n	8001ba2 <Moving+0x32>
 8001b8a:	f04f 0200 	mov.w	r2, #0
 8001b8e:	4b27      	ldr	r3, [pc, #156]	; (8001c2c <Moving+0xbc>)
 8001b90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b94:	f7fe fe5a 	bl	800084c <__aeabi_ddiv>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001ba0:	e00e      	b.n	8001bc0 <Moving+0x50>
	else if(flag_V_slow==false) Vd /= 300.0f;
 8001ba2:	4b21      	ldr	r3, [pc, #132]	; (8001c28 <Moving+0xb8>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d10a      	bne.n	8001bc0 <Moving+0x50>
 8001baa:	a317      	add	r3, pc, #92	; (adr r3, 8001c08 <Moving+0x98>)
 8001bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001bb4:	f7fe fe4a 	bl	800084c <__aeabi_ddiv>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	460b      	mov	r3, r1
 8001bbc:	e9c7 2302 	strd	r2, r3, [r7, #8]
	Robot_Move(Vd, Theta,0);
 8001bc0:	ed9f 2b13 	vldr	d2, [pc, #76]	; 8001c10 <Moving+0xa0>
 8001bc4:	ed97 1b00 	vldr	d1, [r7]
 8001bc8:	ed97 0b02 	vldr	d0, [r7, #8]
 8001bcc:	f000 fff4 	bl	8002bb8 <Robot_Move>
	switch(PSX_RX){
 8001bd0:	7dfb      	ldrb	r3, [r7, #23]
 8001bd2:	2b7f      	cmp	r3, #127	; 0x7f
 8001bd4:	d00a      	beq.n	8001bec <Moving+0x7c>
 8001bd6:	2bdf      	cmp	r3, #223	; 0xdf
 8001bd8:	d111      	bne.n	8001bfe <Moving+0x8e>
	case Rotate_Right:
		Robot_Move(0, 0, -0.3);
 8001bda:	ed9f 2b0f 	vldr	d2, [pc, #60]	; 8001c18 <Moving+0xa8>
 8001bde:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 8001c10 <Moving+0xa0>
 8001be2:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8001c10 <Moving+0xa0>
 8001be6:	f000 ffe7 	bl	8002bb8 <Robot_Move>
		break;
 8001bea:	e008      	b.n	8001bfe <Moving+0x8e>
	case Rotate_Left:
		Robot_Move(0, 0, 0.3);
 8001bec:	ed9f 2b0c 	vldr	d2, [pc, #48]	; 8001c20 <Moving+0xb0>
 8001bf0:	ed9f 1b07 	vldr	d1, [pc, #28]	; 8001c10 <Moving+0xa0>
 8001bf4:	ed9f 0b06 	vldr	d0, [pc, #24]	; 8001c10 <Moving+0xa0>
 8001bf8:	f000 ffde 	bl	8002bb8 <Robot_Move>
		break;
 8001bfc:	bf00      	nop
	}
}
 8001bfe:	bf00      	nop
 8001c00:	3718      	adds	r7, #24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	00000000 	.word	0x00000000
 8001c0c:	4072c000 	.word	0x4072c000
	...
 8001c18:	33333333 	.word	0x33333333
 8001c1c:	bfd33333 	.word	0xbfd33333
 8001c20:	33333333 	.word	0x33333333
 8001c24:	3fd33333 	.word	0x3fd33333
 8001c28:	20000000 	.word	0x20000000
 8001c2c:	407f4000 	.word	0x407f4000

08001c30 <Hand>:
void Hand(uint8_t PSX_RX){
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	71fb      	strb	r3, [r7, #7]
	switch(PSX_RX){
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
 8001c3c:	2bf7      	cmp	r3, #247	; 0xf7
 8001c3e:	d002      	beq.n	8001c46 <Hand+0x16>
 8001c40:	2bfb      	cmp	r3, #251	; 0xfb
 8001c42:	d004      	beq.n	8001c4e <Hand+0x1e>
	case Slow:
		flag_V_slow=true;
		break;
	}

}
 8001c44:	e007      	b.n	8001c56 <Hand+0x26>
		flag_V_slow=false;
 8001c46:	4b07      	ldr	r3, [pc, #28]	; (8001c64 <Hand+0x34>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	701a      	strb	r2, [r3, #0]
		break;
 8001c4c:	e003      	b.n	8001c56 <Hand+0x26>
		flag_V_slow=true;
 8001c4e:	4b05      	ldr	r3, [pc, #20]	; (8001c64 <Hand+0x34>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	701a      	strb	r2, [r3, #0]
		break;
 8001c54:	bf00      	nop
}
 8001c56:	bf00      	nop
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	20000000 	.word	0x20000000

08001c68 <Calculate_angle>:
void Calculate_angle(double LX, double LY) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001c72:	ed87 1b00 	vstr	d1, [r7]

    double angle_rad = atan(LY / LX);
 8001c76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c7e:	f7fe fde5 	bl	800084c <__aeabi_ddiv>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	ec43 2b17 	vmov	d7, r2, r3
 8001c8a:	eeb0 0a47 	vmov.f32	s0, s14
 8001c8e:	eef0 0a67 	vmov.f32	s1, s15
 8001c92:	f00d fe79 	bl	800f988 <atan>
 8001c96:	ed87 0b04 	vstr	d0, [r7, #16]
    Theta = angle_rad * (180.0f / PI)-30.0f;
 8001c9a:	a33b      	add	r3, pc, #236	; (adr r3, 8001d88 <Calculate_angle+0x120>)
 8001c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ca4:	f7fe fca8 	bl	80005f8 <__aeabi_dmul>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
 8001cac:	4610      	mov	r0, r2
 8001cae:	4619      	mov	r1, r3
 8001cb0:	f04f 0200 	mov.w	r2, #0
 8001cb4:	4b30      	ldr	r3, [pc, #192]	; (8001d78 <Calculate_angle+0x110>)
 8001cb6:	f7fe fae7 	bl	8000288 <__aeabi_dsub>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	492f      	ldr	r1, [pc, #188]	; (8001d7c <Calculate_angle+0x114>)
 8001cc0:	e9c1 2300 	strd	r2, r3, [r1]
    if(LX < 0)Theta += 180.0f;
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	f04f 0300 	mov.w	r3, #0
 8001ccc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001cd0:	f7fe ff04 	bl	8000adc <__aeabi_dcmplt>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d00c      	beq.n	8001cf4 <Calculate_angle+0x8c>
 8001cda:	4b28      	ldr	r3, [pc, #160]	; (8001d7c <Calculate_angle+0x114>)
 8001cdc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ce0:	f04f 0200 	mov.w	r2, #0
 8001ce4:	4b26      	ldr	r3, [pc, #152]	; (8001d80 <Calculate_angle+0x118>)
 8001ce6:	f7fe fad1 	bl	800028c <__adddf3>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4923      	ldr	r1, [pc, #140]	; (8001d7c <Calculate_angle+0x114>)
 8001cf0:	e9c1 2300 	strd	r2, r3, [r1]
    if(LX >= 0 && LY < 0)Theta += 360.0f;
 8001cf4:	f04f 0200 	mov.w	r2, #0
 8001cf8:	f04f 0300 	mov.w	r3, #0
 8001cfc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001d00:	f7fe ff00 	bl	8000b04 <__aeabi_dcmpge>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d017      	beq.n	8001d3a <Calculate_angle+0xd2>
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	f04f 0300 	mov.w	r3, #0
 8001d12:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d16:	f7fe fee1 	bl	8000adc <__aeabi_dcmplt>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d00c      	beq.n	8001d3a <Calculate_angle+0xd2>
 8001d20:	4b16      	ldr	r3, [pc, #88]	; (8001d7c <Calculate_angle+0x114>)
 8001d22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d26:	f04f 0200 	mov.w	r2, #0
 8001d2a:	4b16      	ldr	r3, [pc, #88]	; (8001d84 <Calculate_angle+0x11c>)
 8001d2c:	f7fe faae 	bl	800028c <__adddf3>
 8001d30:	4602      	mov	r2, r0
 8001d32:	460b      	mov	r3, r1
 8001d34:	4911      	ldr	r1, [pc, #68]	; (8001d7c <Calculate_angle+0x114>)
 8001d36:	e9c1 2300 	strd	r2, r3, [r1]
    if(Theta<0) Theta+=360.0f;
 8001d3a:	4b10      	ldr	r3, [pc, #64]	; (8001d7c <Calculate_angle+0x114>)
 8001d3c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d40:	f04f 0200 	mov.w	r2, #0
 8001d44:	f04f 0300 	mov.w	r3, #0
 8001d48:	f7fe fec8 	bl	8000adc <__aeabi_dcmplt>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d100      	bne.n	8001d54 <Calculate_angle+0xec>
}
 8001d52:	e00c      	b.n	8001d6e <Calculate_angle+0x106>
    if(Theta<0) Theta+=360.0f;
 8001d54:	4b09      	ldr	r3, [pc, #36]	; (8001d7c <Calculate_angle+0x114>)
 8001d56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d5a:	f04f 0200 	mov.w	r2, #0
 8001d5e:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <Calculate_angle+0x11c>)
 8001d60:	f7fe fa94 	bl	800028c <__adddf3>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4904      	ldr	r1, [pc, #16]	; (8001d7c <Calculate_angle+0x114>)
 8001d6a:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001d6e:	bf00      	nop
 8001d70:	3718      	adds	r7, #24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	403e0000 	.word	0x403e0000
 8001d7c:	200005b0 	.word	0x200005b0
 8001d80:	40668000 	.word	0x40668000
 8001d84:	40768000 	.word	0x40768000
 8001d88:	1a53b118 	.word	0x1a53b118
 8001d8c:	404ca5dc 	.word	0x404ca5dc

08001d90 <Calculate_Vd>:

void Calculate_Vd(uint8_t PSX_RX[]){
 8001d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d94:	b084      	sub	sp, #16
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
	int16_t LX=PSX_RX[7];
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	3307      	adds	r3, #7
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	81fb      	strh	r3, [r7, #14]
	int16_t LY=PSX_RX[8];
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	3308      	adds	r3, #8
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	81bb      	strh	r3, [r7, #12]

	LX=LX-128;
 8001daa:	89fb      	ldrh	r3, [r7, #14]
 8001dac:	3b80      	subs	r3, #128	; 0x80
 8001dae:	b29b      	uxth	r3, r3
 8001db0:	81fb      	strh	r3, [r7, #14]
	LY=127-LY;
 8001db2:	89bb      	ldrh	r3, [r7, #12]
 8001db4:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	81bb      	strh	r3, [r7, #12]

	Vd=(fabs(LX)>=fabs(LY))?fabs(LX):fabs(LY);
 8001dbc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fbaf 	bl	8000524 <__aeabi_i2d>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4690      	mov	r8, r2
 8001dcc:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001dd0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fba5 	bl	8000524 <__aeabi_i2d>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	4692      	mov	sl, r2
 8001de0:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8001de4:	4652      	mov	r2, sl
 8001de6:	465b      	mov	r3, fp
 8001de8:	4640      	mov	r0, r8
 8001dea:	4649      	mov	r1, r9
 8001dec:	f7fe fe8a 	bl	8000b04 <__aeabi_dcmpge>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00a      	beq.n	8001e0c <Calculate_Vd+0x7c>
 8001df6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7fe fb92 	bl	8000524 <__aeabi_i2d>
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	4614      	mov	r4, r2
 8001e06:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001e0a:	e009      	b.n	8001e20 <Calculate_Vd+0x90>
 8001e0c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7fe fb87 	bl	8000524 <__aeabi_i2d>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4614      	mov	r4, r2
 8001e1c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001e20:	4b16      	ldr	r3, [pc, #88]	; (8001e7c <Calculate_Vd+0xec>)
 8001e22:	e9c3 4500 	strd	r4, r5, [r3]
	if(Vd<50) Vd=0;
 8001e26:	4b15      	ldr	r3, [pc, #84]	; (8001e7c <Calculate_Vd+0xec>)
 8001e28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	4b13      	ldr	r3, [pc, #76]	; (8001e80 <Calculate_Vd+0xf0>)
 8001e32:	f7fe fe53 	bl	8000adc <__aeabi_dcmplt>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d006      	beq.n	8001e4a <Calculate_Vd+0xba>
 8001e3c:	490f      	ldr	r1, [pc, #60]	; (8001e7c <Calculate_Vd+0xec>)
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	f04f 0300 	mov.w	r3, #0
 8001e46:	e9c1 2300 	strd	r2, r3, [r1]
	Calculate_angle((double)LX, (double)LY);
 8001e4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fb68 	bl	8000524 <__aeabi_i2d>
 8001e54:	4604      	mov	r4, r0
 8001e56:	460d      	mov	r5, r1
 8001e58:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7fe fb61 	bl	8000524 <__aeabi_i2d>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	ec43 2b11 	vmov	d1, r2, r3
 8001e6a:	ec45 4b10 	vmov	d0, r4, r5
 8001e6e:	f7ff fefb 	bl	8001c68 <Calculate_angle>
}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e7c:	200005a8 	.word	0x200005a8
 8001e80:	40490000 	.word	0x40490000

08001e84 <StartControl>:
/* USER CODE END Header_StartControl */
void StartControl(void *argument)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b088      	sub	sp, #32
 8001e88:	af02      	add	r7, sp, #8
 8001e8a:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {

	uint8_t PSX_RX[9]= { 0x00 };
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
 8001e90:	f107 0310 	add.w	r3, r7, #16
 8001e94:	2200      	movs	r2, #0
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	711a      	strb	r2, [r3, #4]
	uint8_t PSX_TX[2] = {
 8001e9a:	f244 2301 	movw	r3, #16897	; 0x4201
 8001e9e:	813b      	strh	r3, [r7, #8]
		0x01, 0x42
	};
	spi_enable;
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2110      	movs	r1, #16
 8001ea4:	4824      	ldr	r0, [pc, #144]	; (8001f38 <StartControl+0xb4>)
 8001ea6:	f002 faed 	bl	8004484 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3, PSX_TX, PSX_RX, 9, 10);
 8001eaa:	f107 020c 	add.w	r2, r7, #12
 8001eae:	f107 0108 	add.w	r1, r7, #8
 8001eb2:	230a      	movs	r3, #10
 8001eb4:	9300      	str	r3, [sp, #0]
 8001eb6:	2309      	movs	r3, #9
 8001eb8:	4820      	ldr	r0, [pc, #128]	; (8001f3c <StartControl+0xb8>)
 8001eba:	f003 f810 	bl	8004ede <HAL_SPI_TransmitReceive>
	spi_disable;
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	2110      	movs	r1, #16
 8001ec2:	481d      	ldr	r0, [pc, #116]	; (8001f38 <StartControl+0xb4>)
 8001ec4:	f002 fade 	bl	8004484 <HAL_GPIO_WritePin>
	if(PSX_RX[1]==0x73){
 8001ec8:	7b7b      	ldrb	r3, [r7, #13]
 8001eca:	2b73      	cmp	r3, #115	; 0x73
 8001ecc:	d125      	bne.n	8001f1a <StartControl+0x96>
		vTaskSuspend(AutoRunHandle);
 8001ece:	4b1c      	ldr	r3, [pc, #112]	; (8001f40 <StartControl+0xbc>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f007 fb40 	bl	8009558 <vTaskSuspend>
		vTaskSuspend(WitMotionHandle);
 8001ed8:	4b1a      	ldr	r3, [pc, #104]	; (8001f44 <StartControl+0xc0>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f007 fb3b 	bl	8009558 <vTaskSuspend>

		Calculate_Vd(PSX_RX);
 8001ee2:	f107 030c 	add.w	r3, r7, #12
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7ff ff52 	bl	8001d90 <Calculate_Vd>
		Hand(PSX_RX[4]);
 8001eec:	7c3b      	ldrb	r3, [r7, #16]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fe9e 	bl	8001c30 <Hand>
		Moving(PSX_RX[3],Vd,Theta);
 8001ef4:	7bfb      	ldrb	r3, [r7, #15]
 8001ef6:	4a14      	ldr	r2, [pc, #80]	; (8001f48 <StartControl+0xc4>)
 8001ef8:	ed92 7b00 	vldr	d7, [r2]
 8001efc:	4a13      	ldr	r2, [pc, #76]	; (8001f4c <StartControl+0xc8>)
 8001efe:	ed92 6b00 	vldr	d6, [r2]
 8001f02:	eeb0 1a46 	vmov.f32	s2, s12
 8001f06:	eef0 1a66 	vmov.f32	s3, s13
 8001f0a:	eeb0 0a47 	vmov.f32	s0, s14
 8001f0e:	eef0 0a67 	vmov.f32	s1, s15
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fe2c 	bl	8001b70 <Moving>
 8001f18:	e009      	b.n	8001f2e <StartControl+0xaa>
	} else{
		vTaskResume(AutoRunHandle);
 8001f1a:	4b09      	ldr	r3, [pc, #36]	; (8001f40 <StartControl+0xbc>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f007 fbc2 	bl	80096a8 <vTaskResume>
		vTaskResume(WitMotionHandle);
 8001f24:	4b07      	ldr	r3, [pc, #28]	; (8001f44 <StartControl+0xc0>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f007 fbbd 	bl	80096a8 <vTaskResume>

	}

		osDelay(10);
 8001f2e:	200a      	movs	r0, #10
 8001f30:	f006 f900 	bl	8008134 <osDelay>
  {
 8001f34:	e7aa      	b.n	8001e8c <StartControl+0x8>
 8001f36:	bf00      	nop
 8001f38:	40020000 	.word	0x40020000
 8001f3c:	200002bc 	.word	0x200002bc
 8001f40:	2000055c 	.word	0x2000055c
 8001f44:	20000560 	.word	0x20000560
 8001f48:	200005a8 	.word	0x200005a8
 8001f4c:	200005b0 	.word	0x200005b0

08001f50 <timeRun>:

volatile uint32_t timeToRun;

static state_t State=FIRST;
static run_t Run=NO;
void timeRun(run_t state, int16_t Big, int16_t Small){
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	80bb      	strh	r3, [r7, #4]
 8001f5e:	4613      	mov	r3, r2
 8001f60:	807b      	strh	r3, [r7, #2]
	Run=state;
 8001f62:	4a0c      	ldr	r2, [pc, #48]	; (8001f94 <timeRun+0x44>)
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	7013      	strb	r3, [r2, #0]
	timeToRun=(int32_t)(Big-Small)*(int32_t)speed;
 8001f68:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001f6c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	f44f 7216 	mov.w	r2, #600	; 0x258
 8001f76:	fb02 f303 	mul.w	r3, r2, r3
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	4b06      	ldr	r3, [pc, #24]	; (8001f98 <timeRun+0x48>)
 8001f7e:	601a      	str	r2, [r3, #0]
	/*
	 * speed la thoi gian hoan thanh 1m (ms)
	 * thoi gian chay bang quang duong * speed
	 * */
	runDone=false;
 8001f80:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <timeRun+0x4c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	701a      	strb	r2, [r3, #0]
//	vTaskSuspend(AutoRunHandle);
}
 8001f86:	bf00      	nop
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	200000a9 	.word	0x200000a9
 8001f98:	20000fc0 	.word	0x20000fc0
 8001f9c:	200000a7 	.word	0x200000a7

08001fa0 <convertToNegative>:
int convertToNegative(int number) {
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
    return -number;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	425b      	negs	r3, r3
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	370c      	adds	r7, #12
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb6:	4770      	bx	lr

08001fb8 <Caculate_Desire>:
void Caculate_Desire(int16_t desire[], uint8_t idx, int8_t buff[]){
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	607a      	str	r2, [r7, #4]
 8001fc4:	72fb      	strb	r3, [r7, #11]
	desire[idx]=0;
 8001fc6:	7afb      	ldrb	r3, [r7, #11]
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	4413      	add	r3, r2
 8001fce:	2200      	movs	r2, #0
 8001fd0:	801a      	strh	r2, [r3, #0]
	int i = 0;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
	bool negative=false;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	74fb      	strb	r3, [r7, #19]
	if(buff[0]=='-'){
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f993 3000 	ldrsb.w	r3, [r3]
 8001fe0:	2b2d      	cmp	r3, #45	; 0x2d
 8001fe2:	d104      	bne.n	8001fee <Caculate_Desire+0x36>
		negative=true;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	74fb      	strb	r3, [r7, #19]
		i=1;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	617b      	str	r3, [r7, #20]
 8001fec:	e021      	b.n	8002032 <Caculate_Desire+0x7a>
	}
	else{
		negative=false;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	74fb      	strb	r3, [r7, #19]
		i=0;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]
	}

	for(;i < count; i++) {
 8001ff6:	e01c      	b.n	8002032 <Caculate_Desire+0x7a>
		desire[idx] = desire[idx] * 10 + buff[i];
 8001ff8:	7afb      	ldrb	r3, [r7, #11]
 8001ffa:	005b      	lsls	r3, r3, #1
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	4413      	add	r3, r2
 8002000:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002004:	b29b      	uxth	r3, r3
 8002006:	461a      	mov	r2, r3
 8002008:	0092      	lsls	r2, r2, #2
 800200a:	4413      	add	r3, r2
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	b29a      	uxth	r2, r3
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	440b      	add	r3, r1
 8002016:	f993 3000 	ldrsb.w	r3, [r3]
 800201a:	b29b      	uxth	r3, r3
 800201c:	4413      	add	r3, r2
 800201e:	b299      	uxth	r1, r3
 8002020:	7afb      	ldrb	r3, [r7, #11]
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	4413      	add	r3, r2
 8002028:	b20a      	sxth	r2, r1
 800202a:	801a      	strh	r2, [r3, #0]
	for(;i < count; i++) {
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	3301      	adds	r3, #1
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	4b10      	ldr	r3, [pc, #64]	; (8002074 <Caculate_Desire+0xbc>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	461a      	mov	r2, r3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	4293      	cmp	r3, r2
 800203c:	dbdc      	blt.n	8001ff8 <Caculate_Desire+0x40>
	}

	if(negative) desire[idx] = convertToNegative(desire[idx]);
 800203e:	7cfb      	ldrb	r3, [r7, #19]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00f      	beq.n	8002064 <Caculate_Desire+0xac>
 8002044:	7afb      	ldrb	r3, [r7, #11]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	4413      	add	r3, r2
 800204c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002050:	4618      	mov	r0, r3
 8002052:	f7ff ffa5 	bl	8001fa0 <convertToNegative>
 8002056:	4601      	mov	r1, r0
 8002058:	7afb      	ldrb	r3, [r7, #11]
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	68fa      	ldr	r2, [r7, #12]
 800205e:	4413      	add	r3, r2
 8002060:	b20a      	sxth	r2, r1
 8002062:	801a      	strh	r2, [r3, #0]
	count=0;
 8002064:	4b03      	ldr	r3, [pc, #12]	; (8002074 <Caculate_Desire+0xbc>)
 8002066:	2200      	movs	r2, #0
 8002068:	701a      	strb	r2, [r3, #0]
}
 800206a:	bf00      	nop
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	200005b8 	.word	0x200005b8

08002078 <Begin>:
void Begin(void){
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
	if(idx_real<=(idx-1)){
 800207c:	4b82      	ldr	r3, [pc, #520]	; (8002288 <Begin+0x210>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	461a      	mov	r2, r3
 8002082:	4b82      	ldr	r3, [pc, #520]	; (800228c <Begin+0x214>)
 8002084:	f993 3000 	ldrsb.w	r3, [r3]
 8002088:	429a      	cmp	r2, r3
 800208a:	f340 80d7 	ble.w	800223c <Begin+0x1c4>
		if(X_pause[idx_real]){
 800208e:	4b7f      	ldr	r3, [pc, #508]	; (800228c <Begin+0x214>)
 8002090:	f993 3000 	ldrsb.w	r3, [r3]
 8002094:	461a      	mov	r2, r3
 8002096:	4b7e      	ldr	r3, [pc, #504]	; (8002290 <Begin+0x218>)
 8002098:	5c9b      	ldrb	r3, [r3, r2]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d016      	beq.n	80020cc <Begin+0x54>
			HAL_UART_Transmit(&huart3, (uint8_t*)&Pause, sizeof(Pause)-1,delay_trans);
 800209e:	f04f 33ff 	mov.w	r3, #4294967295
 80020a2:	2207      	movs	r2, #7
 80020a4:	497b      	ldr	r1, [pc, #492]	; (8002294 <Begin+0x21c>)
 80020a6:	487c      	ldr	r0, [pc, #496]	; (8002298 <Begin+0x220>)
 80020a8:	f004 fedc 	bl	8006e64 <HAL_UART_Transmit>
			State=PAUSE;
 80020ac:	4b7b      	ldr	r3, [pc, #492]	; (800229c <Begin+0x224>)
 80020ae:	2204      	movs	r2, #4
 80020b0:	701a      	strb	r2, [r3, #0]
			pause=true;
 80020b2:	4b7b      	ldr	r3, [pc, #492]	; (80022a0 <Begin+0x228>)
 80020b4:	2201      	movs	r2, #1
 80020b6:	701a      	strb	r2, [r3, #0]
			idx_real++;
 80020b8:	4b74      	ldr	r3, [pc, #464]	; (800228c <Begin+0x214>)
 80020ba:	f993 3000 	ldrsb.w	r3, [r3]
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	3301      	adds	r3, #1
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	b25a      	sxtb	r2, r3
 80020c6:	4b71      	ldr	r3, [pc, #452]	; (800228c <Begin+0x214>)
 80020c8:	701a      	strb	r2, [r3, #0]
		if(repeat){
			HAL_UART_Transmit(&huart3, (uint8_t*)&Repeated, sizeof(Repeated)-1,delay_trans);
			State=REPEAT;
		}
	}
}
 80020ca:	e0da      	b.n	8002282 <Begin+0x20a>
			if(Y_desire[idx_real]==Y_real[0]){
 80020cc:	4b6f      	ldr	r3, [pc, #444]	; (800228c <Begin+0x214>)
 80020ce:	f993 3000 	ldrsb.w	r3, [r3]
 80020d2:	461a      	mov	r2, r3
 80020d4:	4b73      	ldr	r3, [pc, #460]	; (80022a4 <Begin+0x22c>)
 80020d6:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 80020da:	4b73      	ldr	r3, [pc, #460]	; (80022a8 <Begin+0x230>)
 80020dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d135      	bne.n	8002150 <Begin+0xd8>
				if(X_desire[idx_real]>X_real[0]){
 80020e4:	4b69      	ldr	r3, [pc, #420]	; (800228c <Begin+0x214>)
 80020e6:	f993 3000 	ldrsb.w	r3, [r3]
 80020ea:	461a      	mov	r2, r3
 80020ec:	4b6f      	ldr	r3, [pc, #444]	; (80022ac <Begin+0x234>)
 80020ee:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 80020f2:	4b6f      	ldr	r3, [pc, #444]	; (80022b0 <Begin+0x238>)
 80020f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	dd0e      	ble.n	800211a <Begin+0xa2>
					timeRun(FORWARD, X_desire[idx_real], X_real[0]);
 80020fc:	4b63      	ldr	r3, [pc, #396]	; (800228c <Begin+0x214>)
 80020fe:	f993 3000 	ldrsb.w	r3, [r3]
 8002102:	461a      	mov	r2, r3
 8002104:	4b69      	ldr	r3, [pc, #420]	; (80022ac <Begin+0x234>)
 8002106:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800210a:	4a69      	ldr	r2, [pc, #420]	; (80022b0 <Begin+0x238>)
 800210c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002110:	4619      	mov	r1, r3
 8002112:	2000      	movs	r0, #0
 8002114:	f7ff ff1c 	bl	8001f50 <timeRun>
 8002118:	e05b      	b.n	80021d2 <Begin+0x15a>
				}else if(X_desire[idx_real]<X_real[0]){
 800211a:	4b5c      	ldr	r3, [pc, #368]	; (800228c <Begin+0x214>)
 800211c:	f993 3000 	ldrsb.w	r3, [r3]
 8002120:	461a      	mov	r2, r3
 8002122:	4b62      	ldr	r3, [pc, #392]	; (80022ac <Begin+0x234>)
 8002124:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 8002128:	4b61      	ldr	r3, [pc, #388]	; (80022b0 <Begin+0x238>)
 800212a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800212e:	429a      	cmp	r2, r3
 8002130:	da4f      	bge.n	80021d2 <Begin+0x15a>
					timeRun(BACKWARD, X_real[0], X_desire[idx_real]);
 8002132:	4b5f      	ldr	r3, [pc, #380]	; (80022b0 <Begin+0x238>)
 8002134:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002138:	4a54      	ldr	r2, [pc, #336]	; (800228c <Begin+0x214>)
 800213a:	f992 2000 	ldrsb.w	r2, [r2]
 800213e:	4611      	mov	r1, r2
 8002140:	4a5a      	ldr	r2, [pc, #360]	; (80022ac <Begin+0x234>)
 8002142:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 8002146:	4619      	mov	r1, r3
 8002148:	2001      	movs	r0, #1
 800214a:	f7ff ff01 	bl	8001f50 <timeRun>
 800214e:	e040      	b.n	80021d2 <Begin+0x15a>
			else if(X_desire[idx_real]==X_real[0]){
 8002150:	4b4e      	ldr	r3, [pc, #312]	; (800228c <Begin+0x214>)
 8002152:	f993 3000 	ldrsb.w	r3, [r3]
 8002156:	461a      	mov	r2, r3
 8002158:	4b54      	ldr	r3, [pc, #336]	; (80022ac <Begin+0x234>)
 800215a:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 800215e:	4b54      	ldr	r3, [pc, #336]	; (80022b0 <Begin+0x238>)
 8002160:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002164:	429a      	cmp	r2, r3
 8002166:	d134      	bne.n	80021d2 <Begin+0x15a>
				if(Y_desire[idx_real]>Y_real[0]){
 8002168:	4b48      	ldr	r3, [pc, #288]	; (800228c <Begin+0x214>)
 800216a:	f993 3000 	ldrsb.w	r3, [r3]
 800216e:	461a      	mov	r2, r3
 8002170:	4b4c      	ldr	r3, [pc, #304]	; (80022a4 <Begin+0x22c>)
 8002172:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 8002176:	4b4c      	ldr	r3, [pc, #304]	; (80022a8 <Begin+0x230>)
 8002178:	f9b3 3000 	ldrsh.w	r3, [r3]
 800217c:	429a      	cmp	r2, r3
 800217e:	dd0e      	ble.n	800219e <Begin+0x126>
					timeRun(RIGHT, Y_desire[idx_real], Y_real[0]);
 8002180:	4b42      	ldr	r3, [pc, #264]	; (800228c <Begin+0x214>)
 8002182:	f993 3000 	ldrsb.w	r3, [r3]
 8002186:	461a      	mov	r2, r3
 8002188:	4b46      	ldr	r3, [pc, #280]	; (80022a4 <Begin+0x22c>)
 800218a:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800218e:	4a46      	ldr	r2, [pc, #280]	; (80022a8 <Begin+0x230>)
 8002190:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002194:	4619      	mov	r1, r3
 8002196:	2003      	movs	r0, #3
 8002198:	f7ff feda 	bl	8001f50 <timeRun>
 800219c:	e019      	b.n	80021d2 <Begin+0x15a>
				}else if(Y_desire[idx_real]<Y_real[0]){
 800219e:	4b3b      	ldr	r3, [pc, #236]	; (800228c <Begin+0x214>)
 80021a0:	f993 3000 	ldrsb.w	r3, [r3]
 80021a4:	461a      	mov	r2, r3
 80021a6:	4b3f      	ldr	r3, [pc, #252]	; (80022a4 <Begin+0x22c>)
 80021a8:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 80021ac:	4b3e      	ldr	r3, [pc, #248]	; (80022a8 <Begin+0x230>)
 80021ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	da0d      	bge.n	80021d2 <Begin+0x15a>
					timeRun(LEFT, Y_real[0], Y_desire[idx_real]);
 80021b6:	4b3c      	ldr	r3, [pc, #240]	; (80022a8 <Begin+0x230>)
 80021b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021bc:	4a33      	ldr	r2, [pc, #204]	; (800228c <Begin+0x214>)
 80021be:	f992 2000 	ldrsb.w	r2, [r2]
 80021c2:	4611      	mov	r1, r2
 80021c4:	4a37      	ldr	r2, [pc, #220]	; (80022a4 <Begin+0x22c>)
 80021c6:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 80021ca:	4619      	mov	r1, r3
 80021cc:	2002      	movs	r0, #2
 80021ce:	f7ff febf 	bl	8001f50 <timeRun>
			HAL_UART_Transmit(&huart3, (uint8_t*)&GoTo, sizeof(GoTo)-1,delay_trans);
 80021d2:	f04f 33ff 	mov.w	r3, #4294967295
 80021d6:	2206      	movs	r2, #6
 80021d8:	4936      	ldr	r1, [pc, #216]	; (80022b4 <Begin+0x23c>)
 80021da:	482f      	ldr	r0, [pc, #188]	; (8002298 <Begin+0x220>)
 80021dc:	f004 fe42 	bl	8006e64 <HAL_UART_Transmit>
			Trans(X_desire[idx_real], Y_desire[idx_real]);
 80021e0:	4b2a      	ldr	r3, [pc, #168]	; (800228c <Begin+0x214>)
 80021e2:	f993 3000 	ldrsb.w	r3, [r3]
 80021e6:	461a      	mov	r2, r3
 80021e8:	4b30      	ldr	r3, [pc, #192]	; (80022ac <Begin+0x234>)
 80021ea:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80021ee:	4a27      	ldr	r2, [pc, #156]	; (800228c <Begin+0x214>)
 80021f0:	f992 2000 	ldrsb.w	r2, [r2]
 80021f4:	4611      	mov	r1, r2
 80021f6:	4a2b      	ldr	r2, [pc, #172]	; (80022a4 <Begin+0x22c>)
 80021f8:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 80021fc:	4611      	mov	r1, r2
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff fc90 	bl	8001b24 <Trans>
			X_real[0]=X_desire[idx_real];
 8002204:	4b21      	ldr	r3, [pc, #132]	; (800228c <Begin+0x214>)
 8002206:	f993 3000 	ldrsb.w	r3, [r3]
 800220a:	461a      	mov	r2, r3
 800220c:	4b27      	ldr	r3, [pc, #156]	; (80022ac <Begin+0x234>)
 800220e:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 8002212:	4b27      	ldr	r3, [pc, #156]	; (80022b0 <Begin+0x238>)
 8002214:	801a      	strh	r2, [r3, #0]
			Y_real[0]=Y_desire[idx_real];
 8002216:	4b1d      	ldr	r3, [pc, #116]	; (800228c <Begin+0x214>)
 8002218:	f993 3000 	ldrsb.w	r3, [r3]
 800221c:	461a      	mov	r2, r3
 800221e:	4b21      	ldr	r3, [pc, #132]	; (80022a4 <Begin+0x22c>)
 8002220:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 8002224:	4b20      	ldr	r3, [pc, #128]	; (80022a8 <Begin+0x230>)
 8002226:	801a      	strh	r2, [r3, #0]
			idx_real++;
 8002228:	4b18      	ldr	r3, [pc, #96]	; (800228c <Begin+0x214>)
 800222a:	f993 3000 	ldrsb.w	r3, [r3]
 800222e:	b2db      	uxtb	r3, r3
 8002230:	3301      	adds	r3, #1
 8002232:	b2db      	uxtb	r3, r3
 8002234:	b25a      	sxtb	r2, r3
 8002236:	4b15      	ldr	r3, [pc, #84]	; (800228c <Begin+0x214>)
 8002238:	701a      	strb	r2, [r3, #0]
}
 800223a:	e022      	b.n	8002282 <Begin+0x20a>
	else if(idx >1){
 800223c:	4b12      	ldr	r3, [pc, #72]	; (8002288 <Begin+0x210>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d91e      	bls.n	8002282 <Begin+0x20a>
		if(!repeat){
 8002244:	4b1c      	ldr	r3, [pc, #112]	; (80022b8 <Begin+0x240>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	f083 0301 	eor.w	r3, r3, #1
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d009      	beq.n	8002266 <Begin+0x1ee>
			HAL_UART_Transmit(&huart3, (uint8_t*)&Pause, sizeof(Pause)-1,delay_trans);
 8002252:	f04f 33ff 	mov.w	r3, #4294967295
 8002256:	2207      	movs	r2, #7
 8002258:	490e      	ldr	r1, [pc, #56]	; (8002294 <Begin+0x21c>)
 800225a:	480f      	ldr	r0, [pc, #60]	; (8002298 <Begin+0x220>)
 800225c:	f004 fe02 	bl	8006e64 <HAL_UART_Transmit>
			State=PAUSE;
 8002260:	4b0e      	ldr	r3, [pc, #56]	; (800229c <Begin+0x224>)
 8002262:	2204      	movs	r2, #4
 8002264:	701a      	strb	r2, [r3, #0]
		if(repeat){
 8002266:	4b14      	ldr	r3, [pc, #80]	; (80022b8 <Begin+0x240>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d009      	beq.n	8002282 <Begin+0x20a>
			HAL_UART_Transmit(&huart3, (uint8_t*)&Repeated, sizeof(Repeated)-1,delay_trans);
 800226e:	f04f 33ff 	mov.w	r3, #4294967295
 8002272:	2219      	movs	r2, #25
 8002274:	4911      	ldr	r1, [pc, #68]	; (80022bc <Begin+0x244>)
 8002276:	4808      	ldr	r0, [pc, #32]	; (8002298 <Begin+0x220>)
 8002278:	f004 fdf4 	bl	8006e64 <HAL_UART_Transmit>
			State=REPEAT;
 800227c:	4b07      	ldr	r3, [pc, #28]	; (800229c <Begin+0x224>)
 800227e:	2202      	movs	r2, #2
 8002280:	701a      	strb	r2, [r3, #0]
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	200000a8 	.word	0x200000a8
 800228c:	20000fbe 	.word	0x20000fbe
 8002290:	20000d98 	.word	0x20000d98
 8002294:	20000088 	.word	0x20000088
 8002298:	2000050c 	.word	0x2000050c
 800229c:	20000fc4 	.word	0x20000fc4
 80022a0:	20000d93 	.word	0x20000d93
 80022a4:	200009a4 	.word	0x200009a4
 80022a8:	20000d90 	.word	0x20000d90
 80022ac:	200005bc 	.word	0x200005bc
 80022b0:	20000d8c 	.word	0x20000d8c
 80022b4:	200000a0 	.word	0x200000a0
 80022b8:	20000d92 	.word	0x20000d92
 80022bc:	20000038 	.word	0x20000038

080022c0 <SetDefault>:
void SetDefault(msgQueueObj_t msg, int16_t *X_real, int16_t *Y_real){
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	81b8      	strh	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
	if((msg.buffer)!='\n'&&(msg.buffer)!=' '){
 80022cc:	7b3b      	ldrb	r3, [r7, #12]
 80022ce:	2b0a      	cmp	r3, #10
 80022d0:	d02c      	beq.n	800232c <SetDefault+0x6c>
 80022d2:	7b3b      	ldrb	r3, [r7, #12]
 80022d4:	2b20      	cmp	r3, #32
 80022d6:	d029      	beq.n	800232c <SetDefault+0x6c>
		if((msg.buffer)=='-'){
 80022d8:	7b3b      	ldrb	r3, [r7, #12]
 80022da:	2b2d      	cmp	r3, #45	; 0x2d
 80022dc:	d10d      	bne.n	80022fa <SetDefault+0x3a>
			buff[count]=msg.buffer;
 80022de:	7b39      	ldrb	r1, [r7, #12]
 80022e0:	4b2e      	ldr	r3, [pc, #184]	; (800239c <SetDefault+0xdc>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	461a      	mov	r2, r3
 80022e6:	b249      	sxtb	r1, r1
 80022e8:	4b2d      	ldr	r3, [pc, #180]	; (80023a0 <SetDefault+0xe0>)
 80022ea:	5499      	strb	r1, [r3, r2]

			count++;
 80022ec:	4b2b      	ldr	r3, [pc, #172]	; (800239c <SetDefault+0xdc>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	3301      	adds	r3, #1
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	4b29      	ldr	r3, [pc, #164]	; (800239c <SetDefault+0xdc>)
 80022f6:	701a      	strb	r2, [r3, #0]
		if((msg.buffer)=='-'){
 80022f8:	e04b      	b.n	8002392 <SetDefault+0xd2>
		}
		else if(isdigit((int)msg.buffer)){
 80022fa:	7b3b      	ldrb	r3, [r7, #12]
 80022fc:	3301      	adds	r3, #1
 80022fe:	4a29      	ldr	r2, [pc, #164]	; (80023a4 <SetDefault+0xe4>)
 8002300:	4413      	add	r3, r2
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	f003 0304 	and.w	r3, r3, #4
 8002308:	2b00      	cmp	r3, #0
 800230a:	d042      	beq.n	8002392 <SetDefault+0xd2>
			buff[count]=(msg.buffer-'0');
 800230c:	7b3b      	ldrb	r3, [r7, #12]
 800230e:	3b30      	subs	r3, #48	; 0x30
 8002310:	b2d9      	uxtb	r1, r3
 8002312:	4b22      	ldr	r3, [pc, #136]	; (800239c <SetDefault+0xdc>)
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	461a      	mov	r2, r3
 8002318:	b249      	sxtb	r1, r1
 800231a:	4b21      	ldr	r3, [pc, #132]	; (80023a0 <SetDefault+0xe0>)
 800231c:	5499      	strb	r1, [r3, r2]
			count++;
 800231e:	4b1f      	ldr	r3, [pc, #124]	; (800239c <SetDefault+0xdc>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	3301      	adds	r3, #1
 8002324:	b2da      	uxtb	r2, r3
 8002326:	4b1d      	ldr	r3, [pc, #116]	; (800239c <SetDefault+0xdc>)
 8002328:	701a      	strb	r2, [r3, #0]
		if((msg.buffer)=='-'){
 800232a:	e032      	b.n	8002392 <SetDefault+0xd2>
		}
	}
	else if((msg.buffer)==' '&& count!=0){
 800232c:	7b3b      	ldrb	r3, [r7, #12]
 800232e:	2b20      	cmp	r3, #32
 8002330:	d10e      	bne.n	8002350 <SetDefault+0x90>
 8002332:	4b1a      	ldr	r3, [pc, #104]	; (800239c <SetDefault+0xdc>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00a      	beq.n	8002350 <SetDefault+0x90>
		Caculate_Desire(X_real, 0, buff);
 800233a:	4a19      	ldr	r2, [pc, #100]	; (80023a0 <SetDefault+0xe0>)
 800233c:	2100      	movs	r1, #0
 800233e:	68b8      	ldr	r0, [r7, #8]
 8002340:	f7ff fe3a 	bl	8001fb8 <Caculate_Desire>
		X_desire[0]=X_real[0];
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	f9b3 2000 	ldrsh.w	r2, [r3]
 800234a:	4b17      	ldr	r3, [pc, #92]	; (80023a8 <SetDefault+0xe8>)
 800234c:	801a      	strh	r2, [r3, #0]
 800234e:	e021      	b.n	8002394 <SetDefault+0xd4>
	}
	else if((msg.buffer)=='\n' && count!=0){
 8002350:	7b3b      	ldrb	r3, [r7, #12]
 8002352:	2b0a      	cmp	r3, #10
 8002354:	d11e      	bne.n	8002394 <SetDefault+0xd4>
 8002356:	4b11      	ldr	r3, [pc, #68]	; (800239c <SetDefault+0xdc>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d01a      	beq.n	8002394 <SetDefault+0xd4>
		Caculate_Desire(Y_real, 0, buff);
 800235e:	4a10      	ldr	r2, [pc, #64]	; (80023a0 <SetDefault+0xe0>)
 8002360:	2100      	movs	r1, #0
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7ff fe28 	bl	8001fb8 <Caculate_Desire>
		Y_desire[0]=Y_real[0];
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800236e:	4b0f      	ldr	r3, [pc, #60]	; (80023ac <SetDefault+0xec>)
 8002370:	801a      	strh	r2, [r3, #0]
		Trans(X_real[0], Y_real[0]);
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800237e:	4619      	mov	r1, r3
 8002380:	4610      	mov	r0, r2
 8002382:	f7ff fbcf 	bl	8001b24 <Trans>
		memset(buff,0,sizeof(buff));
 8002386:	2232      	movs	r2, #50	; 0x32
 8002388:	2100      	movs	r1, #0
 800238a:	4805      	ldr	r0, [pc, #20]	; (80023a0 <SetDefault+0xe0>)
 800238c:	f009 fec1 	bl	800c112 <memset>
	}
}
 8002390:	e000      	b.n	8002394 <SetDefault+0xd4>
		if((msg.buffer)=='-'){
 8002392:	bf00      	nop
}
 8002394:	bf00      	nop
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	200005b8 	.word	0x200005b8
 80023a0:	20000f8c 	.word	0x20000f8c
 80023a4:	08010f80 	.word	0x08010f80
 80023a8:	200005bc 	.word	0x200005bc
 80023ac:	200009a4 	.word	0x200009a4

080023b0 <Desire>:
void Desire(msgQueueObj_t msg){
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	80b8      	strh	r0, [r7, #4]
	if(pause){
 80023b8:	4b58      	ldr	r3, [pc, #352]	; (800251c <Desire+0x16c>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d01b      	beq.n	80023f8 <Desire+0x48>
		X_pause[idx]=1;
 80023c0:	4b57      	ldr	r3, [pc, #348]	; (8002520 <Desire+0x170>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	461a      	mov	r2, r3
 80023c6:	4b57      	ldr	r3, [pc, #348]	; (8002524 <Desire+0x174>)
 80023c8:	2101      	movs	r1, #1
 80023ca:	5499      	strb	r1, [r3, r2]
		idx==N-1?idx=1:idx++;
 80023cc:	4b54      	ldr	r3, [pc, #336]	; (8002520 <Desire+0x170>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	3301      	adds	r3, #1
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	4b52      	ldr	r3, [pc, #328]	; (8002520 <Desire+0x170>)
 80023d6:	701a      	strb	r2, [r3, #0]
		pause=!pause;
 80023d8:	4b50      	ldr	r3, [pc, #320]	; (800251c <Desire+0x16c>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	bf14      	ite	ne
 80023e0:	2301      	movne	r3, #1
 80023e2:	2300      	moveq	r3, #0
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	f083 0301 	eor.w	r3, r3, #1
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	f003 0301 	and.w	r3, r3, #1
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	4b4a      	ldr	r3, [pc, #296]	; (800251c <Desire+0x16c>)
 80023f4:	701a      	strb	r2, [r3, #0]
		return;
 80023f6:	e08d      	b.n	8002514 <Desire+0x164>
	}
	if((msg.buffer)!='\n'&&(msg.buffer)!=' '){
 80023f8:	793b      	ldrb	r3, [r7, #4]
 80023fa:	2b0a      	cmp	r3, #10
 80023fc:	d02c      	beq.n	8002458 <Desire+0xa8>
 80023fe:	793b      	ldrb	r3, [r7, #4]
 8002400:	2b20      	cmp	r3, #32
 8002402:	d029      	beq.n	8002458 <Desire+0xa8>
		if((msg.buffer)=='-'){
 8002404:	793b      	ldrb	r3, [r7, #4]
 8002406:	2b2d      	cmp	r3, #45	; 0x2d
 8002408:	d10d      	bne.n	8002426 <Desire+0x76>
			buff[count]=msg.buffer;
 800240a:	7939      	ldrb	r1, [r7, #4]
 800240c:	4b46      	ldr	r3, [pc, #280]	; (8002528 <Desire+0x178>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	461a      	mov	r2, r3
 8002412:	b249      	sxtb	r1, r1
 8002414:	4b45      	ldr	r3, [pc, #276]	; (800252c <Desire+0x17c>)
 8002416:	5499      	strb	r1, [r3, r2]

			count++;
 8002418:	4b43      	ldr	r3, [pc, #268]	; (8002528 <Desire+0x178>)
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	3301      	adds	r3, #1
 800241e:	b2da      	uxtb	r2, r3
 8002420:	4b41      	ldr	r3, [pc, #260]	; (8002528 <Desire+0x178>)
 8002422:	701a      	strb	r2, [r3, #0]
		if((msg.buffer)=='-'){
 8002424:	e075      	b.n	8002512 <Desire+0x162>
		}
		else if(isdigit((int)msg.buffer)){
 8002426:	793b      	ldrb	r3, [r7, #4]
 8002428:	3301      	adds	r3, #1
 800242a:	4a41      	ldr	r2, [pc, #260]	; (8002530 <Desire+0x180>)
 800242c:	4413      	add	r3, r2
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	2b00      	cmp	r3, #0
 8002436:	d06c      	beq.n	8002512 <Desire+0x162>
			buff[count]=(msg.buffer-'0');
 8002438:	793b      	ldrb	r3, [r7, #4]
 800243a:	3b30      	subs	r3, #48	; 0x30
 800243c:	b2d9      	uxtb	r1, r3
 800243e:	4b3a      	ldr	r3, [pc, #232]	; (8002528 <Desire+0x178>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	461a      	mov	r2, r3
 8002444:	b249      	sxtb	r1, r1
 8002446:	4b39      	ldr	r3, [pc, #228]	; (800252c <Desire+0x17c>)
 8002448:	5499      	strb	r1, [r3, r2]
			count++;
 800244a:	4b37      	ldr	r3, [pc, #220]	; (8002528 <Desire+0x178>)
 800244c:	781b      	ldrb	r3, [r3, #0]
 800244e:	3301      	adds	r3, #1
 8002450:	b2da      	uxtb	r2, r3
 8002452:	4b35      	ldr	r3, [pc, #212]	; (8002528 <Desire+0x178>)
 8002454:	701a      	strb	r2, [r3, #0]
		if((msg.buffer)=='-'){
 8002456:	e05c      	b.n	8002512 <Desire+0x162>
		}
	}
	else if((msg.buffer)==' '&& count!=0){
 8002458:	793b      	ldrb	r3, [r7, #4]
 800245a:	2b20      	cmp	r3, #32
 800245c:	d10b      	bne.n	8002476 <Desire+0xc6>
 800245e:	4b32      	ldr	r3, [pc, #200]	; (8002528 <Desire+0x178>)
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d007      	beq.n	8002476 <Desire+0xc6>
		Caculate_Desire(X_desire, idx, buff);
 8002466:	4b2e      	ldr	r3, [pc, #184]	; (8002520 <Desire+0x170>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	4a30      	ldr	r2, [pc, #192]	; (800252c <Desire+0x17c>)
 800246c:	4619      	mov	r1, r3
 800246e:	4831      	ldr	r0, [pc, #196]	; (8002534 <Desire+0x184>)
 8002470:	f7ff fda2 	bl	8001fb8 <Caculate_Desire>
 8002474:	e04e      	b.n	8002514 <Desire+0x164>
	}
	else if((msg.buffer)=='\n' && count!=0){
 8002476:	793b      	ldrb	r3, [r7, #4]
 8002478:	2b0a      	cmp	r3, #10
 800247a:	d14b      	bne.n	8002514 <Desire+0x164>
 800247c:	4b2a      	ldr	r3, [pc, #168]	; (8002528 <Desire+0x178>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d047      	beq.n	8002514 <Desire+0x164>
		Caculate_Desire(Y_desire, idx, buff);
 8002484:	4b26      	ldr	r3, [pc, #152]	; (8002520 <Desire+0x170>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	4a28      	ldr	r2, [pc, #160]	; (800252c <Desire+0x17c>)
 800248a:	4619      	mov	r1, r3
 800248c:	482a      	ldr	r0, [pc, #168]	; (8002538 <Desire+0x188>)
 800248e:	f7ff fd93 	bl	8001fb8 <Caculate_Desire>

		if(X_desire[idx]!=X_desire[idx-1] && Y_desire[idx]!=Y_desire[idx-1]){
 8002492:	4b23      	ldr	r3, [pc, #140]	; (8002520 <Desire+0x170>)
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	461a      	mov	r2, r3
 8002498:	4b26      	ldr	r3, [pc, #152]	; (8002534 <Desire+0x184>)
 800249a:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 800249e:	4b20      	ldr	r3, [pc, #128]	; (8002520 <Desire+0x170>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	3b01      	subs	r3, #1
 80024a4:	4923      	ldr	r1, [pc, #140]	; (8002534 <Desire+0x184>)
 80024a6:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d015      	beq.n	80024da <Desire+0x12a>
 80024ae:	4b1c      	ldr	r3, [pc, #112]	; (8002520 <Desire+0x170>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	4b20      	ldr	r3, [pc, #128]	; (8002538 <Desire+0x188>)
 80024b6:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 80024ba:	4b19      	ldr	r3, [pc, #100]	; (8002520 <Desire+0x170>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	3b01      	subs	r3, #1
 80024c0:	491d      	ldr	r1, [pc, #116]	; (8002538 <Desire+0x188>)
 80024c2:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80024c6:	429a      	cmp	r2, r3
 80024c8:	d007      	beq.n	80024da <Desire+0x12a>
			HAL_UART_Transmit(&huart3, (uint8_t*)&errorValue, sizeof(errorValue)-1,delay_trans);
 80024ca:	f04f 33ff 	mov.w	r3, #4294967295
 80024ce:	220d      	movs	r2, #13
 80024d0:	491a      	ldr	r1, [pc, #104]	; (800253c <Desire+0x18c>)
 80024d2:	481b      	ldr	r0, [pc, #108]	; (8002540 <Desire+0x190>)
 80024d4:	f004 fcc6 	bl	8006e64 <HAL_UART_Transmit>
			return;
 80024d8:	e01c      	b.n	8002514 <Desire+0x164>
		}
		Trans(X_desire[idx], Y_desire[idx]);
 80024da:	4b11      	ldr	r3, [pc, #68]	; (8002520 <Desire+0x170>)
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	461a      	mov	r2, r3
 80024e0:	4b14      	ldr	r3, [pc, #80]	; (8002534 <Desire+0x184>)
 80024e2:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80024e6:	4a0e      	ldr	r2, [pc, #56]	; (8002520 <Desire+0x170>)
 80024e8:	7812      	ldrb	r2, [r2, #0]
 80024ea:	4611      	mov	r1, r2
 80024ec:	4a12      	ldr	r2, [pc, #72]	; (8002538 <Desire+0x188>)
 80024ee:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 80024f2:	4611      	mov	r1, r2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f7ff fb15 	bl	8001b24 <Trans>
		memset(buff,0,sizeof(buff));
 80024fa:	2232      	movs	r2, #50	; 0x32
 80024fc:	2100      	movs	r1, #0
 80024fe:	480b      	ldr	r0, [pc, #44]	; (800252c <Desire+0x17c>)
 8002500:	f009 fe07 	bl	800c112 <memset>
		if(idx==N-1) idx=1;
		else idx++;
 8002504:	4b06      	ldr	r3, [pc, #24]	; (8002520 <Desire+0x170>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	3301      	adds	r3, #1
 800250a:	b2da      	uxtb	r2, r3
 800250c:	4b04      	ldr	r3, [pc, #16]	; (8002520 <Desire+0x170>)
 800250e:	701a      	strb	r2, [r3, #0]
 8002510:	e000      	b.n	8002514 <Desire+0x164>
		if((msg.buffer)=='-'){
 8002512:	bf00      	nop
	}
}
 8002514:	3708      	adds	r7, #8
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	20000d93 	.word	0x20000d93
 8002520:	200000a8 	.word	0x200000a8
 8002524:	20000d98 	.word	0x20000d98
 8002528:	200005b8 	.word	0x200005b8
 800252c:	20000f8c 	.word	0x20000f8c
 8002530:	08010f80 	.word	0x08010f80
 8002534:	200005bc 	.word	0x200005bc
 8002538:	200009a4 	.word	0x200009a4
 800253c:	20000090 	.word	0x20000090
 8002540:	2000050c 	.word	0x2000050c

08002544 <StartAxisXYDesire>:

/* USER CODE END Header_StartAxisXYDesire */
void StartAxisXYDesire(void *argument)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAxisXYDesire */
	uint32_t count;
	msgQueueObj_t msg;
	osStatus_t status=osError;
 800254c:	f04f 33ff 	mov.w	r3, #4294967295
 8002550:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	count = osMessageQueueGetCount(AxisDesireQueueHandle);
 8002552:	4b79      	ldr	r3, [pc, #484]	; (8002738 <StartAxisXYDesire+0x1f4>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4618      	mov	r0, r3
 8002558:	f005 ff38 	bl	80083cc <osMessageQueueGetCount>
 800255c:	6138      	str	r0, [r7, #16]
	if(count >0 ) status = osMessageQueueGet(AxisDesireQueueHandle, &msg.buffer, NULL, delay_trans);   // wait for message
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d00a      	beq.n	800257a <StartAxisXYDesire+0x36>
 8002564:	4b74      	ldr	r3, [pc, #464]	; (8002738 <StartAxisXYDesire+0x1f4>)
 8002566:	6818      	ldr	r0, [r3, #0]
 8002568:	f107 010c 	add.w	r1, r7, #12
 800256c:	f04f 33ff 	mov.w	r3, #4294967295
 8002570:	2200      	movs	r2, #0
 8002572:	f005 fecd 	bl	8008310 <osMessageQueueGet>
 8002576:	6178      	str	r0, [r7, #20]
 8002578:	e001      	b.n	800257e <StartAxisXYDesire+0x3a>
	else 	msg.buffer='\0';
 800257a:	2300      	movs	r3, #0
 800257c:	733b      	strb	r3, [r7, #12]
	if (status == osOK) {
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	2b00      	cmp	r3, #0
 8002582:	f040 8083 	bne.w	800268c <StartAxisXYDesire+0x148>
		if(isalpha((int)msg.buffer)){
 8002586:	7b3b      	ldrb	r3, [r7, #12]
 8002588:	3301      	adds	r3, #1
 800258a:	4a6c      	ldr	r2, [pc, #432]	; (800273c <StartAxisXYDesire+0x1f8>)
 800258c:	4413      	add	r3, r2
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	f003 0303 	and.w	r3, r3, #3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d079      	beq.n	800268c <StartAxisXYDesire+0x148>
			if(msg.buffer=='f'){
 8002598:	7b3b      	ldrb	r3, [r7, #12]
 800259a:	2b66      	cmp	r3, #102	; 0x66
 800259c:	d109      	bne.n	80025b2 <StartAxisXYDesire+0x6e>
				HAL_UART_Transmit(&huart3, (uint8_t*)&Set_Default, sizeof(Set_Default)-1,delay_trans);
 800259e:	f04f 33ff 	mov.w	r3, #4294967295
 80025a2:	2217      	movs	r2, #23
 80025a4:	4966      	ldr	r1, [pc, #408]	; (8002740 <StartAxisXYDesire+0x1fc>)
 80025a6:	4867      	ldr	r0, [pc, #412]	; (8002744 <StartAxisXYDesire+0x200>)
 80025a8:	f004 fc5c 	bl	8006e64 <HAL_UART_Transmit>
				State=FIRST;
 80025ac:	4b66      	ldr	r3, [pc, #408]	; (8002748 <StartAxisXYDesire+0x204>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]
			}
			if(msg.buffer=='d'){
 80025b2:	7b3b      	ldrb	r3, [r7, #12]
 80025b4:	2b64      	cmp	r3, #100	; 0x64
 80025b6:	d10a      	bne.n	80025ce <StartAxisXYDesire+0x8a>
				HAL_UART_Transmit(&huart3, (uint8_t*)&Desired, sizeof(Desired)-1,delay_trans);
 80025b8:	f04f 33ff 	mov.w	r3, #4294967295
 80025bc:	2219      	movs	r2, #25
 80025be:	4963      	ldr	r1, [pc, #396]	; (800274c <StartAxisXYDesire+0x208>)
 80025c0:	4860      	ldr	r0, [pc, #384]	; (8002744 <StartAxisXYDesire+0x200>)
 80025c2:	f004 fc4f 	bl	8006e64 <HAL_UART_Transmit>
				State=DESIRE;
 80025c6:	4b60      	ldr	r3, [pc, #384]	; (8002748 <StartAxisXYDesire+0x204>)
 80025c8:	2201      	movs	r2, #1
 80025ca:	701a      	strb	r2, [r3, #0]
 80025cc:	e05e      	b.n	800268c <StartAxisXYDesire+0x148>
			}
			else if(msg.buffer=='r'){
 80025ce:	7b3b      	ldrb	r3, [r7, #12]
 80025d0:	2b72      	cmp	r3, #114	; 0x72
 80025d2:	d128      	bne.n	8002626 <StartAxisXYDesire+0xe2>
				if(!repeat)HAL_UART_Transmit(&huart3, (uint8_t*)&Repeated, sizeof(Repeated)-1,delay_trans);
 80025d4:	4b5e      	ldr	r3, [pc, #376]	; (8002750 <StartAxisXYDesire+0x20c>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	f083 0301 	eor.w	r3, r3, #1
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d006      	beq.n	80025f0 <StartAxisXYDesire+0xac>
 80025e2:	f04f 33ff 	mov.w	r3, #4294967295
 80025e6:	2219      	movs	r2, #25
 80025e8:	495a      	ldr	r1, [pc, #360]	; (8002754 <StartAxisXYDesire+0x210>)
 80025ea:	4856      	ldr	r0, [pc, #344]	; (8002744 <StartAxisXYDesire+0x200>)
 80025ec:	f004 fc3a 	bl	8006e64 <HAL_UART_Transmit>
				if(repeat) HAL_UART_Transmit(&huart3, (uint8_t*)&NotRepeated, sizeof(NotRepeated)-1,delay_trans);
 80025f0:	4b57      	ldr	r3, [pc, #348]	; (8002750 <StartAxisXYDesire+0x20c>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d006      	beq.n	8002606 <StartAxisXYDesire+0xc2>
 80025f8:	f04f 33ff 	mov.w	r3, #4294967295
 80025fc:	221d      	movs	r2, #29
 80025fe:	4956      	ldr	r1, [pc, #344]	; (8002758 <StartAxisXYDesire+0x214>)
 8002600:	4850      	ldr	r0, [pc, #320]	; (8002744 <StartAxisXYDesire+0x200>)
 8002602:	f004 fc2f 	bl	8006e64 <HAL_UART_Transmit>
				repeat=!repeat;
 8002606:	4b52      	ldr	r3, [pc, #328]	; (8002750 <StartAxisXYDesire+0x20c>)
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2b00      	cmp	r3, #0
 800260c:	bf14      	ite	ne
 800260e:	2301      	movne	r3, #1
 8002610:	2300      	moveq	r3, #0
 8002612:	b2db      	uxtb	r3, r3
 8002614:	f083 0301 	eor.w	r3, r3, #1
 8002618:	b2db      	uxtb	r3, r3
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	b2da      	uxtb	r2, r3
 8002620:	4b4b      	ldr	r3, [pc, #300]	; (8002750 <StartAxisXYDesire+0x20c>)
 8002622:	701a      	strb	r2, [r3, #0]
 8002624:	e032      	b.n	800268c <StartAxisXYDesire+0x148>
			}
			else if(msg.buffer=='g'){
 8002626:	7b3b      	ldrb	r3, [r7, #12]
 8002628:	2b67      	cmp	r3, #103	; 0x67
 800262a:	d10a      	bne.n	8002642 <StartAxisXYDesire+0xfe>
				HAL_UART_Transmit(&huart3, (uint8_t*)&Go, sizeof(Go)-1,delay_trans);
 800262c:	f04f 33ff 	mov.w	r3, #4294967295
 8002630:	2207      	movs	r2, #7
 8002632:	494a      	ldr	r1, [pc, #296]	; (800275c <StartAxisXYDesire+0x218>)
 8002634:	4843      	ldr	r0, [pc, #268]	; (8002744 <StartAxisXYDesire+0x200>)
 8002636:	f004 fc15 	bl	8006e64 <HAL_UART_Transmit>
				State=GO;
 800263a:	4b43      	ldr	r3, [pc, #268]	; (8002748 <StartAxisXYDesire+0x204>)
 800263c:	2203      	movs	r2, #3
 800263e:	701a      	strb	r2, [r3, #0]
 8002640:	e024      	b.n	800268c <StartAxisXYDesire+0x148>
			}
			else if(msg.buffer=='s'){
 8002642:	7b3b      	ldrb	r3, [r7, #12]
 8002644:	2b73      	cmp	r3, #115	; 0x73
 8002646:	d10d      	bne.n	8002664 <StartAxisXYDesire+0x120>
				HAL_UART_Transmit(&huart3, (uint8_t*)&Restart, sizeof(Restart)-1,delay_trans);
 8002648:	f04f 33ff 	mov.w	r3, #4294967295
 800264c:	2209      	movs	r2, #9
 800264e:	4944      	ldr	r1, [pc, #272]	; (8002760 <StartAxisXYDesire+0x21c>)
 8002650:	483c      	ldr	r0, [pc, #240]	; (8002744 <StartAxisXYDesire+0x200>)
 8002652:	f004 fc07 	bl	8006e64 <HAL_UART_Transmit>
				restart=true;
 8002656:	4b43      	ldr	r3, [pc, #268]	; (8002764 <StartAxisXYDesire+0x220>)
 8002658:	2201      	movs	r2, #1
 800265a:	701a      	strb	r2, [r3, #0]
				State=RESTART;
 800265c:	4b3a      	ldr	r3, [pc, #232]	; (8002748 <StartAxisXYDesire+0x204>)
 800265e:	2205      	movs	r2, #5
 8002660:	701a      	strb	r2, [r3, #0]
 8002662:	e013      	b.n	800268c <StartAxisXYDesire+0x148>
			}
			else if(msg.buffer=='p'){
 8002664:	7b3b      	ldrb	r3, [r7, #12]
 8002666:	2b70      	cmp	r3, #112	; 0x70
 8002668:	d110      	bne.n	800268c <StartAxisXYDesire+0x148>
				HAL_UART_Transmit(&huart3, (uint8_t*)&Pause, sizeof(Pause)-1,delay_trans);
 800266a:	f04f 33ff 	mov.w	r3, #4294967295
 800266e:	2207      	movs	r2, #7
 8002670:	493d      	ldr	r1, [pc, #244]	; (8002768 <StartAxisXYDesire+0x224>)
 8002672:	4834      	ldr	r0, [pc, #208]	; (8002744 <StartAxisXYDesire+0x200>)
 8002674:	f004 fbf6 	bl	8006e64 <HAL_UART_Transmit>
				if(State==GO) State=PAUSE;
 8002678:	4b33      	ldr	r3, [pc, #204]	; (8002748 <StartAxisXYDesire+0x204>)
 800267a:	781b      	ldrb	r3, [r3, #0]
 800267c:	2b03      	cmp	r3, #3
 800267e:	d102      	bne.n	8002686 <StartAxisXYDesire+0x142>
 8002680:	4b31      	ldr	r3, [pc, #196]	; (8002748 <StartAxisXYDesire+0x204>)
 8002682:	2204      	movs	r2, #4
 8002684:	701a      	strb	r2, [r3, #0]
				pause=true;
 8002686:	4b39      	ldr	r3, [pc, #228]	; (800276c <StartAxisXYDesire+0x228>)
 8002688:	2201      	movs	r2, #1
 800268a:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	switch(State){
 800268c:	4b2e      	ldr	r3, [pc, #184]	; (8002748 <StartAxisXYDesire+0x204>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b05      	cmp	r3, #5
 8002692:	d84d      	bhi.n	8002730 <StartAxisXYDesire+0x1ec>
 8002694:	a201      	add	r2, pc, #4	; (adr r2, 800269c <StartAxisXYDesire+0x158>)
 8002696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800269a:	bf00      	nop
 800269c:	080026b5 	.word	0x080026b5
 80026a0:	080026c1 	.word	0x080026c1
 80026a4:	080026c9 	.word	0x080026c9
 80026a8:	080026d7 	.word	0x080026d7
 80026ac:	08002731 	.word	0x08002731
 80026b0:	080026eb 	.word	0x080026eb
	case FIRST:
		SetDefault(msg, X_real, Y_real);
 80026b4:	4a2e      	ldr	r2, [pc, #184]	; (8002770 <StartAxisXYDesire+0x22c>)
 80026b6:	492f      	ldr	r1, [pc, #188]	; (8002774 <StartAxisXYDesire+0x230>)
 80026b8:	68f8      	ldr	r0, [r7, #12]
 80026ba:	f7ff fe01 	bl	80022c0 <SetDefault>
		break;
 80026be:	e037      	b.n	8002730 <StartAxisXYDesire+0x1ec>
	case DESIRE:
		Desire(msg);
 80026c0:	68f8      	ldr	r0, [r7, #12]
 80026c2:	f7ff fe75 	bl	80023b0 <Desire>
		break;
 80026c6:	e033      	b.n	8002730 <StartAxisXYDesire+0x1ec>
	case REPEAT:
		idx_real=0;
 80026c8:	4b2b      	ldr	r3, [pc, #172]	; (8002778 <StartAxisXYDesire+0x234>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	701a      	strb	r2, [r3, #0]
		State=GO;
 80026ce:	4b1e      	ldr	r3, [pc, #120]	; (8002748 <StartAxisXYDesire+0x204>)
 80026d0:	2203      	movs	r2, #3
 80026d2:	701a      	strb	r2, [r3, #0]
		break;
 80026d4:	e02c      	b.n	8002730 <StartAxisXYDesire+0x1ec>
	case GO:
		pause = false;
 80026d6:	4b25      	ldr	r3, [pc, #148]	; (800276c <StartAxisXYDesire+0x228>)
 80026d8:	2200      	movs	r2, #0
 80026da:	701a      	strb	r2, [r3, #0]
		if(runDone){
 80026dc:	4b27      	ldr	r3, [pc, #156]	; (800277c <StartAxisXYDesire+0x238>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d024      	beq.n	800272e <StartAxisXYDesire+0x1ea>
			Begin();
 80026e4:	f7ff fcc8 	bl	8002078 <Begin>
		}
		break;
 80026e8:	e021      	b.n	800272e <StartAxisXYDesire+0x1ea>
	case PAUSE:
		break;
	case RESTART:
		memset(X_desire,0,sizeof(X_desire));
 80026ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80026ee:	2100      	movs	r1, #0
 80026f0:	4823      	ldr	r0, [pc, #140]	; (8002780 <StartAxisXYDesire+0x23c>)
 80026f2:	f009 fd0e 	bl	800c112 <memset>
		memset(Y_desire,0,sizeof(Y_desire));
 80026f6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80026fa:	2100      	movs	r1, #0
 80026fc:	4821      	ldr	r0, [pc, #132]	; (8002784 <StartAxisXYDesire+0x240>)
 80026fe:	f009 fd08 	bl	800c112 <memset>
		memset(X_pause,0,sizeof(X_pause));
 8002702:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002706:	2100      	movs	r1, #0
 8002708:	481f      	ldr	r0, [pc, #124]	; (8002788 <StartAxisXYDesire+0x244>)
 800270a:	f009 fd02 	bl	800c112 <memset>

		X_real[0]=0;
 800270e:	4b19      	ldr	r3, [pc, #100]	; (8002774 <StartAxisXYDesire+0x230>)
 8002710:	2200      	movs	r2, #0
 8002712:	801a      	strh	r2, [r3, #0]
		Y_real[0]=0;
 8002714:	4b16      	ldr	r3, [pc, #88]	; (8002770 <StartAxisXYDesire+0x22c>)
 8002716:	2200      	movs	r2, #0
 8002718:	801a      	strh	r2, [r3, #0]

		idx=1; idx_real=0;
 800271a:	4b1c      	ldr	r3, [pc, #112]	; (800278c <StartAxisXYDesire+0x248>)
 800271c:	2201      	movs	r2, #1
 800271e:	701a      	strb	r2, [r3, #0]
 8002720:	4b15      	ldr	r3, [pc, #84]	; (8002778 <StartAxisXYDesire+0x234>)
 8002722:	2200      	movs	r2, #0
 8002724:	701a      	strb	r2, [r3, #0]
		repeat=false;
 8002726:	4b0a      	ldr	r3, [pc, #40]	; (8002750 <StartAxisXYDesire+0x20c>)
 8002728:	2200      	movs	r2, #0
 800272a:	701a      	strb	r2, [r3, #0]
		break;
 800272c:	e000      	b.n	8002730 <StartAxisXYDesire+0x1ec>
		break;
 800272e:	bf00      	nop
	}
    osDelay(1);
 8002730:	2001      	movs	r0, #1
 8002732:	f005 fcff 	bl	8008134 <osDelay>
	count = osMessageQueueGetCount(AxisDesireQueueHandle);
 8002736:	e70c      	b.n	8002552 <StartAxisXYDesire+0xe>
 8002738:	20000568 	.word	0x20000568
 800273c:	08010f80 	.word	0x08010f80
 8002740:	20000004 	.word	0x20000004
 8002744:	2000050c 	.word	0x2000050c
 8002748:	20000fc4 	.word	0x20000fc4
 800274c:	2000001c 	.word	0x2000001c
 8002750:	20000d92 	.word	0x20000d92
 8002754:	20000038 	.word	0x20000038
 8002758:	20000054 	.word	0x20000054
 800275c:	20000074 	.word	0x20000074
 8002760:	2000007c 	.word	0x2000007c
 8002764:	20000d94 	.word	0x20000d94
 8002768:	20000088 	.word	0x20000088
 800276c:	20000d93 	.word	0x20000d93
 8002770:	20000d90 	.word	0x20000d90
 8002774:	20000d8c 	.word	0x20000d8c
 8002778:	20000fbe 	.word	0x20000fbe
 800277c:	200000a7 	.word	0x200000a7
 8002780:	200005bc 	.word	0x200005bc
 8002784:	200009a4 	.word	0x200009a4
 8002788:	20000d98 	.word	0x20000d98
 800278c:	200000a8 	.word	0x200000a8

08002790 <Caculate_Run>:
* @retval None
*/
static uint32_t updateTimeToRun=0;
static uint8_t flag_dr=donot;

void Caculate_Run(uint32_t timeToRun, uint16_t angle){
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	460b      	mov	r3, r1
 800279a:	807b      	strh	r3, [r7, #2]
	if(restart){
 800279c:	4b26      	ldr	r3, [pc, #152]	; (8002838 <Caculate_Run+0xa8>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00b      	beq.n	80027bc <Caculate_Run+0x2c>
		Robot_Move(0, 0, 0);
 80027a4:	ed9f 2b1e 	vldr	d2, [pc, #120]	; 8002820 <Caculate_Run+0x90>
 80027a8:	ed9f 1b1d 	vldr	d1, [pc, #116]	; 8002820 <Caculate_Run+0x90>
 80027ac:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8002820 <Caculate_Run+0x90>
 80027b0:	f000 fa02 	bl	8002bb8 <Robot_Move>
		Run=NO;
 80027b4:	4b21      	ldr	r3, [pc, #132]	; (800283c <Caculate_Run+0xac>)
 80027b6:	2204      	movs	r2, #4
 80027b8:	701a      	strb	r2, [r3, #0]
		return;
 80027ba:	e02c      	b.n	8002816 <Caculate_Run+0x86>
	}
	if(pause){
 80027bc:	4b20      	ldr	r3, [pc, #128]	; (8002840 <Caculate_Run+0xb0>)
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d008      	beq.n	80027d6 <Caculate_Run+0x46>
		Robot_Move(0, 0, 0);
 80027c4:	ed9f 2b16 	vldr	d2, [pc, #88]	; 8002820 <Caculate_Run+0x90>
 80027c8:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002820 <Caculate_Run+0x90>
 80027cc:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8002820 <Caculate_Run+0x90>
 80027d0:	f000 f9f2 	bl	8002bb8 <Robot_Move>
		return;
 80027d4:	e01f      	b.n	8002816 <Caculate_Run+0x86>
	}
	if(flag_dr==right || flag_dr==left){
 80027d6:	4b1b      	ldr	r3, [pc, #108]	; (8002844 <Caculate_Run+0xb4>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d01a      	beq.n	8002814 <Caculate_Run+0x84>
 80027de:	4b19      	ldr	r3, [pc, #100]	; (8002844 <Caculate_Run+0xb4>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d016      	beq.n	8002814 <Caculate_Run+0x84>
		return;
	}
	if(updateTimeToRun<=timeToRun ){
 80027e6:	4b18      	ldr	r3, [pc, #96]	; (8002848 <Caculate_Run+0xb8>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d30d      	bcc.n	800280c <Caculate_Run+0x7c>
		Robot_Move(0.2, 60, 0);
 80027f0:	ed9f 2b0b 	vldr	d2, [pc, #44]	; 8002820 <Caculate_Run+0x90>
 80027f4:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 8002828 <Caculate_Run+0x98>
 80027f8:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8002830 <Caculate_Run+0xa0>
 80027fc:	f000 f9dc 	bl	8002bb8 <Robot_Move>
		updateTimeToRun+=ticktak;
 8002800:	4b11      	ldr	r3, [pc, #68]	; (8002848 <Caculate_Run+0xb8>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	330a      	adds	r3, #10
 8002806:	4a10      	ldr	r2, [pc, #64]	; (8002848 <Caculate_Run+0xb8>)
 8002808:	6013      	str	r3, [r2, #0]
 800280a:	e004      	b.n	8002816 <Caculate_Run+0x86>
	}
	else{
		Run=NO;
 800280c:	4b0b      	ldr	r3, [pc, #44]	; (800283c <Caculate_Run+0xac>)
 800280e:	2204      	movs	r2, #4
 8002810:	701a      	strb	r2, [r3, #0]
 8002812:	e000      	b.n	8002816 <Caculate_Run+0x86>
		return;
 8002814:	bf00      	nop
	}

}
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	f3af 8000 	nop.w
	...
 800282c:	404e0000 	.word	0x404e0000
 8002830:	9999999a 	.word	0x9999999a
 8002834:	3fc99999 	.word	0x3fc99999
 8002838:	20000d94 	.word	0x20000d94
 800283c:	200000a9 	.word	0x200000a9
 8002840:	20000d93 	.word	0x20000d93
 8002844:	200000aa 	.word	0x200000aa
 8002848:	20000fc8 	.word	0x20000fc8

0800284c <StartAutoRun>:
/* USER CODE END Header_StartAutoRun */
void StartAutoRun(void *argument)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAutoRun */
  /* Infinite loop */
  for(;;)
  {
	switch(Run){
 8002854:	4b1d      	ldr	r3, [pc, #116]	; (80028cc <StartAutoRun+0x80>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b04      	cmp	r3, #4
 800285a:	d833      	bhi.n	80028c4 <StartAutoRun+0x78>
 800285c:	a201      	add	r2, pc, #4	; (adr r2, 8002864 <StartAutoRun+0x18>)
 800285e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002862:	bf00      	nop
 8002864:	08002879 	.word	0x08002879
 8002868:	08002887 	.word	0x08002887
 800286c:	080028a3 	.word	0x080028a3
 8002870:	08002895 	.word	0x08002895
 8002874:	080028b1 	.word	0x080028b1
	case FORWARD:
		Caculate_Run(timeToRun, Angle_FORWARD);
 8002878:	4b15      	ldr	r3, [pc, #84]	; (80028d0 <StartAutoRun+0x84>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	213c      	movs	r1, #60	; 0x3c
 800287e:	4618      	mov	r0, r3
 8002880:	f7ff ff86 	bl	8002790 <Caculate_Run>
		break;
 8002884:	e01e      	b.n	80028c4 <StartAutoRun+0x78>
	case BACKWARD:
		Caculate_Run(timeToRun, Angle_FORWARD);
 8002886:	4b12      	ldr	r3, [pc, #72]	; (80028d0 <StartAutoRun+0x84>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	213c      	movs	r1, #60	; 0x3c
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff ff7f 	bl	8002790 <Caculate_Run>
		break;
 8002892:	e017      	b.n	80028c4 <StartAutoRun+0x78>
	case RIGHT:
		Caculate_Run(timeToRun, Angle_FORWARD);
 8002894:	4b0e      	ldr	r3, [pc, #56]	; (80028d0 <StartAutoRun+0x84>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	213c      	movs	r1, #60	; 0x3c
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff ff78 	bl	8002790 <Caculate_Run>
		break;
 80028a0:	e010      	b.n	80028c4 <StartAutoRun+0x78>
	case LEFT:
		Caculate_Run(timeToRun, Angle_FORWARD);
 80028a2:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <StartAutoRun+0x84>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	213c      	movs	r1, #60	; 0x3c
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff ff71 	bl	8002790 <Caculate_Run>
		break;
 80028ae:	e009      	b.n	80028c4 <StartAutoRun+0x78>
	case NO:
		runDone=true;
 80028b0:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <StartAutoRun+0x88>)
 80028b2:	2201      	movs	r2, #1
 80028b4:	701a      	strb	r2, [r3, #0]
		updateTimeToRun=0;
 80028b6:	4b08      	ldr	r3, [pc, #32]	; (80028d8 <StartAutoRun+0x8c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
		restart=false;
 80028bc:	4b07      	ldr	r3, [pc, #28]	; (80028dc <StartAutoRun+0x90>)
 80028be:	2200      	movs	r2, #0
 80028c0:	701a      	strb	r2, [r3, #0]
		break;
 80028c2:	bf00      	nop
	}
	osDelay(ticktak);
 80028c4:	200a      	movs	r0, #10
 80028c6:	f005 fc35 	bl	8008134 <osDelay>
	switch(Run){
 80028ca:	e7c3      	b.n	8002854 <StartAutoRun+0x8>
 80028cc:	200000a9 	.word	0x200000a9
 80028d0:	20000fc0 	.word	0x20000fc0
 80028d4:	200000a7 	.word	0x200000a7
 80028d8:	20000fc8 	.word	0x20000fc8
 80028dc:	20000d94 	.word	0x20000d94

080028e0 <StartTaskWit>:
* @retval None
*/
int16_t angle_desire=0;
/* USER CODE END Header_StartTaskWit */
void StartTaskWit(void *argument)
{
 80028e0:	b5b0      	push	{r4, r5, r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskWit */
  /* Infinite loop */
  for(;;)
  {
	switch(Run){
 80028e8:	4b7b      	ldr	r3, [pc, #492]	; (8002ad8 <StartTaskWit+0x1f8>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b04      	cmp	r3, #4
 80028ee:	d81f      	bhi.n	8002930 <StartTaskWit+0x50>
 80028f0:	a201      	add	r2, pc, #4	; (adr r2, 80028f8 <StartTaskWit+0x18>)
 80028f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028f6:	bf00      	nop
 80028f8:	0800290d 	.word	0x0800290d
 80028fc:	08002915 	.word	0x08002915
 8002900:	08002929 	.word	0x08002929
 8002904:	0800291f 	.word	0x0800291f
 8002908:	08002931 	.word	0x08002931
	case FORWARD:
		angle_desire=0;
 800290c:	4b73      	ldr	r3, [pc, #460]	; (8002adc <StartTaskWit+0x1fc>)
 800290e:	2200      	movs	r2, #0
 8002910:	801a      	strh	r2, [r3, #0]
		break;
 8002912:	e00d      	b.n	8002930 <StartTaskWit+0x50>
	case BACKWARD:
		angle_desire=-179;
 8002914:	4b71      	ldr	r3, [pc, #452]	; (8002adc <StartTaskWit+0x1fc>)
 8002916:	f64f 724d 	movw	r2, #65357	; 0xff4d
 800291a:	801a      	strh	r2, [r3, #0]
		break;
 800291c:	e008      	b.n	8002930 <StartTaskWit+0x50>
	case RIGHT:
		angle_desire=-90;
 800291e:	4b6f      	ldr	r3, [pc, #444]	; (8002adc <StartTaskWit+0x1fc>)
 8002920:	f64f 72a6 	movw	r2, #65446	; 0xffa6
 8002924:	801a      	strh	r2, [r3, #0]
		break;
 8002926:	e003      	b.n	8002930 <StartTaskWit+0x50>
	case LEFT:
		angle_desire=90;
 8002928:	4b6c      	ldr	r3, [pc, #432]	; (8002adc <StartTaskWit+0x1fc>)
 800292a:	225a      	movs	r2, #90	; 0x5a
 800292c:	801a      	strh	r2, [r3, #0]
		break;
 800292e:	bf00      	nop
	case NO:
		break;
	}
//	UARTprintf("angle z: %d \r\n",angle_real.z);
	int16_t diff=fabs(angle_desire - angle_real.z);
 8002930:	4b6a      	ldr	r3, [pc, #424]	; (8002adc <StartTaskWit+0x1fc>)
 8002932:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002936:	461a      	mov	r2, r3
 8002938:	4b69      	ldr	r3, [pc, #420]	; (8002ae0 <StartTaskWit+0x200>)
 800293a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	4618      	mov	r0, r3
 8002942:	f7fd fdef 	bl	8000524 <__aeabi_i2d>
 8002946:	4602      	mov	r2, r0
 8002948:	460b      	mov	r3, r1
 800294a:	4614      	mov	r4, r2
 800294c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002950:	4620      	mov	r0, r4
 8002952:	4629      	mov	r1, r5
 8002954:	f7fe f900 	bl	8000b58 <__aeabi_d2iz>
 8002958:	4603      	mov	r3, r0
 800295a:	81fb      	strh	r3, [r7, #14]
	if(pause==true || runDone == true){
 800295c:	4b61      	ldr	r3, [pc, #388]	; (8002ae4 <StartTaskWit+0x204>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d103      	bne.n	800296c <StartTaskWit+0x8c>
 8002964:	4b60      	ldr	r3, [pc, #384]	; (8002ae8 <StartTaskWit+0x208>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d003      	beq.n	8002974 <StartTaskWit+0x94>
		flag_dr=no;
 800296c:	4b5f      	ldr	r3, [pc, #380]	; (8002aec <StartTaskWit+0x20c>)
 800296e:	2203      	movs	r2, #3
 8002970:	701a      	strb	r2, [r3, #0]
 8002972:	e042      	b.n	80029fa <StartTaskWit+0x11a>
	}
	else if(angle_real.z >= angle_desire-tolerance && angle_real.z <= angle_desire+tolerance){
 8002974:	4b5a      	ldr	r3, [pc, #360]	; (8002ae0 <StartTaskWit+0x200>)
 8002976:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800297a:	461a      	mov	r2, r3
 800297c:	4b57      	ldr	r3, [pc, #348]	; (8002adc <StartTaskWit+0x1fc>)
 800297e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002982:	3b05      	subs	r3, #5
 8002984:	429a      	cmp	r2, r3
 8002986:	db0d      	blt.n	80029a4 <StartTaskWit+0xc4>
 8002988:	4b55      	ldr	r3, [pc, #340]	; (8002ae0 <StartTaskWit+0x200>)
 800298a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800298e:	461a      	mov	r2, r3
 8002990:	4b52      	ldr	r3, [pc, #328]	; (8002adc <StartTaskWit+0x1fc>)
 8002992:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002996:	3305      	adds	r3, #5
 8002998:	429a      	cmp	r2, r3
 800299a:	dc03      	bgt.n	80029a4 <StartTaskWit+0xc4>
		flag_dr=donot;
 800299c:	4b53      	ldr	r3, [pc, #332]	; (8002aec <StartTaskWit+0x20c>)
 800299e:	2202      	movs	r2, #2
 80029a0:	701a      	strb	r2, [r3, #0]
 80029a2:	e02a      	b.n	80029fa <StartTaskWit+0x11a>
	}
	else if(angle_real.z > angle_desire+tolerance ){
 80029a4:	4b4e      	ldr	r3, [pc, #312]	; (8002ae0 <StartTaskWit+0x200>)
 80029a6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80029aa:	461a      	mov	r2, r3
 80029ac:	4b4b      	ldr	r3, [pc, #300]	; (8002adc <StartTaskWit+0x1fc>)
 80029ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029b2:	3305      	adds	r3, #5
 80029b4:	429a      	cmp	r2, r3
 80029b6:	dd0b      	ble.n	80029d0 <StartTaskWit+0xf0>
		if(diff <= 180) flag_dr=right;
 80029b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029bc:	2bb4      	cmp	r3, #180	; 0xb4
 80029be:	dc03      	bgt.n	80029c8 <StartTaskWit+0xe8>
 80029c0:	4b4a      	ldr	r3, [pc, #296]	; (8002aec <StartTaskWit+0x20c>)
 80029c2:	2201      	movs	r2, #1
 80029c4:	701a      	strb	r2, [r3, #0]
 80029c6:	e018      	b.n	80029fa <StartTaskWit+0x11a>
		else flag_dr=left;
 80029c8:	4b48      	ldr	r3, [pc, #288]	; (8002aec <StartTaskWit+0x20c>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	701a      	strb	r2, [r3, #0]
 80029ce:	e014      	b.n	80029fa <StartTaskWit+0x11a>
	}
	else if(angle_real.z < angle_desire-tolerance){
 80029d0:	4b43      	ldr	r3, [pc, #268]	; (8002ae0 <StartTaskWit+0x200>)
 80029d2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80029d6:	461a      	mov	r2, r3
 80029d8:	4b40      	ldr	r3, [pc, #256]	; (8002adc <StartTaskWit+0x1fc>)
 80029da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029de:	3b05      	subs	r3, #5
 80029e0:	429a      	cmp	r2, r3
 80029e2:	da0a      	bge.n	80029fa <StartTaskWit+0x11a>
		if(diff <= 180) flag_dr=left;
 80029e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80029e8:	2bb4      	cmp	r3, #180	; 0xb4
 80029ea:	dc03      	bgt.n	80029f4 <StartTaskWit+0x114>
 80029ec:	4b3f      	ldr	r3, [pc, #252]	; (8002aec <StartTaskWit+0x20c>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	701a      	strb	r2, [r3, #0]
 80029f2:	e002      	b.n	80029fa <StartTaskWit+0x11a>
		else flag_dr=right;
 80029f4:	4b3d      	ldr	r3, [pc, #244]	; (8002aec <StartTaskWit+0x20c>)
 80029f6:	2201      	movs	r2, #1
 80029f8:	701a      	strb	r2, [r3, #0]
	}

	if (flag_dr==no){
 80029fa:	4b3c      	ldr	r3, [pc, #240]	; (8002aec <StartTaskWit+0x20c>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b03      	cmp	r3, #3
 8002a00:	d108      	bne.n	8002a14 <StartTaskWit+0x134>
		Robot_Move(0, 0, 0);
 8002a02:	ed9f 2b2b 	vldr	d2, [pc, #172]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a06:	ed9f 1b2a 	vldr	d1, [pc, #168]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a0a:	ed9f 0b29 	vldr	d0, [pc, #164]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a0e:	f000 f8d3 	bl	8002bb8 <Robot_Move>
 8002a12:	e046      	b.n	8002aa2 <StartTaskWit+0x1c2>
	}
	else if (flag_dr==donot){
 8002a14:	4b35      	ldr	r3, [pc, #212]	; (8002aec <StartTaskWit+0x20c>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d105      	bne.n	8002a28 <StartTaskWit+0x148>
		vTaskResume(AutoRunHandle);
 8002a1c:	4b34      	ldr	r3, [pc, #208]	; (8002af0 <StartTaskWit+0x210>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f006 fe41 	bl	80096a8 <vTaskResume>
 8002a26:	e03c      	b.n	8002aa2 <StartTaskWit+0x1c2>
	}
	else if(flag_dr==right){
 8002a28:	4b30      	ldr	r3, [pc, #192]	; (8002aec <StartTaskWit+0x20c>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d11a      	bne.n	8002a66 <StartTaskWit+0x186>
		vTaskSuspend(AutoRunHandle);
 8002a30:	4b2f      	ldr	r3, [pc, #188]	; (8002af0 <StartTaskWit+0x210>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f006 fd8f 	bl	8009558 <vTaskSuspend>
		if(diff>=40) Robot_Move(0, 0, -0.2);
 8002a3a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a3e:	2b27      	cmp	r3, #39	; 0x27
 8002a40:	dd08      	ble.n	8002a54 <StartTaskWit+0x174>
 8002a42:	ed9f 2b1d 	vldr	d2, [pc, #116]	; 8002ab8 <StartTaskWit+0x1d8>
 8002a46:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a4a:	ed9f 0b19 	vldr	d0, [pc, #100]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a4e:	f000 f8b3 	bl	8002bb8 <Robot_Move>
 8002a52:	e026      	b.n	8002aa2 <StartTaskWit+0x1c2>
		else Robot_Move(0, 0, -0.025);
 8002a54:	ed9f 2b1a 	vldr	d2, [pc, #104]	; 8002ac0 <StartTaskWit+0x1e0>
 8002a58:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a5c:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a60:	f000 f8aa 	bl	8002bb8 <Robot_Move>
 8002a64:	e01d      	b.n	8002aa2 <StartTaskWit+0x1c2>
	}
	else if(flag_dr==left){
 8002a66:	4b21      	ldr	r3, [pc, #132]	; (8002aec <StartTaskWit+0x20c>)
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d119      	bne.n	8002aa2 <StartTaskWit+0x1c2>
		vTaskSuspend(AutoRunHandle);
 8002a6e:	4b20      	ldr	r3, [pc, #128]	; (8002af0 <StartTaskWit+0x210>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f006 fd70 	bl	8009558 <vTaskSuspend>
		if(diff>=40) Robot_Move(0, 0, 0.2);
 8002a78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a7c:	2b27      	cmp	r3, #39	; 0x27
 8002a7e:	dd08      	ble.n	8002a92 <StartTaskWit+0x1b2>
 8002a80:	ed9f 2b11 	vldr	d2, [pc, #68]	; 8002ac8 <StartTaskWit+0x1e8>
 8002a84:	ed9f 1b0a 	vldr	d1, [pc, #40]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a88:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a8c:	f000 f894 	bl	8002bb8 <Robot_Move>
 8002a90:	e007      	b.n	8002aa2 <StartTaskWit+0x1c2>
		else Robot_Move(0, 0, 0.025);
 8002a92:	ed9f 2b0f 	vldr	d2, [pc, #60]	; 8002ad0 <StartTaskWit+0x1f0>
 8002a96:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a9a:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8002ab0 <StartTaskWit+0x1d0>
 8002a9e:	f000 f88b 	bl	8002bb8 <Robot_Move>
	}
	osDelay(50);
 8002aa2:	2032      	movs	r0, #50	; 0x32
 8002aa4:	f005 fb46 	bl	8008134 <osDelay>
  {
 8002aa8:	e71e      	b.n	80028e8 <StartTaskWit+0x8>
 8002aaa:	bf00      	nop
 8002aac:	f3af 8000 	nop.w
	...
 8002ab8:	9999999a 	.word	0x9999999a
 8002abc:	bfc99999 	.word	0xbfc99999
 8002ac0:	9999999a 	.word	0x9999999a
 8002ac4:	bf999999 	.word	0xbf999999
 8002ac8:	9999999a 	.word	0x9999999a
 8002acc:	3fc99999 	.word	0x3fc99999
 8002ad0:	9999999a 	.word	0x9999999a
 8002ad4:	3f999999 	.word	0x3f999999
 8002ad8:	200000a9 	.word	0x200000a9
 8002adc:	20000fcc 	.word	0x20000fcc
 8002ae0:	20001074 	.word	0x20001074
 8002ae4:	20000d93 	.word	0x20000d93
 8002ae8:	200000a7 	.word	0x200000a7
 8002aec:	200000aa 	.word	0x200000aa
 8002af0:	2000055c 	.word	0x2000055c

08002af4 <StartPID>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPID */
void StartPID(void *argument)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPID */
  /* Infinite loop */
  for(;;)
  {
//	  PID();
    osDelay(100);
 8002afc:	2064      	movs	r0, #100	; 0x64
 8002afe:	f005 fb19 	bl	8008134 <osDelay>
 8002b02:	e7fb      	b.n	8002afc <StartPID+0x8>

08002b04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a04      	ldr	r2, [pc, #16]	; (8002b24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d101      	bne.n	8002b1a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002b16:	f001 f985 	bl	8003e24 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40014400 	.word	0x40014400

08002b28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b2c:	b672      	cpsid	i
}
 8002b2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b30:	e7fe      	b.n	8002b30 <Error_Handler+0x8>
 8002b32:	0000      	movs	r0, r0
 8002b34:	0000      	movs	r0, r0
	...

08002b38 <rpm_to_duty>:

bool flag_rot_1=true, flag_rot_2=true, flag_rot_3=true;

double prev_duty_1=100, prev_duty_2=100, prev_duty_3=100;
double duty=100;
double rpm_to_duty(double rpm){
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	ed87 0b00 	vstr	d0, [r7]
	if((int32_t)rpm==0){
 8002b42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b46:	f7fe f807 	bl	8000b58 <__aeabi_d2iz>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d109      	bne.n	8002b64 <rpm_to_duty+0x2c>
		duty=100;
 8002b50:	4917      	ldr	r1, [pc, #92]	; (8002bb0 <rpm_to_duty+0x78>)
 8002b52:	f04f 0200 	mov.w	r2, #0
 8002b56:	4b17      	ldr	r3, [pc, #92]	; (8002bb4 <rpm_to_duty+0x7c>)
 8002b58:	e9c1 2300 	strd	r2, r3, [r1]
		return duty;
 8002b5c:	4b14      	ldr	r3, [pc, #80]	; (8002bb0 <rpm_to_duty+0x78>)
 8002b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b62:	e013      	b.n	8002b8c <rpm_to_duty+0x54>
	}
	double duty=(98.15-0.6*rpm);
 8002b64:	a30e      	add	r3, pc, #56	; (adr r3, 8002ba0 <rpm_to_duty+0x68>)
 8002b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002b6e:	f7fd fd43 	bl	80005f8 <__aeabi_dmul>
 8002b72:	4602      	mov	r2, r0
 8002b74:	460b      	mov	r3, r1
 8002b76:	a10c      	add	r1, pc, #48	; (adr r1, 8002ba8 <rpm_to_duty+0x70>)
 8002b78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002b7c:	f7fd fb84 	bl	8000288 <__aeabi_dsub>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return duty;
 8002b88:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8002b8c:	ec43 2b17 	vmov	d7, r2, r3
 8002b90:	eeb0 0a47 	vmov.f32	s0, s14
 8002b94:	eef0 0a67 	vmov.f32	s1, s15
 8002b98:	3710      	adds	r7, #16
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	33333333 	.word	0x33333333
 8002ba4:	3fe33333 	.word	0x3fe33333
 8002ba8:	9999999a 	.word	0x9999999a
 8002bac:	40588999 	.word	0x40588999
 8002bb0:	200000b0 	.word	0x200000b0
 8002bb4:	40590000 	.word	0x40590000

08002bb8 <Robot_Move>:
void Robot_Move(double Vd, double Theta, double Vtheta){
 8002bb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002bbc:	b092      	sub	sp, #72	; 0x48
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	ed87 0b06 	vstr	d0, [r7, #24]
 8002bc4:	ed87 1b04 	vstr	d1, [r7, #16]
 8002bc8:	ed87 2b02 	vstr	d2, [r7, #8]
	double V1_abs, V2_abs, V3_abs, Vmax, Temp;

	V2=Vd*(-0.87*cos(Theta*PI/180)-0.5f*sin(Theta*PI/180))+Vtheta;
 8002bcc:	a396      	add	r3, pc, #600	; (adr r3, 8002e28 <Robot_Move+0x270>)
 8002bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002bd6:	f7fd fd0f 	bl	80005f8 <__aeabi_dmul>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	460b      	mov	r3, r1
 8002bde:	4610      	mov	r0, r2
 8002be0:	4619      	mov	r1, r3
 8002be2:	f04f 0200 	mov.w	r2, #0
 8002be6:	4b94      	ldr	r3, [pc, #592]	; (8002e38 <Robot_Move+0x280>)
 8002be8:	f7fd fe30 	bl	800084c <__aeabi_ddiv>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	ec43 2b17 	vmov	d7, r2, r3
 8002bf4:	eeb0 0a47 	vmov.f32	s0, s14
 8002bf8:	eef0 0a67 	vmov.f32	s1, s15
 8002bfc:	f00d f864 	bl	800fcc8 <cos>
 8002c00:	ec51 0b10 	vmov	r0, r1, d0
 8002c04:	a386      	add	r3, pc, #536	; (adr r3, 8002e20 <Robot_Move+0x268>)
 8002c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c0a:	f7fd fcf5 	bl	80005f8 <__aeabi_dmul>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	460b      	mov	r3, r1
 8002c12:	e9c7 2300 	strd	r2, r3, [r7]
 8002c16:	a384      	add	r3, pc, #528	; (adr r3, 8002e28 <Robot_Move+0x270>)
 8002c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c1c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c20:	f7fd fcea 	bl	80005f8 <__aeabi_dmul>
 8002c24:	4602      	mov	r2, r0
 8002c26:	460b      	mov	r3, r1
 8002c28:	4610      	mov	r0, r2
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	f04f 0200 	mov.w	r2, #0
 8002c30:	4b81      	ldr	r3, [pc, #516]	; (8002e38 <Robot_Move+0x280>)
 8002c32:	f7fd fe0b 	bl	800084c <__aeabi_ddiv>
 8002c36:	4602      	mov	r2, r0
 8002c38:	460b      	mov	r3, r1
 8002c3a:	ec43 2b17 	vmov	d7, r2, r3
 8002c3e:	eeb0 0a47 	vmov.f32	s0, s14
 8002c42:	eef0 0a67 	vmov.f32	s1, s15
 8002c46:	f00d f89f 	bl	800fd88 <sin>
 8002c4a:	ec51 0b10 	vmov	r0, r1, d0
 8002c4e:	f04f 0200 	mov.w	r2, #0
 8002c52:	4b7a      	ldr	r3, [pc, #488]	; (8002e3c <Robot_Move+0x284>)
 8002c54:	f7fd fcd0 	bl	80005f8 <__aeabi_dmul>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002c60:	f7fd fb12 	bl	8000288 <__aeabi_dsub>
 8002c64:	4602      	mov	r2, r0
 8002c66:	460b      	mov	r3, r1
 8002c68:	4610      	mov	r0, r2
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c70:	f7fd fcc2 	bl	80005f8 <__aeabi_dmul>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4610      	mov	r0, r2
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c80:	f7fd fb04 	bl	800028c <__adddf3>
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	496d      	ldr	r1, [pc, #436]	; (8002e40 <Robot_Move+0x288>)
 8002c8a:	e9c1 2300 	strd	r2, r3, [r1]
	V3=Vd*(0.87*cos(Theta*PI/180)-0.5f*sin(Theta*PI/180))+Vtheta;
 8002c8e:	a366      	add	r3, pc, #408	; (adr r3, 8002e28 <Robot_Move+0x270>)
 8002c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c98:	f7fd fcae 	bl	80005f8 <__aeabi_dmul>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	f04f 0200 	mov.w	r2, #0
 8002ca8:	4b63      	ldr	r3, [pc, #396]	; (8002e38 <Robot_Move+0x280>)
 8002caa:	f7fd fdcf 	bl	800084c <__aeabi_ddiv>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	ec43 2b17 	vmov	d7, r2, r3
 8002cb6:	eeb0 0a47 	vmov.f32	s0, s14
 8002cba:	eef0 0a67 	vmov.f32	s1, s15
 8002cbe:	f00d f803 	bl	800fcc8 <cos>
 8002cc2:	ec51 0b10 	vmov	r0, r1, d0
 8002cc6:	a35a      	add	r3, pc, #360	; (adr r3, 8002e30 <Robot_Move+0x278>)
 8002cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ccc:	f7fd fc94 	bl	80005f8 <__aeabi_dmul>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	e9c7 2300 	strd	r2, r3, [r7]
 8002cd8:	a353      	add	r3, pc, #332	; (adr r3, 8002e28 <Robot_Move+0x270>)
 8002cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cde:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002ce2:	f7fd fc89 	bl	80005f8 <__aeabi_dmul>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	4610      	mov	r0, r2
 8002cec:	4619      	mov	r1, r3
 8002cee:	f04f 0200 	mov.w	r2, #0
 8002cf2:	4b51      	ldr	r3, [pc, #324]	; (8002e38 <Robot_Move+0x280>)
 8002cf4:	f7fd fdaa 	bl	800084c <__aeabi_ddiv>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	ec43 2b17 	vmov	d7, r2, r3
 8002d00:	eeb0 0a47 	vmov.f32	s0, s14
 8002d04:	eef0 0a67 	vmov.f32	s1, s15
 8002d08:	f00d f83e 	bl	800fd88 <sin>
 8002d0c:	ec51 0b10 	vmov	r0, r1, d0
 8002d10:	f04f 0200 	mov.w	r2, #0
 8002d14:	4b49      	ldr	r3, [pc, #292]	; (8002e3c <Robot_Move+0x284>)
 8002d16:	f7fd fc6f 	bl	80005f8 <__aeabi_dmul>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d22:	f7fd fab1 	bl	8000288 <__aeabi_dsub>
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d32:	f7fd fc61 	bl	80005f8 <__aeabi_dmul>
 8002d36:	4602      	mov	r2, r0
 8002d38:	460b      	mov	r3, r1
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d42:	f7fd faa3 	bl	800028c <__adddf3>
 8002d46:	4602      	mov	r2, r0
 8002d48:	460b      	mov	r3, r1
 8002d4a:	493e      	ldr	r1, [pc, #248]	; (8002e44 <Robot_Move+0x28c>)
 8002d4c:	e9c1 2300 	strd	r2, r3, [r1]
	V1=Vd*sin(Theta*PI/180)+Vtheta;
 8002d50:	a335      	add	r3, pc, #212	; (adr r3, 8002e28 <Robot_Move+0x270>)
 8002d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d56:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002d5a:	f7fd fc4d 	bl	80005f8 <__aeabi_dmul>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	460b      	mov	r3, r1
 8002d62:	4610      	mov	r0, r2
 8002d64:	4619      	mov	r1, r3
 8002d66:	f04f 0200 	mov.w	r2, #0
 8002d6a:	4b33      	ldr	r3, [pc, #204]	; (8002e38 <Robot_Move+0x280>)
 8002d6c:	f7fd fd6e 	bl	800084c <__aeabi_ddiv>
 8002d70:	4602      	mov	r2, r0
 8002d72:	460b      	mov	r3, r1
 8002d74:	ec43 2b17 	vmov	d7, r2, r3
 8002d78:	eeb0 0a47 	vmov.f32	s0, s14
 8002d7c:	eef0 0a67 	vmov.f32	s1, s15
 8002d80:	f00d f802 	bl	800fd88 <sin>
 8002d84:	ec51 0b10 	vmov	r0, r1, d0
 8002d88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d8c:	f7fd fc34 	bl	80005f8 <__aeabi_dmul>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4610      	mov	r0, r2
 8002d96:	4619      	mov	r1, r3
 8002d98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d9c:	f7fd fa76 	bl	800028c <__adddf3>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4928      	ldr	r1, [pc, #160]	; (8002e48 <Robot_Move+0x290>)
 8002da6:	e9c1 2300 	strd	r2, r3, [r1]

	V1_abs=fabs(V1);
 8002daa:	4b27      	ldr	r3, [pc, #156]	; (8002e48 <Robot_Move+0x290>)
 8002dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db0:	4611      	mov	r1, r2
 8002db2:	6439      	str	r1, [r7, #64]	; 0x40
 8002db4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002db8:	647b      	str	r3, [r7, #68]	; 0x44
	V2_abs=fabs(V2);
 8002dba:	4b21      	ldr	r3, [pc, #132]	; (8002e40 <Robot_Move+0x288>)
 8002dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc0:	4611      	mov	r1, r2
 8002dc2:	63b9      	str	r1, [r7, #56]	; 0x38
 8002dc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dc8:	63fb      	str	r3, [r7, #60]	; 0x3c
	V3_abs=fabs(V3);
 8002dca:	4b1e      	ldr	r3, [pc, #120]	; (8002e44 <Robot_Move+0x28c>)
 8002dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	6339      	str	r1, [r7, #48]	; 0x30
 8002dd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dd8:	637b      	str	r3, [r7, #52]	; 0x34

	Vmax = V1_abs;
 8002dda:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002dde:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	Vmax = (V2_abs > Vmax) ? V2_abs : Vmax;
 8002de2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002de6:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002dea:	f7fd fe95 	bl	8000b18 <__aeabi_dcmpgt>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d002      	beq.n	8002dfa <Robot_Move+0x242>
 8002df4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002df8:	e001      	b.n	8002dfe <Robot_Move+0x246>
 8002dfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002dfe:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	Vmax = (V3_abs > Vmax) ? V3_abs : Vmax;
 8002e02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002e06:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002e0a:	f7fd fe85 	bl	8000b18 <__aeabi_dcmpgt>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d01b      	beq.n	8002e4c <Robot_Move+0x294>
 8002e14:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002e18:	e01a      	b.n	8002e50 <Robot_Move+0x298>
 8002e1a:	bf00      	nop
 8002e1c:	f3af 8000 	nop.w
 8002e20:	3d70a3d7 	.word	0x3d70a3d7
 8002e24:	bfebd70a 	.word	0xbfebd70a
 8002e28:	54524550 	.word	0x54524550
 8002e2c:	400921fb 	.word	0x400921fb
 8002e30:	3d70a3d7 	.word	0x3d70a3d7
 8002e34:	3febd70a 	.word	0x3febd70a
 8002e38:	40668000 	.word	0x40668000
 8002e3c:	3fe00000 	.word	0x3fe00000
 8002e40:	20000fd8 	.word	0x20000fd8
 8002e44:	20000fe0 	.word	0x20000fe0
 8002e48:	20000fd0 	.word	0x20000fd0
 8002e4c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002e50:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (Vmax>3){
 8002e54:	f04f 0200 	mov.w	r2, #0
 8002e58:	4b9e      	ldr	r3, [pc, #632]	; (80030d4 <Robot_Move+0x51c>)
 8002e5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002e5e:	f7fd fe5b 	bl	8000b18 <__aeabi_dcmpgt>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d02e      	beq.n	8002ec6 <Robot_Move+0x30e>
	Temp=3/Vmax;
 8002e68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002e6c:	f04f 0000 	mov.w	r0, #0
 8002e70:	4998      	ldr	r1, [pc, #608]	; (80030d4 <Robot_Move+0x51c>)
 8002e72:	f7fd fceb 	bl	800084c <__aeabi_ddiv>
 8002e76:	4602      	mov	r2, r0
 8002e78:	460b      	mov	r3, r1
 8002e7a:	e9c7 2308 	strd	r2, r3, [r7, #32]
		V1= V1*Temp;
 8002e7e:	4b96      	ldr	r3, [pc, #600]	; (80030d8 <Robot_Move+0x520>)
 8002e80:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e84:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e88:	f7fd fbb6 	bl	80005f8 <__aeabi_dmul>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	460b      	mov	r3, r1
 8002e90:	4991      	ldr	r1, [pc, #580]	; (80030d8 <Robot_Move+0x520>)
 8002e92:	e9c1 2300 	strd	r2, r3, [r1]
		V2= V2*Temp;
 8002e96:	4b91      	ldr	r3, [pc, #580]	; (80030dc <Robot_Move+0x524>)
 8002e98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e9c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002ea0:	f7fd fbaa 	bl	80005f8 <__aeabi_dmul>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	498c      	ldr	r1, [pc, #560]	; (80030dc <Robot_Move+0x524>)
 8002eaa:	e9c1 2300 	strd	r2, r3, [r1]
		V3= V3*Temp;
 8002eae:	4b8c      	ldr	r3, [pc, #560]	; (80030e0 <Robot_Move+0x528>)
 8002eb0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002eb4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002eb8:	f7fd fb9e 	bl	80005f8 <__aeabi_dmul>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	4987      	ldr	r1, [pc, #540]	; (80030e0 <Robot_Move+0x528>)
 8002ec2:	e9c1 2300 	strd	r2, r3, [r1]
//	 V1 = Vmax*V1/10000;
//	 V2 = Vmax*V2/10000;
//	 V3 = Vmax*V3/10000;

//	 printf("V1= %.2f m/s \t V2= %.2f m/s \t V3= %.2f m/s \r\n", V1,V2,V3);
	if(V1<0){
 8002ec6:	4b84      	ldr	r3, [pc, #528]	; (80030d8 <Robot_Move+0x520>)
 8002ec8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ecc:	f04f 0200 	mov.w	r2, #0
 8002ed0:	f04f 0300 	mov.w	r3, #0
 8002ed4:	f7fd fe02 	bl	8000adc <__aeabi_dcmplt>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d00d      	beq.n	8002efa <Robot_Move+0x342>
	 Rotation(MOTOR_1, !CLOCK_WISE);
 8002ede:	2100      	movs	r1, #0
 8002ee0:	2001      	movs	r0, #1
 8002ee2:	f000 f903 	bl	80030ec <Rotation>
	 V1=fabs(V1);
 8002ee6:	4b7c      	ldr	r3, [pc, #496]	; (80030d8 <Robot_Move+0x520>)
 8002ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eec:	4692      	mov	sl, r2
 8002eee:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8002ef2:	4b79      	ldr	r3, [pc, #484]	; (80030d8 <Robot_Move+0x520>)
 8002ef4:	e9c3 ab00 	strd	sl, fp, [r3]
 8002ef8:	e00f      	b.n	8002f1a <Robot_Move+0x362>
	} else if(V1>0){
 8002efa:	4b77      	ldr	r3, [pc, #476]	; (80030d8 <Robot_Move+0x520>)
 8002efc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	f04f 0300 	mov.w	r3, #0
 8002f08:	f7fd fe06 	bl	8000b18 <__aeabi_dcmpgt>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d003      	beq.n	8002f1a <Robot_Move+0x362>
	 Rotation(MOTOR_1, CLOCK_WISE);
 8002f12:	2101      	movs	r1, #1
 8002f14:	2001      	movs	r0, #1
 8002f16:	f000 f8e9 	bl	80030ec <Rotation>
	}
	if(V2<0){
 8002f1a:	4b70      	ldr	r3, [pc, #448]	; (80030dc <Robot_Move+0x524>)
 8002f1c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f20:	f04f 0200 	mov.w	r2, #0
 8002f24:	f04f 0300 	mov.w	r3, #0
 8002f28:	f7fd fdd8 	bl	8000adc <__aeabi_dcmplt>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00d      	beq.n	8002f4e <Robot_Move+0x396>
	 Rotation(MOTOR_2, !CLOCK_WISE);
 8002f32:	2100      	movs	r1, #0
 8002f34:	2002      	movs	r0, #2
 8002f36:	f000 f8d9 	bl	80030ec <Rotation>
	 V2=fabs(V2);
 8002f3a:	4b68      	ldr	r3, [pc, #416]	; (80030dc <Robot_Move+0x524>)
 8002f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f40:	4690      	mov	r8, r2
 8002f42:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002f46:	4b65      	ldr	r3, [pc, #404]	; (80030dc <Robot_Move+0x524>)
 8002f48:	e9c3 8900 	strd	r8, r9, [r3]
 8002f4c:	e00f      	b.n	8002f6e <Robot_Move+0x3b6>
	} else if(V2>0){
 8002f4e:	4b63      	ldr	r3, [pc, #396]	; (80030dc <Robot_Move+0x524>)
 8002f50:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f54:	f04f 0200 	mov.w	r2, #0
 8002f58:	f04f 0300 	mov.w	r3, #0
 8002f5c:	f7fd fddc 	bl	8000b18 <__aeabi_dcmpgt>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <Robot_Move+0x3b6>
	 Rotation(MOTOR_2, CLOCK_WISE);
 8002f66:	2101      	movs	r1, #1
 8002f68:	2002      	movs	r0, #2
 8002f6a:	f000 f8bf 	bl	80030ec <Rotation>
	}
	if(V3<0){
 8002f6e:	4b5c      	ldr	r3, [pc, #368]	; (80030e0 <Robot_Move+0x528>)
 8002f70:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f74:	f04f 0200 	mov.w	r2, #0
 8002f78:	f04f 0300 	mov.w	r3, #0
 8002f7c:	f7fd fdae 	bl	8000adc <__aeabi_dcmplt>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00d      	beq.n	8002fa2 <Robot_Move+0x3ea>
	 Rotation(MOTOR_3, !CLOCK_WISE);
 8002f86:	2100      	movs	r1, #0
 8002f88:	2003      	movs	r0, #3
 8002f8a:	f000 f8af 	bl	80030ec <Rotation>
	 V3=fabs(V3);
 8002f8e:	4b54      	ldr	r3, [pc, #336]	; (80030e0 <Robot_Move+0x528>)
 8002f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f94:	4614      	mov	r4, r2
 8002f96:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002f9a:	4b51      	ldr	r3, [pc, #324]	; (80030e0 <Robot_Move+0x528>)
 8002f9c:	e9c3 4500 	strd	r4, r5, [r3]
 8002fa0:	e00f      	b.n	8002fc2 <Robot_Move+0x40a>
	} else if(V3>0){
 8002fa2:	4b4f      	ldr	r3, [pc, #316]	; (80030e0 <Robot_Move+0x528>)
 8002fa4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002fa8:	f04f 0200 	mov.w	r2, #0
 8002fac:	f04f 0300 	mov.w	r3, #0
 8002fb0:	f7fd fdb2 	bl	8000b18 <__aeabi_dcmpgt>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <Robot_Move+0x40a>
	 Rotation(MOTOR_3, CLOCK_WISE);
 8002fba:	2101      	movs	r1, #1
 8002fbc:	2003      	movs	r0, #3
 8002fbe:	f000 f895 	bl	80030ec <Rotation>
	}

	V1=v2rpm(V1);
 8002fc2:	4b45      	ldr	r3, [pc, #276]	; (80030d8 <Robot_Move+0x520>)
 8002fc4:	ed93 7b00 	vldr	d7, [r3]
 8002fc8:	eeb0 0a47 	vmov.f32	s0, s14
 8002fcc:	eef0 0a67 	vmov.f32	s1, s15
 8002fd0:	f000 f8ea 	bl	80031a8 <v2rpm>
 8002fd4:	eeb0 7a40 	vmov.f32	s14, s0
 8002fd8:	eef0 7a60 	vmov.f32	s15, s1
 8002fdc:	4b3e      	ldr	r3, [pc, #248]	; (80030d8 <Robot_Move+0x520>)
 8002fde:	ed83 7b00 	vstr	d7, [r3]
	V2=v2rpm(V2);
 8002fe2:	4b3e      	ldr	r3, [pc, #248]	; (80030dc <Robot_Move+0x524>)
 8002fe4:	ed93 7b00 	vldr	d7, [r3]
 8002fe8:	eeb0 0a47 	vmov.f32	s0, s14
 8002fec:	eef0 0a67 	vmov.f32	s1, s15
 8002ff0:	f000 f8da 	bl	80031a8 <v2rpm>
 8002ff4:	eeb0 7a40 	vmov.f32	s14, s0
 8002ff8:	eef0 7a60 	vmov.f32	s15, s1
 8002ffc:	4b37      	ldr	r3, [pc, #220]	; (80030dc <Robot_Move+0x524>)
 8002ffe:	ed83 7b00 	vstr	d7, [r3]
	V3=v2rpm(V3);
 8003002:	4b37      	ldr	r3, [pc, #220]	; (80030e0 <Robot_Move+0x528>)
 8003004:	ed93 7b00 	vldr	d7, [r3]
 8003008:	eeb0 0a47 	vmov.f32	s0, s14
 800300c:	eef0 0a67 	vmov.f32	s1, s15
 8003010:	f000 f8ca 	bl	80031a8 <v2rpm>
 8003014:	eeb0 7a40 	vmov.f32	s14, s0
 8003018:	eef0 7a60 	vmov.f32	s15, s1
 800301c:	4b30      	ldr	r3, [pc, #192]	; (80030e0 <Robot_Move+0x528>)
 800301e:	ed83 7b00 	vstr	d7, [r3]
	pid_config();
 8003022:	f7fe f895 	bl	8001150 <pid_config>

	V1=rpm_to_duty(V1);
 8003026:	4b2c      	ldr	r3, [pc, #176]	; (80030d8 <Robot_Move+0x520>)
 8003028:	ed93 7b00 	vldr	d7, [r3]
 800302c:	eeb0 0a47 	vmov.f32	s0, s14
 8003030:	eef0 0a67 	vmov.f32	s1, s15
 8003034:	f7ff fd80 	bl	8002b38 <rpm_to_duty>
 8003038:	eeb0 7a40 	vmov.f32	s14, s0
 800303c:	eef0 7a60 	vmov.f32	s15, s1
 8003040:	4b25      	ldr	r3, [pc, #148]	; (80030d8 <Robot_Move+0x520>)
 8003042:	ed83 7b00 	vstr	d7, [r3]
	V2=rpm_to_duty(V2);
 8003046:	4b25      	ldr	r3, [pc, #148]	; (80030dc <Robot_Move+0x524>)
 8003048:	ed93 7b00 	vldr	d7, [r3]
 800304c:	eeb0 0a47 	vmov.f32	s0, s14
 8003050:	eef0 0a67 	vmov.f32	s1, s15
 8003054:	f7ff fd70 	bl	8002b38 <rpm_to_duty>
 8003058:	eeb0 7a40 	vmov.f32	s14, s0
 800305c:	eef0 7a60 	vmov.f32	s15, s1
 8003060:	4b1e      	ldr	r3, [pc, #120]	; (80030dc <Robot_Move+0x524>)
 8003062:	ed83 7b00 	vstr	d7, [r3]
	V3=rpm_to_duty(V3);
 8003066:	4b1e      	ldr	r3, [pc, #120]	; (80030e0 <Robot_Move+0x528>)
 8003068:	ed93 7b00 	vldr	d7, [r3]
 800306c:	eeb0 0a47 	vmov.f32	s0, s14
 8003070:	eef0 0a67 	vmov.f32	s1, s15
 8003074:	f7ff fd60 	bl	8002b38 <rpm_to_duty>
 8003078:	eeb0 7a40 	vmov.f32	s14, s0
 800307c:	eef0 7a60 	vmov.f32	s15, s1
 8003080:	4b17      	ldr	r3, [pc, #92]	; (80030e0 <Robot_Move+0x528>)
 8003082:	ed83 7b00 	vstr	d7, [r3]

	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_3, V1);
 8003086:	4b14      	ldr	r3, [pc, #80]	; (80030d8 <Robot_Move+0x520>)
 8003088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308c:	4915      	ldr	r1, [pc, #84]	; (80030e4 <Robot_Move+0x52c>)
 800308e:	680c      	ldr	r4, [r1, #0]
 8003090:	4610      	mov	r0, r2
 8003092:	4619      	mov	r1, r3
 8003094:	f7fd fd88 	bl	8000ba8 <__aeabi_d2uiz>
 8003098:	4603      	mov	r3, r0
 800309a:	63e3      	str	r3, [r4, #60]	; 0x3c
	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_4, V2);
 800309c:	4b0f      	ldr	r3, [pc, #60]	; (80030dc <Robot_Move+0x524>)
 800309e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a2:	4910      	ldr	r1, [pc, #64]	; (80030e4 <Robot_Move+0x52c>)
 80030a4:	680c      	ldr	r4, [r1, #0]
 80030a6:	4610      	mov	r0, r2
 80030a8:	4619      	mov	r1, r3
 80030aa:	f7fd fd7d 	bl	8000ba8 <__aeabi_d2uiz>
 80030ae:	4603      	mov	r3, r0
 80030b0:	6423      	str	r3, [r4, #64]	; 0x40
	__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, V3);
 80030b2:	4b0b      	ldr	r3, [pc, #44]	; (80030e0 <Robot_Move+0x528>)
 80030b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b8:	490b      	ldr	r1, [pc, #44]	; (80030e8 <Robot_Move+0x530>)
 80030ba:	680c      	ldr	r4, [r1, #0]
 80030bc:	4610      	mov	r0, r2
 80030be:	4619      	mov	r1, r3
 80030c0:	f7fd fd72 	bl	8000ba8 <__aeabi_d2uiz>
 80030c4:	4603      	mov	r3, r0
 80030c6:	6363      	str	r3, [r4, #52]	; 0x34
}
 80030c8:	bf00      	nop
 80030ca:	3748      	adds	r7, #72	; 0x48
 80030cc:	46bd      	mov	sp, r7
 80030ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030d2:	bf00      	nop
 80030d4:	40080000 	.word	0x40080000
 80030d8:	20000fd0 	.word	0x20000fd0
 80030dc:	20000fd8 	.word	0x20000fd8
 80030e0:	20000fe0 	.word	0x20000fe0
 80030e4:	200003ec 	.word	0x200003ec
 80030e8:	2000047c 	.word	0x2000047c

080030ec <Rotation>:
//
//	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_3, duty_1);
//	__HAL_TIM_SetCompare(&htim5, TIM_CHANNEL_4, duty_2);
//	__HAL_TIM_SetCompare(&htim9, TIM_CHANNEL_1, duty_3);
}
void Rotation(int motor, int rotation){
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
	if(motor==MOTOR_1){
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d115      	bne.n	8003128 <Rotation+0x3c>
		if(rotation==CLOCK_WISE){
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d109      	bne.n	8003116 <Rotation+0x2a>
			HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, CLOCK_WISE);
 8003102:	2201      	movs	r2, #1
 8003104:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003108:	4822      	ldr	r0, [pc, #136]	; (8003194 <Rotation+0xa8>)
 800310a:	f001 f9bb 	bl	8004484 <HAL_GPIO_WritePin>
			flag_rot_1=true;
 800310e:	4b22      	ldr	r3, [pc, #136]	; (8003198 <Rotation+0xac>)
 8003110:	2201      	movs	r2, #1
 8003112:	701a      	strb	r2, [r3, #0]
 8003114:	e008      	b.n	8003128 <Rotation+0x3c>
		} else {
			HAL_GPIO_WritePin(DIRECTION_1_GPIO_Port, DIRECTION_1_Pin, !CLOCK_WISE);
 8003116:	2200      	movs	r2, #0
 8003118:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800311c:	481d      	ldr	r0, [pc, #116]	; (8003194 <Rotation+0xa8>)
 800311e:	f001 f9b1 	bl	8004484 <HAL_GPIO_WritePin>
			flag_rot_1=false;
 8003122:	4b1d      	ldr	r3, [pc, #116]	; (8003198 <Rotation+0xac>)
 8003124:	2200      	movs	r2, #0
 8003126:	701a      	strb	r2, [r3, #0]
		}
	}
	if(motor==MOTOR_2){
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b02      	cmp	r3, #2
 800312c:	d115      	bne.n	800315a <Rotation+0x6e>
		if(rotation==CLOCK_WISE){
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d109      	bne.n	8003148 <Rotation+0x5c>
			HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, CLOCK_WISE);
 8003134:	2201      	movs	r2, #1
 8003136:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800313a:	4816      	ldr	r0, [pc, #88]	; (8003194 <Rotation+0xa8>)
 800313c:	f001 f9a2 	bl	8004484 <HAL_GPIO_WritePin>
			flag_rot_2=true;
 8003140:	4b16      	ldr	r3, [pc, #88]	; (800319c <Rotation+0xb0>)
 8003142:	2201      	movs	r2, #1
 8003144:	701a      	strb	r2, [r3, #0]
 8003146:	e008      	b.n	800315a <Rotation+0x6e>
		} else {
			HAL_GPIO_WritePin(DIRECTION_2_GPIO_Port, DIRECTION_2_Pin, !CLOCK_WISE);
 8003148:	2200      	movs	r2, #0
 800314a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800314e:	4811      	ldr	r0, [pc, #68]	; (8003194 <Rotation+0xa8>)
 8003150:	f001 f998 	bl	8004484 <HAL_GPIO_WritePin>
			flag_rot_2=false;
 8003154:	4b11      	ldr	r3, [pc, #68]	; (800319c <Rotation+0xb0>)
 8003156:	2200      	movs	r2, #0
 8003158:	701a      	strb	r2, [r3, #0]
		}
	}
	if(motor==MOTOR_3){
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b03      	cmp	r3, #3
 800315e:	d115      	bne.n	800318c <Rotation+0xa0>
		if(rotation==CLOCK_WISE){
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d109      	bne.n	800317a <Rotation+0x8e>
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, CLOCK_WISE);
 8003166:	2201      	movs	r2, #1
 8003168:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800316c:	4809      	ldr	r0, [pc, #36]	; (8003194 <Rotation+0xa8>)
 800316e:	f001 f989 	bl	8004484 <HAL_GPIO_WritePin>
			flag_rot_3=true;
 8003172:	4b0b      	ldr	r3, [pc, #44]	; (80031a0 <Rotation+0xb4>)
 8003174:	2201      	movs	r2, #1
 8003176:	701a      	strb	r2, [r3, #0]
		} else {
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, !CLOCK_WISE);
			flag_rot_3=false;
		}
	}
}
 8003178:	e008      	b.n	800318c <Rotation+0xa0>
			HAL_GPIO_WritePin(DIRECTION_3_GPIO_Port, DIRECTION_3_Pin, !CLOCK_WISE);
 800317a:	2200      	movs	r2, #0
 800317c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003180:	4804      	ldr	r0, [pc, #16]	; (8003194 <Rotation+0xa8>)
 8003182:	f001 f97f 	bl	8004484 <HAL_GPIO_WritePin>
			flag_rot_3=false;
 8003186:	4b06      	ldr	r3, [pc, #24]	; (80031a0 <Rotation+0xb4>)
 8003188:	2200      	movs	r2, #0
 800318a:	701a      	strb	r2, [r3, #0]
}
 800318c:	bf00      	nop
 800318e:	3708      	adds	r7, #8
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40021000 	.word	0x40021000
 8003198:	200000ab 	.word	0x200000ab
 800319c:	200000ac 	.word	0x200000ac
 80031a0:	200000ad 	.word	0x200000ad
 80031a4:	00000000 	.word	0x00000000

080031a8 <v2rpm>:

double v2rpm (double vantoc){
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	ed87 0b00 	vstr	d0, [r7]
    return (vantoc/(PI*diameter))*60;
 80031b2:	a30e      	add	r3, pc, #56	; (adr r3, 80031ec <v2rpm+0x44>)
 80031b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80031bc:	f7fd fb46 	bl	800084c <__aeabi_ddiv>
 80031c0:	4602      	mov	r2, r0
 80031c2:	460b      	mov	r3, r1
 80031c4:	4610      	mov	r0, r2
 80031c6:	4619      	mov	r1, r3
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	4b06      	ldr	r3, [pc, #24]	; (80031e8 <v2rpm+0x40>)
 80031ce:	f7fd fa13 	bl	80005f8 <__aeabi_dmul>
 80031d2:	4602      	mov	r2, r0
 80031d4:	460b      	mov	r3, r1
 80031d6:	ec43 2b17 	vmov	d7, r2, r3
}
 80031da:	eeb0 0a47 	vmov.f32	s0, s14
 80031de:	eef0 0a67 	vmov.f32	s1, s15
 80031e2:	3708      	adds	r7, #8
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	404e0000 	.word	0x404e0000
 80031ec:	5b30428a 	.word	0x5b30428a
 80031f0:	3fd8209f 	.word	0x3fd8209f

080031f4 <PID_init>:
,err_next
,actual_val
,pre_actual_val_1=0
,pre_actual_val_2=0
,pre_actual_val_3=0;
void PID_init(PID_Param_t *par){
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
	Kp=par->Kp;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003202:	4913      	ldr	r1, [pc, #76]	; (8003250 <PID_init+0x5c>)
 8003204:	e9c1 2300 	strd	r2, r3, [r1]
	Ki=par->Ki;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800320e:	4911      	ldr	r1, [pc, #68]	; (8003254 <PID_init+0x60>)
 8003210:	e9c1 2300 	strd	r2, r3, [r1]
	Kd=par->Kd;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800321a:	490f      	ldr	r1, [pc, #60]	; (8003258 <PID_init+0x64>)
 800321c:	e9c1 2300 	strd	r2, r3, [r1]
	target_val_1=par->target_val_1;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003226:	490d      	ldr	r1, [pc, #52]	; (800325c <PID_init+0x68>)
 8003228:	e9c1 2300 	strd	r2, r3, [r1]
	target_val_2=par->target_val_2;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003232:	490b      	ldr	r1, [pc, #44]	; (8003260 <PID_init+0x6c>)
 8003234:	e9c1 2300 	strd	r2, r3, [r1]
	target_val_3=par->target_val_3;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800323e:	4909      	ldr	r1, [pc, #36]	; (8003264 <PID_init+0x70>)
 8003240:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr
 8003250:	20000fe8 	.word	0x20000fe8
 8003254:	20000ff0 	.word	0x20000ff0
 8003258:	20000ff8 	.word	0x20000ff8
 800325c:	20001000 	.word	0x20001000
 8003260:	20001008 	.word	0x20001008
 8003264:	20001010 	.word	0x20001010

08003268 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800326e:	2300      	movs	r3, #0
 8003270:	607b      	str	r3, [r7, #4]
 8003272:	4b12      	ldr	r3, [pc, #72]	; (80032bc <HAL_MspInit+0x54>)
 8003274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003276:	4a11      	ldr	r2, [pc, #68]	; (80032bc <HAL_MspInit+0x54>)
 8003278:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800327c:	6453      	str	r3, [r2, #68]	; 0x44
 800327e:	4b0f      	ldr	r3, [pc, #60]	; (80032bc <HAL_MspInit+0x54>)
 8003280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003282:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003286:	607b      	str	r3, [r7, #4]
 8003288:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800328a:	2300      	movs	r3, #0
 800328c:	603b      	str	r3, [r7, #0]
 800328e:	4b0b      	ldr	r3, [pc, #44]	; (80032bc <HAL_MspInit+0x54>)
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	4a0a      	ldr	r2, [pc, #40]	; (80032bc <HAL_MspInit+0x54>)
 8003294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003298:	6413      	str	r3, [r2, #64]	; 0x40
 800329a:	4b08      	ldr	r3, [pc, #32]	; (80032bc <HAL_MspInit+0x54>)
 800329c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032a2:	603b      	str	r3, [r7, #0]
 80032a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80032a6:	2200      	movs	r2, #0
 80032a8:	210f      	movs	r1, #15
 80032aa:	f06f 0001 	mvn.w	r0, #1
 80032ae:	f000 fe91 	bl	8003fd4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032b2:	bf00      	nop
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40023800 	.word	0x40023800

080032c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08a      	sub	sp, #40	; 0x28
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c8:	f107 0314 	add.w	r3, r7, #20
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	605a      	str	r2, [r3, #4]
 80032d2:	609a      	str	r2, [r3, #8]
 80032d4:	60da      	str	r2, [r3, #12]
 80032d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a28      	ldr	r2, [pc, #160]	; (8003380 <HAL_SPI_MspInit+0xc0>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d14a      	bne.n	8003378 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80032e2:	2300      	movs	r3, #0
 80032e4:	613b      	str	r3, [r7, #16]
 80032e6:	4b27      	ldr	r3, [pc, #156]	; (8003384 <HAL_SPI_MspInit+0xc4>)
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	4a26      	ldr	r2, [pc, #152]	; (8003384 <HAL_SPI_MspInit+0xc4>)
 80032ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032f0:	6413      	str	r3, [r2, #64]	; 0x40
 80032f2:	4b24      	ldr	r3, [pc, #144]	; (8003384 <HAL_SPI_MspInit+0xc4>)
 80032f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032fa:	613b      	str	r3, [r7, #16]
 80032fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032fe:	2300      	movs	r3, #0
 8003300:	60fb      	str	r3, [r7, #12]
 8003302:	4b20      	ldr	r3, [pc, #128]	; (8003384 <HAL_SPI_MspInit+0xc4>)
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	4a1f      	ldr	r2, [pc, #124]	; (8003384 <HAL_SPI_MspInit+0xc4>)
 8003308:	f043 0304 	orr.w	r3, r3, #4
 800330c:	6313      	str	r3, [r2, #48]	; 0x30
 800330e:	4b1d      	ldr	r3, [pc, #116]	; (8003384 <HAL_SPI_MspInit+0xc4>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003312:	f003 0304 	and.w	r3, r3, #4
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800331a:	2300      	movs	r3, #0
 800331c:	60bb      	str	r3, [r7, #8]
 800331e:	4b19      	ldr	r3, [pc, #100]	; (8003384 <HAL_SPI_MspInit+0xc4>)
 8003320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003322:	4a18      	ldr	r2, [pc, #96]	; (8003384 <HAL_SPI_MspInit+0xc4>)
 8003324:	f043 0302 	orr.w	r3, r3, #2
 8003328:	6313      	str	r3, [r2, #48]	; 0x30
 800332a:	4b16      	ldr	r3, [pc, #88]	; (8003384 <HAL_SPI_MspInit+0xc4>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	60bb      	str	r3, [r7, #8]
 8003334:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003336:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800333a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800333c:	2302      	movs	r3, #2
 800333e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003340:	2300      	movs	r3, #0
 8003342:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003344:	2303      	movs	r3, #3
 8003346:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003348:	2306      	movs	r3, #6
 800334a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800334c:	f107 0314 	add.w	r3, r7, #20
 8003350:	4619      	mov	r1, r3
 8003352:	480d      	ldr	r0, [pc, #52]	; (8003388 <HAL_SPI_MspInit+0xc8>)
 8003354:	f000 fefa 	bl	800414c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003358:	2320      	movs	r3, #32
 800335a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800335c:	2302      	movs	r3, #2
 800335e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003360:	2300      	movs	r3, #0
 8003362:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003364:	2303      	movs	r3, #3
 8003366:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003368:	2306      	movs	r3, #6
 800336a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800336c:	f107 0314 	add.w	r3, r7, #20
 8003370:	4619      	mov	r1, r3
 8003372:	4806      	ldr	r0, [pc, #24]	; (800338c <HAL_SPI_MspInit+0xcc>)
 8003374:	f000 feea 	bl	800414c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003378:	bf00      	nop
 800337a:	3728      	adds	r7, #40	; 0x28
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	40003c00 	.word	0x40003c00
 8003384:	40023800 	.word	0x40023800
 8003388:	40020800 	.word	0x40020800
 800338c:	40020400 	.word	0x40020400

08003390 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b08e      	sub	sp, #56	; 0x38
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003398:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	605a      	str	r2, [r3, #4]
 80033a2:	609a      	str	r2, [r3, #8]
 80033a4:	60da      	str	r2, [r3, #12]
 80033a6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a50      	ldr	r2, [pc, #320]	; (80034f0 <HAL_TIM_Encoder_MspInit+0x160>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d135      	bne.n	800341e <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033b2:	2300      	movs	r3, #0
 80033b4:	623b      	str	r3, [r7, #32]
 80033b6:	4b4f      	ldr	r3, [pc, #316]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 80033b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ba:	4a4e      	ldr	r2, [pc, #312]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 80033bc:	f043 0301 	orr.w	r3, r3, #1
 80033c0:	6453      	str	r3, [r2, #68]	; 0x44
 80033c2:	4b4c      	ldr	r3, [pc, #304]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 80033c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	623b      	str	r3, [r7, #32]
 80033cc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80033ce:	2300      	movs	r3, #0
 80033d0:	61fb      	str	r3, [r7, #28]
 80033d2:	4b48      	ldr	r3, [pc, #288]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	4a47      	ldr	r2, [pc, #284]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 80033d8:	f043 0310 	orr.w	r3, r3, #16
 80033dc:	6313      	str	r3, [r2, #48]	; 0x30
 80033de:	4b45      	ldr	r3, [pc, #276]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e2:	f003 0310 	and.w	r3, r3, #16
 80033e6:	61fb      	str	r3, [r7, #28]
 80033e8:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80033ea:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80033ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f0:	2302      	movs	r3, #2
 80033f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f4:	2300      	movs	r3, #0
 80033f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033f8:	2300      	movs	r3, #0
 80033fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80033fc:	2301      	movs	r3, #1
 80033fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003400:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003404:	4619      	mov	r1, r3
 8003406:	483c      	ldr	r0, [pc, #240]	; (80034f8 <HAL_TIM_Encoder_MspInit+0x168>)
 8003408:	f000 fea0 	bl	800414c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 800340c:	2200      	movs	r2, #0
 800340e:	210f      	movs	r1, #15
 8003410:	2019      	movs	r0, #25
 8003412:	f000 fddf 	bl	8003fd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003416:	2019      	movs	r0, #25
 8003418:	f000 fdf8 	bl	800400c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800341c:	e063      	b.n	80034e6 <HAL_TIM_Encoder_MspInit+0x156>
  else if(htim_encoder->Instance==TIM3)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a36      	ldr	r2, [pc, #216]	; (80034fc <HAL_TIM_Encoder_MspInit+0x16c>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d12c      	bne.n	8003482 <HAL_TIM_Encoder_MspInit+0xf2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003428:	2300      	movs	r3, #0
 800342a:	61bb      	str	r3, [r7, #24]
 800342c:	4b31      	ldr	r3, [pc, #196]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 800342e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003430:	4a30      	ldr	r2, [pc, #192]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 8003432:	f043 0302 	orr.w	r3, r3, #2
 8003436:	6413      	str	r3, [r2, #64]	; 0x40
 8003438:	4b2e      	ldr	r3, [pc, #184]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 800343a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	61bb      	str	r3, [r7, #24]
 8003442:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003444:	2300      	movs	r3, #0
 8003446:	617b      	str	r3, [r7, #20]
 8003448:	4b2a      	ldr	r3, [pc, #168]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 800344a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344c:	4a29      	ldr	r2, [pc, #164]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	6313      	str	r3, [r2, #48]	; 0x30
 8003454:	4b27      	ldr	r3, [pc, #156]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 8003456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	617b      	str	r3, [r7, #20]
 800345e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003460:	23c0      	movs	r3, #192	; 0xc0
 8003462:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003464:	2302      	movs	r3, #2
 8003466:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003468:	2300      	movs	r3, #0
 800346a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800346c:	2300      	movs	r3, #0
 800346e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003470:	2302      	movs	r3, #2
 8003472:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003474:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003478:	4619      	mov	r1, r3
 800347a:	4821      	ldr	r0, [pc, #132]	; (8003500 <HAL_TIM_Encoder_MspInit+0x170>)
 800347c:	f000 fe66 	bl	800414c <HAL_GPIO_Init>
}
 8003480:	e031      	b.n	80034e6 <HAL_TIM_Encoder_MspInit+0x156>
  else if(htim_encoder->Instance==TIM4)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a1f      	ldr	r2, [pc, #124]	; (8003504 <HAL_TIM_Encoder_MspInit+0x174>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d12c      	bne.n	80034e6 <HAL_TIM_Encoder_MspInit+0x156>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800348c:	2300      	movs	r3, #0
 800348e:	613b      	str	r3, [r7, #16]
 8003490:	4b18      	ldr	r3, [pc, #96]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 8003492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003494:	4a17      	ldr	r2, [pc, #92]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 8003496:	f043 0304 	orr.w	r3, r3, #4
 800349a:	6413      	str	r3, [r2, #64]	; 0x40
 800349c:	4b15      	ldr	r3, [pc, #84]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 800349e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	613b      	str	r3, [r7, #16]
 80034a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	4b11      	ldr	r3, [pc, #68]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 80034ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b0:	4a10      	ldr	r2, [pc, #64]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 80034b2:	f043 0308 	orr.w	r3, r3, #8
 80034b6:	6313      	str	r3, [r2, #48]	; 0x30
 80034b8:	4b0e      	ldr	r3, [pc, #56]	; (80034f4 <HAL_TIM_Encoder_MspInit+0x164>)
 80034ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034bc:	f003 0308 	and.w	r3, r3, #8
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80034c4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80034c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ca:	2302      	movs	r3, #2
 80034cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d2:	2300      	movs	r3, #0
 80034d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80034d6:	2302      	movs	r3, #2
 80034d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034de:	4619      	mov	r1, r3
 80034e0:	4809      	ldr	r0, [pc, #36]	; (8003508 <HAL_TIM_Encoder_MspInit+0x178>)
 80034e2:	f000 fe33 	bl	800414c <HAL_GPIO_Init>
}
 80034e6:	bf00      	nop
 80034e8:	3738      	adds	r7, #56	; 0x38
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	40010000 	.word	0x40010000
 80034f4:	40023800 	.word	0x40023800
 80034f8:	40021000 	.word	0x40021000
 80034fc:	40000400 	.word	0x40000400
 8003500:	40020000 	.word	0x40020000
 8003504:	40000800 	.word	0x40000800
 8003508:	40020c00 	.word	0x40020c00

0800350c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b08c      	sub	sp, #48	; 0x30
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003514:	f107 031c 	add.w	r3, r7, #28
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	605a      	str	r2, [r3, #4]
 800351e:	609a      	str	r2, [r3, #8]
 8003520:	60da      	str	r2, [r3, #12]
 8003522:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM5)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a31      	ldr	r2, [pc, #196]	; (80035f0 <HAL_TIM_Base_MspInit+0xe4>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d10e      	bne.n	800354c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800352e:	2300      	movs	r3, #0
 8003530:	61bb      	str	r3, [r7, #24]
 8003532:	4b30      	ldr	r3, [pc, #192]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	4a2f      	ldr	r2, [pc, #188]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 8003538:	f043 0308 	orr.w	r3, r3, #8
 800353c:	6413      	str	r3, [r2, #64]	; 0x40
 800353e:	4b2d      	ldr	r3, [pc, #180]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	f003 0308 	and.w	r3, r3, #8
 8003546:	61bb      	str	r3, [r7, #24]
 8003548:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800354a:	e04c      	b.n	80035e6 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM8)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a29      	ldr	r2, [pc, #164]	; (80035f8 <HAL_TIM_Base_MspInit+0xec>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d134      	bne.n	80035c0 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003556:	2300      	movs	r3, #0
 8003558:	617b      	str	r3, [r7, #20]
 800355a:	4b26      	ldr	r3, [pc, #152]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 800355c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355e:	4a25      	ldr	r2, [pc, #148]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 8003560:	f043 0302 	orr.w	r3, r3, #2
 8003564:	6453      	str	r3, [r2, #68]	; 0x44
 8003566:	4b23      	ldr	r3, [pc, #140]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 8003568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	617b      	str	r3, [r7, #20]
 8003570:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003572:	2300      	movs	r3, #0
 8003574:	613b      	str	r3, [r7, #16]
 8003576:	4b1f      	ldr	r3, [pc, #124]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 8003578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357a:	4a1e      	ldr	r2, [pc, #120]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 800357c:	f043 0304 	orr.w	r3, r3, #4
 8003580:	6313      	str	r3, [r2, #48]	; 0x30
 8003582:	4b1c      	ldr	r3, [pc, #112]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 8003584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003586:	f003 0304 	and.w	r3, r3, #4
 800358a:	613b      	str	r3, [r7, #16]
 800358c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800358e:	2340      	movs	r3, #64	; 0x40
 8003590:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003592:	2302      	movs	r3, #2
 8003594:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003596:	2300      	movs	r3, #0
 8003598:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800359a:	2300      	movs	r3, #0
 800359c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800359e:	2303      	movs	r3, #3
 80035a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035a2:	f107 031c 	add.w	r3, r7, #28
 80035a6:	4619      	mov	r1, r3
 80035a8:	4814      	ldr	r0, [pc, #80]	; (80035fc <HAL_TIM_Base_MspInit+0xf0>)
 80035aa:	f000 fdcf 	bl	800414c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 5, 0);
 80035ae:	2200      	movs	r2, #0
 80035b0:	2105      	movs	r1, #5
 80035b2:	202e      	movs	r0, #46	; 0x2e
 80035b4:	f000 fd0e 	bl	8003fd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80035b8:	202e      	movs	r0, #46	; 0x2e
 80035ba:	f000 fd27 	bl	800400c <HAL_NVIC_EnableIRQ>
}
 80035be:	e012      	b.n	80035e6 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM9)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a0e      	ldr	r2, [pc, #56]	; (8003600 <HAL_TIM_Base_MspInit+0xf4>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d10d      	bne.n	80035e6 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80035ca:	2300      	movs	r3, #0
 80035cc:	60fb      	str	r3, [r7, #12]
 80035ce:	4b09      	ldr	r3, [pc, #36]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 80035d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d2:	4a08      	ldr	r2, [pc, #32]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 80035d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035d8:	6453      	str	r3, [r2, #68]	; 0x44
 80035da:	4b06      	ldr	r3, [pc, #24]	; (80035f4 <HAL_TIM_Base_MspInit+0xe8>)
 80035dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	68fb      	ldr	r3, [r7, #12]
}
 80035e6:	bf00      	nop
 80035e8:	3730      	adds	r7, #48	; 0x30
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40000c00 	.word	0x40000c00
 80035f4:	40023800 	.word	0x40023800
 80035f8:	40010400 	.word	0x40010400
 80035fc:	40020800 	.word	0x40020800
 8003600:	40014000 	.word	0x40014000

08003604 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08a      	sub	sp, #40	; 0x28
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800360c:	f107 0314 	add.w	r3, r7, #20
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]
 8003614:	605a      	str	r2, [r3, #4]
 8003616:	609a      	str	r2, [r3, #8]
 8003618:	60da      	str	r2, [r3, #12]
 800361a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a24      	ldr	r2, [pc, #144]	; (80036b4 <HAL_TIM_MspPostInit+0xb0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d11e      	bne.n	8003664 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003626:	2300      	movs	r3, #0
 8003628:	613b      	str	r3, [r7, #16]
 800362a:	4b23      	ldr	r3, [pc, #140]	; (80036b8 <HAL_TIM_MspPostInit+0xb4>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	4a22      	ldr	r2, [pc, #136]	; (80036b8 <HAL_TIM_MspPostInit+0xb4>)
 8003630:	f043 0301 	orr.w	r3, r3, #1
 8003634:	6313      	str	r3, [r2, #48]	; 0x30
 8003636:	4b20      	ldr	r3, [pc, #128]	; (80036b8 <HAL_TIM_MspPostInit+0xb4>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	613b      	str	r3, [r7, #16]
 8003640:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003642:	230c      	movs	r3, #12
 8003644:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003646:	2302      	movs	r3, #2
 8003648:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364a:	2300      	movs	r3, #0
 800364c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800364e:	2300      	movs	r3, #0
 8003650:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003652:	2302      	movs	r3, #2
 8003654:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003656:	f107 0314 	add.w	r3, r7, #20
 800365a:	4619      	mov	r1, r3
 800365c:	4817      	ldr	r0, [pc, #92]	; (80036bc <HAL_TIM_MspPostInit+0xb8>)
 800365e:	f000 fd75 	bl	800414c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8003662:	e022      	b.n	80036aa <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM9)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a15      	ldr	r2, [pc, #84]	; (80036c0 <HAL_TIM_MspPostInit+0xbc>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d11d      	bne.n	80036aa <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]
 8003672:	4b11      	ldr	r3, [pc, #68]	; (80036b8 <HAL_TIM_MspPostInit+0xb4>)
 8003674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003676:	4a10      	ldr	r2, [pc, #64]	; (80036b8 <HAL_TIM_MspPostInit+0xb4>)
 8003678:	f043 0310 	orr.w	r3, r3, #16
 800367c:	6313      	str	r3, [r2, #48]	; 0x30
 800367e:	4b0e      	ldr	r3, [pc, #56]	; (80036b8 <HAL_TIM_MspPostInit+0xb4>)
 8003680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003682:	f003 0310 	and.w	r3, r3, #16
 8003686:	60fb      	str	r3, [r7, #12]
 8003688:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800368a:	2320      	movs	r3, #32
 800368c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800368e:	2302      	movs	r3, #2
 8003690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003692:	2300      	movs	r3, #0
 8003694:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003696:	2300      	movs	r3, #0
 8003698:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800369a:	2303      	movs	r3, #3
 800369c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800369e:	f107 0314 	add.w	r3, r7, #20
 80036a2:	4619      	mov	r1, r3
 80036a4:	4807      	ldr	r0, [pc, #28]	; (80036c4 <HAL_TIM_MspPostInit+0xc0>)
 80036a6:	f000 fd51 	bl	800414c <HAL_GPIO_Init>
}
 80036aa:	bf00      	nop
 80036ac:	3728      	adds	r7, #40	; 0x28
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}
 80036b2:	bf00      	nop
 80036b4:	40000c00 	.word	0x40000c00
 80036b8:	40023800 	.word	0x40023800
 80036bc:	40020000 	.word	0x40020000
 80036c0:	40014000 	.word	0x40014000
 80036c4:	40021000 	.word	0x40021000

080036c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08c      	sub	sp, #48	; 0x30
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d0:	f107 031c 	add.w	r3, r7, #28
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	605a      	str	r2, [r3, #4]
 80036da:	609a      	str	r2, [r3, #8]
 80036dc:	60da      	str	r2, [r3, #12]
 80036de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a3b      	ldr	r2, [pc, #236]	; (80037d4 <HAL_UART_MspInit+0x10c>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d135      	bne.n	8003756 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036ea:	2300      	movs	r3, #0
 80036ec:	61bb      	str	r3, [r7, #24]
 80036ee:	4b3a      	ldr	r3, [pc, #232]	; (80037d8 <HAL_UART_MspInit+0x110>)
 80036f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f2:	4a39      	ldr	r2, [pc, #228]	; (80037d8 <HAL_UART_MspInit+0x110>)
 80036f4:	f043 0310 	orr.w	r3, r3, #16
 80036f8:	6453      	str	r3, [r2, #68]	; 0x44
 80036fa:	4b37      	ldr	r3, [pc, #220]	; (80037d8 <HAL_UART_MspInit+0x110>)
 80036fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fe:	f003 0310 	and.w	r3, r3, #16
 8003702:	61bb      	str	r3, [r7, #24]
 8003704:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003706:	2300      	movs	r3, #0
 8003708:	617b      	str	r3, [r7, #20]
 800370a:	4b33      	ldr	r3, [pc, #204]	; (80037d8 <HAL_UART_MspInit+0x110>)
 800370c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370e:	4a32      	ldr	r2, [pc, #200]	; (80037d8 <HAL_UART_MspInit+0x110>)
 8003710:	f043 0301 	orr.w	r3, r3, #1
 8003714:	6313      	str	r3, [r2, #48]	; 0x30
 8003716:	4b30      	ldr	r3, [pc, #192]	; (80037d8 <HAL_UART_MspInit+0x110>)
 8003718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	617b      	str	r3, [r7, #20]
 8003720:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003722:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003726:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003728:	2302      	movs	r3, #2
 800372a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372c:	2300      	movs	r3, #0
 800372e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003730:	2303      	movs	r3, #3
 8003732:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003734:	2307      	movs	r3, #7
 8003736:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003738:	f107 031c 	add.w	r3, r7, #28
 800373c:	4619      	mov	r1, r3
 800373e:	4827      	ldr	r0, [pc, #156]	; (80037dc <HAL_UART_MspInit+0x114>)
 8003740:	f000 fd04 	bl	800414c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003744:	2200      	movs	r2, #0
 8003746:	2105      	movs	r1, #5
 8003748:	2025      	movs	r0, #37	; 0x25
 800374a:	f000 fc43 	bl	8003fd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800374e:	2025      	movs	r0, #37	; 0x25
 8003750:	f000 fc5c 	bl	800400c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003754:	e039      	b.n	80037ca <HAL_UART_MspInit+0x102>
  else if(huart->Instance==USART3)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a21      	ldr	r2, [pc, #132]	; (80037e0 <HAL_UART_MspInit+0x118>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d134      	bne.n	80037ca <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003760:	2300      	movs	r3, #0
 8003762:	613b      	str	r3, [r7, #16]
 8003764:	4b1c      	ldr	r3, [pc, #112]	; (80037d8 <HAL_UART_MspInit+0x110>)
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	4a1b      	ldr	r2, [pc, #108]	; (80037d8 <HAL_UART_MspInit+0x110>)
 800376a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800376e:	6413      	str	r3, [r2, #64]	; 0x40
 8003770:	4b19      	ldr	r3, [pc, #100]	; (80037d8 <HAL_UART_MspInit+0x110>)
 8003772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003774:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003778:	613b      	str	r3, [r7, #16]
 800377a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800377c:	2300      	movs	r3, #0
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	4b15      	ldr	r3, [pc, #84]	; (80037d8 <HAL_UART_MspInit+0x110>)
 8003782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003784:	4a14      	ldr	r2, [pc, #80]	; (80037d8 <HAL_UART_MspInit+0x110>)
 8003786:	f043 0302 	orr.w	r3, r3, #2
 800378a:	6313      	str	r3, [r2, #48]	; 0x30
 800378c:	4b12      	ldr	r3, [pc, #72]	; (80037d8 <HAL_UART_MspInit+0x110>)
 800378e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	60fb      	str	r3, [r7, #12]
 8003796:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003798:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800379c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800379e:	2302      	movs	r3, #2
 80037a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a2:	2300      	movs	r3, #0
 80037a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037a6:	2303      	movs	r3, #3
 80037a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037aa:	2307      	movs	r3, #7
 80037ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037ae:	f107 031c 	add.w	r3, r7, #28
 80037b2:	4619      	mov	r1, r3
 80037b4:	480b      	ldr	r0, [pc, #44]	; (80037e4 <HAL_UART_MspInit+0x11c>)
 80037b6:	f000 fcc9 	bl	800414c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80037ba:	2200      	movs	r2, #0
 80037bc:	2105      	movs	r1, #5
 80037be:	2027      	movs	r0, #39	; 0x27
 80037c0:	f000 fc08 	bl	8003fd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80037c4:	2027      	movs	r0, #39	; 0x27
 80037c6:	f000 fc21 	bl	800400c <HAL_NVIC_EnableIRQ>
}
 80037ca:	bf00      	nop
 80037cc:	3730      	adds	r7, #48	; 0x30
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	40011000 	.word	0x40011000
 80037d8:	40023800 	.word	0x40023800
 80037dc:	40020000 	.word	0x40020000
 80037e0:	40004800 	.word	0x40004800
 80037e4:	40020400 	.word	0x40020400

080037e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b08c      	sub	sp, #48	; 0x30
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80037f4:	2300      	movs	r3, #0
 80037f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 80037f8:	2300      	movs	r3, #0
 80037fa:	60bb      	str	r3, [r7, #8]
 80037fc:	4b2e      	ldr	r3, [pc, #184]	; (80038b8 <HAL_InitTick+0xd0>)
 80037fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003800:	4a2d      	ldr	r2, [pc, #180]	; (80038b8 <HAL_InitTick+0xd0>)
 8003802:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003806:	6453      	str	r3, [r2, #68]	; 0x44
 8003808:	4b2b      	ldr	r3, [pc, #172]	; (80038b8 <HAL_InitTick+0xd0>)
 800380a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003810:	60bb      	str	r3, [r7, #8]
 8003812:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003814:	f107 020c 	add.w	r2, r7, #12
 8003818:	f107 0310 	add.w	r3, r7, #16
 800381c:	4611      	mov	r1, r2
 800381e:	4618      	mov	r0, r3
 8003820:	f001 faa2 	bl	8004d68 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003824:	f001 fa8c 	bl	8004d40 <HAL_RCC_GetPCLK2Freq>
 8003828:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800382a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800382c:	4a23      	ldr	r2, [pc, #140]	; (80038bc <HAL_InitTick+0xd4>)
 800382e:	fba2 2303 	umull	r2, r3, r2, r3
 8003832:	0c9b      	lsrs	r3, r3, #18
 8003834:	3b01      	subs	r3, #1
 8003836:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8003838:	4b21      	ldr	r3, [pc, #132]	; (80038c0 <HAL_InitTick+0xd8>)
 800383a:	4a22      	ldr	r2, [pc, #136]	; (80038c4 <HAL_InitTick+0xdc>)
 800383c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 800383e:	4b20      	ldr	r3, [pc, #128]	; (80038c0 <HAL_InitTick+0xd8>)
 8003840:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003844:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8003846:	4a1e      	ldr	r2, [pc, #120]	; (80038c0 <HAL_InitTick+0xd8>)
 8003848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384a:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 800384c:	4b1c      	ldr	r3, [pc, #112]	; (80038c0 <HAL_InitTick+0xd8>)
 800384e:	2200      	movs	r2, #0
 8003850:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003852:	4b1b      	ldr	r3, [pc, #108]	; (80038c0 <HAL_InitTick+0xd8>)
 8003854:	2200      	movs	r2, #0
 8003856:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003858:	4b19      	ldr	r3, [pc, #100]	; (80038c0 <HAL_InitTick+0xd8>)
 800385a:	2200      	movs	r2, #0
 800385c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 800385e:	4818      	ldr	r0, [pc, #96]	; (80038c0 <HAL_InitTick+0xd8>)
 8003860:	f001 fdca 	bl	80053f8 <HAL_TIM_Base_Init>
 8003864:	4603      	mov	r3, r0
 8003866:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800386a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800386e:	2b00      	cmp	r3, #0
 8003870:	d11b      	bne.n	80038aa <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8003872:	4813      	ldr	r0, [pc, #76]	; (80038c0 <HAL_InitTick+0xd8>)
 8003874:	f001 fe10 	bl	8005498 <HAL_TIM_Base_Start_IT>
 8003878:	4603      	mov	r3, r0
 800387a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800387e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003882:	2b00      	cmp	r3, #0
 8003884:	d111      	bne.n	80038aa <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003886:	2019      	movs	r0, #25
 8003888:	f000 fbc0 	bl	800400c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b0f      	cmp	r3, #15
 8003890:	d808      	bhi.n	80038a4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8003892:	2200      	movs	r2, #0
 8003894:	6879      	ldr	r1, [r7, #4]
 8003896:	2019      	movs	r0, #25
 8003898:	f000 fb9c 	bl	8003fd4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800389c:	4a0a      	ldr	r2, [pc, #40]	; (80038c8 <HAL_InitTick+0xe0>)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6013      	str	r3, [r2, #0]
 80038a2:	e002      	b.n	80038aa <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80038aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3730      	adds	r7, #48	; 0x30
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	40023800 	.word	0x40023800
 80038bc:	431bde83 	.word	0x431bde83
 80038c0:	20001018 	.word	0x20001018
 80038c4:	40014400 	.word	0x40014400
 80038c8:	200000bc 	.word	0x200000bc

080038cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038d0:	e7fe      	b.n	80038d0 <NMI_Handler+0x4>

080038d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038d2:	b480      	push	{r7}
 80038d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038d6:	e7fe      	b.n	80038d6 <HardFault_Handler+0x4>

080038d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038dc:	e7fe      	b.n	80038dc <MemManage_Handler+0x4>

080038de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038de:	b480      	push	{r7}
 80038e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038e2:	e7fe      	b.n	80038e2 <BusFault_Handler+0x4>

080038e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038e8:	e7fe      	b.n	80038e8 <UsageFault_Handler+0x4>

080038ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038ea:	b480      	push	{r7}
 80038ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038ee:	bf00      	nop
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80038fc:	4803      	ldr	r0, [pc, #12]	; (800390c <TIM1_UP_TIM10_IRQHandler+0x14>)
 80038fe:	f002 fa13 	bl	8005d28 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8003902:	4803      	ldr	r0, [pc, #12]	; (8003910 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8003904:	f002 fa10 	bl	8005d28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003908:	bf00      	nop
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20000314 	.word	0x20000314
 8003910:	20001018 	.word	0x20001018

08003914 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uint8_t data;
	HAL_UART_Receive(&huart1, (uint8_t*)&data, sizeof(data),0);
 800391a:	1df9      	adds	r1, r7, #7
 800391c:	2300      	movs	r3, #0
 800391e:	2201      	movs	r2, #1
 8003920:	4808      	ldr	r0, [pc, #32]	; (8003944 <USART1_IRQHandler+0x30>)
 8003922:	f003 fb2a 	bl	8006f7a <HAL_UART_Receive>
	data_receive(data);
 8003926:	79fb      	ldrb	r3, [r7, #7]
 8003928:	4618      	mov	r0, r3
 800392a:	f000 f94b 	bl	8003bc4 <data_receive>
	uart_handle(&angle_real);
 800392e:	4806      	ldr	r0, [pc, #24]	; (8003948 <USART1_IRQHandler+0x34>)
 8003930:	f000 f99a 	bl	8003c68 <uart_handle>

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003934:	4803      	ldr	r0, [pc, #12]	; (8003944 <USART1_IRQHandler+0x30>)
 8003936:	f003 fbb7 	bl	80070a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800393a:	bf00      	nop
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	200004c4 	.word	0x200004c4
 8003948:	20001074 	.word	0x20001074

0800394c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
		msgQueueObj_t msg;
		msg.buffer_index=0;
 8003952:	2300      	movs	r3, #0
 8003954:	707b      	strb	r3, [r7, #1]

		HAL_UART_Receive(&huart3, (uint8_t*)&msg.buffer, sizeof(msg.buffer),0);
 8003956:	4639      	mov	r1, r7
 8003958:	2300      	movs	r3, #0
 800395a:	2201      	movs	r2, #1
 800395c:	4810      	ldr	r0, [pc, #64]	; (80039a0 <USART3_IRQHandler+0x54>)
 800395e:	f003 fb0c 	bl	8006f7a <HAL_UART_Receive>
	//	UARTprintf("msg is: %d \r\n", msg.buffer);
		osMessageQueuePut(AxisDesireQueueHandle, &msg.buffer, 0, 0);
 8003962:	4b10      	ldr	r3, [pc, #64]	; (80039a4 <USART3_IRQHandler+0x58>)
 8003964:	6818      	ldr	r0, [r3, #0]
 8003966:	4639      	mov	r1, r7
 8003968:	2300      	movs	r3, #0
 800396a:	2200      	movs	r2, #0
 800396c:	f004 fc70 	bl	8008250 <osMessageQueuePut>
		BaseType_t checkIfYieldRequired;
		checkIfYieldRequired = xTaskResumeFromISR(AxisXYDesireHandle);
 8003970:	4b0d      	ldr	r3, [pc, #52]	; (80039a8 <USART3_IRQHandler+0x5c>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4618      	mov	r0, r3
 8003976:	f005 fef5 	bl	8009764 <xTaskResumeFromISR>
 800397a:	6078      	str	r0, [r7, #4]
		portYIELD_FROM_ISR(checkIfYieldRequired);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d007      	beq.n	8003992 <USART3_IRQHandler+0x46>
 8003982:	4b0a      	ldr	r3, [pc, #40]	; (80039ac <USART3_IRQHandler+0x60>)
 8003984:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003988:	601a      	str	r2, [r3, #0]
 800398a:	f3bf 8f4f 	dsb	sy
 800398e:	f3bf 8f6f 	isb	sy
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003992:	4803      	ldr	r0, [pc, #12]	; (80039a0 <USART3_IRQHandler+0x54>)
 8003994:	f003 fb88 	bl	80070a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003998:	bf00      	nop
 800399a:	3708      	adds	r7, #8
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	2000050c 	.word	0x2000050c
 80039a4:	20000568 	.word	0x20000568
 80039a8:	20000558 	.word	0x20000558
 80039ac:	e000ed04 	.word	0xe000ed04

080039b0 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80039b4:	4802      	ldr	r0, [pc, #8]	; (80039c0 <TIM8_CC_IRQHandler+0x10>)
 80039b6:	f002 f9b7 	bl	8005d28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 80039ba:	bf00      	nop
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000434 	.word	0x20000434

080039c4 <ITM_SendChar>:
//ITM Register Address
#define ITM_STIMULUS_PORT0		*((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN			*((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	4603      	mov	r3, r0
 80039cc:	71fb      	strb	r3, [r7, #7]
	// Enable TRCENA
	DEMCR |= (1<<24);
 80039ce:	4b0f      	ldr	r3, [pc, #60]	; (8003a0c <ITM_SendChar+0x48>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a0e      	ldr	r2, [pc, #56]	; (8003a0c <ITM_SendChar+0x48>)
 80039d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039d8:	6013      	str	r3, [r2, #0]

	// Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 80039da:	4b0d      	ldr	r3, [pc, #52]	; (8003a10 <ITM_SendChar+0x4c>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a0c      	ldr	r2, [pc, #48]	; (8003a10 <ITM_SendChar+0x4c>)
 80039e0:	f043 0301 	orr.w	r3, r3, #1
 80039e4:	6013      	str	r3, [r2, #0]

	// Read FIFO Status in bit[0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80039e6:	bf00      	nop
 80039e8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0f8      	beq.n	80039e8 <ITM_SendChar+0x24>

	// Write to ITM Stimulus Port0
	ITM_STIMULUS_PORT0 = ch;
 80039f6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80039fa:	79fb      	ldrb	r3, [r7, #7]
 80039fc:	6013      	str	r3, [r2, #0]
}
 80039fe:	bf00      	nop
 8003a00:	370c      	adds	r7, #12
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	e000edfc 	.word	0xe000edfc
 8003a10:	e0000e00 	.word	0xe0000e00

08003a14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  return 1;
 8003a18:	2301      	movs	r3, #1
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <_kill>:

int _kill(int pid, int sig)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a2e:	f008 fbc3 	bl	800c1b8 <__errno>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2216      	movs	r2, #22
 8003a36:	601a      	str	r2, [r3, #0]
  return -1;
 8003a38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3708      	adds	r7, #8
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <_exit>:

void _exit (int status)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a4c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f7ff ffe7 	bl	8003a24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a56:	e7fe      	b.n	8003a56 <_exit+0x12>

08003a58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b086      	sub	sp, #24
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a64:	2300      	movs	r3, #0
 8003a66:	617b      	str	r3, [r7, #20]
 8003a68:	e00a      	b.n	8003a80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003a6a:	f3af 8000 	nop.w
 8003a6e:	4601      	mov	r1, r0
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	1c5a      	adds	r2, r3, #1
 8003a74:	60ba      	str	r2, [r7, #8]
 8003a76:	b2ca      	uxtb	r2, r1
 8003a78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	617b      	str	r3, [r7, #20]
 8003a80:	697a      	ldr	r2, [r7, #20]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	dbf0      	blt.n	8003a6a <_read+0x12>
  }

  return len;
 8003a88:	687b      	ldr	r3, [r7, #4]
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3718      	adds	r7, #24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a92:	b580      	push	{r7, lr}
 8003a94:	b086      	sub	sp, #24
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	60f8      	str	r0, [r7, #12]
 8003a9a:	60b9      	str	r1, [r7, #8]
 8003a9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	617b      	str	r3, [r7, #20]
 8003aa2:	e009      	b.n	8003ab8 <_write+0x26>
  {
//    __io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	1c5a      	adds	r2, r3, #1
 8003aa8:	60ba      	str	r2, [r7, #8]
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7ff ff89 	bl	80039c4 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	617b      	str	r3, [r7, #20]
 8003ab8:	697a      	ldr	r2, [r7, #20]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	dbf1      	blt.n	8003aa4 <_write+0x12>
  }
  return len;
 8003ac0:	687b      	ldr	r3, [r7, #4]
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3718      	adds	r7, #24
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <_close>:

int _close(int file)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b083      	sub	sp, #12
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ad2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr

08003ae2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ae2:	b480      	push	{r7}
 8003ae4:	b083      	sub	sp, #12
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
 8003aea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003af2:	605a      	str	r2, [r3, #4]
  return 0;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr

08003b02 <_isatty>:

int _isatty(int file)
{
 8003b02:	b480      	push	{r7}
 8003b04:	b083      	sub	sp, #12
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b0a:	2301      	movs	r3, #1
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3714      	adds	r7, #20
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr
	...

08003b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b086      	sub	sp, #24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b3c:	4a14      	ldr	r2, [pc, #80]	; (8003b90 <_sbrk+0x5c>)
 8003b3e:	4b15      	ldr	r3, [pc, #84]	; (8003b94 <_sbrk+0x60>)
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b48:	4b13      	ldr	r3, [pc, #76]	; (8003b98 <_sbrk+0x64>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d102      	bne.n	8003b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b50:	4b11      	ldr	r3, [pc, #68]	; (8003b98 <_sbrk+0x64>)
 8003b52:	4a12      	ldr	r2, [pc, #72]	; (8003b9c <_sbrk+0x68>)
 8003b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b56:	4b10      	ldr	r3, [pc, #64]	; (8003b98 <_sbrk+0x64>)
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4413      	add	r3, r2
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d207      	bcs.n	8003b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b64:	f008 fb28 	bl	800c1b8 <__errno>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	220c      	movs	r2, #12
 8003b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b72:	e009      	b.n	8003b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b74:	4b08      	ldr	r3, [pc, #32]	; (8003b98 <_sbrk+0x64>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b7a:	4b07      	ldr	r3, [pc, #28]	; (8003b98 <_sbrk+0x64>)
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4413      	add	r3, r2
 8003b82:	4a05      	ldr	r2, [pc, #20]	; (8003b98 <_sbrk+0x64>)
 8003b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b86:	68fb      	ldr	r3, [r7, #12]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3718      	adds	r7, #24
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	20020000 	.word	0x20020000
 8003b94:	00000400 	.word	0x00000400
 8003b98:	20001060 	.word	0x20001060
 8003b9c:	20005b38 	.word	0x20005b38

08003ba0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ba4:	4b06      	ldr	r3, [pc, #24]	; (8003bc0 <SystemInit+0x20>)
 8003ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003baa:	4a05      	ldr	r2, [pc, #20]	; (8003bc0 <SystemInit+0x20>)
 8003bac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003bb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003bb4:	bf00      	nop
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	e000ed00 	.word	0xe000ed00

08003bc4 <data_receive>:
static uint8_t uart_flag = 0;
static uint8_t receive_flag = 0;
angleRead_t angle_real;
//Receive and storage data from uart protocol
void data_receive(uint8_t data)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	4603      	mov	r3, r0
 8003bcc:	71fb      	strb	r3, [r7, #7]
	if(data == 0x55 && uart_len == 0)
 8003bce:	79fb      	ldrb	r3, [r7, #7]
 8003bd0:	2b55      	cmp	r3, #85	; 0x55
 8003bd2:	d106      	bne.n	8003be2 <data_receive+0x1e>
 8003bd4:	4b14      	ldr	r3, [pc, #80]	; (8003c28 <data_receive+0x64>)
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d102      	bne.n	8003be2 <data_receive+0x1e>
	{
		receive_flag = 1;
 8003bdc:	4b13      	ldr	r3, [pc, #76]	; (8003c2c <data_receive+0x68>)
 8003bde:	2201      	movs	r2, #1
 8003be0:	701a      	strb	r2, [r3, #0]
	}

	if(receive_flag)
 8003be2:	4b12      	ldr	r3, [pc, #72]	; (8003c2c <data_receive+0x68>)
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d017      	beq.n	8003c1a <data_receive+0x56>
	{
		if(uart_len == 10)
 8003bea:	4b0f      	ldr	r3, [pc, #60]	; (8003c28 <data_receive+0x64>)
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	2b0a      	cmp	r3, #10
 8003bf0:	d109      	bne.n	8003c06 <data_receive+0x42>
		{
			buff[uart_len] = data;
 8003bf2:	4b0d      	ldr	r3, [pc, #52]	; (8003c28 <data_receive+0x64>)
 8003bf4:	781b      	ldrb	r3, [r3, #0]
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	4a0d      	ldr	r2, [pc, #52]	; (8003c30 <data_receive+0x6c>)
 8003bfa:	79fb      	ldrb	r3, [r7, #7]
 8003bfc:	5453      	strb	r3, [r2, r1]
			uart_flag = 1;
 8003bfe:	4b0d      	ldr	r3, [pc, #52]	; (8003c34 <data_receive+0x70>)
 8003c00:	2201      	movs	r2, #1
 8003c02:	701a      	strb	r2, [r3, #0]
		else
		{
			buff[uart_len++] = data;
		}
	}
}
 8003c04:	e009      	b.n	8003c1a <data_receive+0x56>
			buff[uart_len++] = data;
 8003c06:	4b08      	ldr	r3, [pc, #32]	; (8003c28 <data_receive+0x64>)
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	1c5a      	adds	r2, r3, #1
 8003c0c:	b2d1      	uxtb	r1, r2
 8003c0e:	4a06      	ldr	r2, [pc, #24]	; (8003c28 <data_receive+0x64>)
 8003c10:	7011      	strb	r1, [r2, #0]
 8003c12:	4619      	mov	r1, r3
 8003c14:	4a06      	ldr	r2, [pc, #24]	; (8003c30 <data_receive+0x6c>)
 8003c16:	79fb      	ldrb	r3, [r7, #7]
 8003c18:	5453      	strb	r3, [r2, r1]
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	2000106f 	.word	0x2000106f
 8003c2c:	20001071 	.word	0x20001071
 8003c30:	20001064 	.word	0x20001064
 8003c34:	20001070 	.word	0x20001070

08003c38 <data_handle>:
//==============================================//
// handling hex data to the angle of x, y, z

short data_handle(uint8_t dataH, uint8_t dataL)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	4603      	mov	r3, r0
 8003c40:	460a      	mov	r2, r1
 8003c42:	71fb      	strb	r3, [r7, #7]
 8003c44:	4613      	mov	r3, r2
 8003c46:	71bb      	strb	r3, [r7, #6]
	short data;
	data = ((short)((short)dataH<<8)|dataL);
 8003c48:	79fb      	ldrb	r3, [r7, #7]
 8003c4a:	021b      	lsls	r3, r3, #8
 8003c4c:	b21a      	sxth	r2, r3
 8003c4e:	79bb      	ldrb	r3, [r7, #6]
 8003c50:	b21b      	sxth	r3, r3
 8003c52:	4313      	orrs	r3, r2
 8003c54:	81fb      	strh	r3, [r7, #14]
	return data;
 8003c56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3714      	adds	r7, #20
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
	...

08003c68 <uart_handle>:
//---------------------------------------------//
void uart_handle(angleRead_t *angle)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
	if(uart_flag)
 8003c70:	4b40      	ldr	r3, [pc, #256]	; (8003d74 <uart_handle+0x10c>)
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d078      	beq.n	8003d6a <uart_handle+0x102>
	{
		if(buff[1] == 0x53) // so sanh xem loai du lieu gui la gi, 0x53: goc quay
 8003c78:	4b3f      	ldr	r3, [pc, #252]	; (8003d78 <uart_handle+0x110>)
 8003c7a:	785b      	ldrb	r3, [r3, #1]
 8003c7c:	2b53      	cmp	r3, #83	; 0x53
 8003c7e:	d16b      	bne.n	8003d58 <uart_handle+0xf0>
		{
			angle->x = (int16_t)(data_handle(buff[3], buff[2]) / 32768.0*180.0);
 8003c80:	4b3d      	ldr	r3, [pc, #244]	; (8003d78 <uart_handle+0x110>)
 8003c82:	78db      	ldrb	r3, [r3, #3]
 8003c84:	4a3c      	ldr	r2, [pc, #240]	; (8003d78 <uart_handle+0x110>)
 8003c86:	7892      	ldrb	r2, [r2, #2]
 8003c88:	4611      	mov	r1, r2
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7ff ffd4 	bl	8003c38 <data_handle>
 8003c90:	4603      	mov	r3, r0
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7fc fc46 	bl	8000524 <__aeabi_i2d>
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	4b37      	ldr	r3, [pc, #220]	; (8003d7c <uart_handle+0x114>)
 8003c9e:	f7fc fdd5 	bl	800084c <__aeabi_ddiv>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	4610      	mov	r0, r2
 8003ca8:	4619      	mov	r1, r3
 8003caa:	f04f 0200 	mov.w	r2, #0
 8003cae:	4b34      	ldr	r3, [pc, #208]	; (8003d80 <uart_handle+0x118>)
 8003cb0:	f7fc fca2 	bl	80005f8 <__aeabi_dmul>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	4610      	mov	r0, r2
 8003cba:	4619      	mov	r1, r3
 8003cbc:	f7fc ff4c 	bl	8000b58 <__aeabi_d2iz>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	b21a      	sxth	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	801a      	strh	r2, [r3, #0]
			angle->y = (int16_t)(data_handle(buff[5], buff[4]) / 32768.0*180.0);
 8003cc8:	4b2b      	ldr	r3, [pc, #172]	; (8003d78 <uart_handle+0x110>)
 8003cca:	795b      	ldrb	r3, [r3, #5]
 8003ccc:	4a2a      	ldr	r2, [pc, #168]	; (8003d78 <uart_handle+0x110>)
 8003cce:	7912      	ldrb	r2, [r2, #4]
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f7ff ffb0 	bl	8003c38 <data_handle>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7fc fc22 	bl	8000524 <__aeabi_i2d>
 8003ce0:	f04f 0200 	mov.w	r2, #0
 8003ce4:	4b25      	ldr	r3, [pc, #148]	; (8003d7c <uart_handle+0x114>)
 8003ce6:	f7fc fdb1 	bl	800084c <__aeabi_ddiv>
 8003cea:	4602      	mov	r2, r0
 8003cec:	460b      	mov	r3, r1
 8003cee:	4610      	mov	r0, r2
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	f04f 0200 	mov.w	r2, #0
 8003cf6:	4b22      	ldr	r3, [pc, #136]	; (8003d80 <uart_handle+0x118>)
 8003cf8:	f7fc fc7e 	bl	80005f8 <__aeabi_dmul>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	460b      	mov	r3, r1
 8003d00:	4610      	mov	r0, r2
 8003d02:	4619      	mov	r1, r3
 8003d04:	f7fc ff28 	bl	8000b58 <__aeabi_d2iz>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	b21a      	sxth	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	805a      	strh	r2, [r3, #2]
			angle->z = (int16_t)(data_handle(buff[7], buff[6]) / 32768.0*180.0);
 8003d10:	4b19      	ldr	r3, [pc, #100]	; (8003d78 <uart_handle+0x110>)
 8003d12:	79db      	ldrb	r3, [r3, #7]
 8003d14:	4a18      	ldr	r2, [pc, #96]	; (8003d78 <uart_handle+0x110>)
 8003d16:	7992      	ldrb	r2, [r2, #6]
 8003d18:	4611      	mov	r1, r2
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f7ff ff8c 	bl	8003c38 <data_handle>
 8003d20:	4603      	mov	r3, r0
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7fc fbfe 	bl	8000524 <__aeabi_i2d>
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	4b13      	ldr	r3, [pc, #76]	; (8003d7c <uart_handle+0x114>)
 8003d2e:	f7fc fd8d 	bl	800084c <__aeabi_ddiv>
 8003d32:	4602      	mov	r2, r0
 8003d34:	460b      	mov	r3, r1
 8003d36:	4610      	mov	r0, r2
 8003d38:	4619      	mov	r1, r3
 8003d3a:	f04f 0200 	mov.w	r2, #0
 8003d3e:	4b10      	ldr	r3, [pc, #64]	; (8003d80 <uart_handle+0x118>)
 8003d40:	f7fc fc5a 	bl	80005f8 <__aeabi_dmul>
 8003d44:	4602      	mov	r2, r0
 8003d46:	460b      	mov	r3, r1
 8003d48:	4610      	mov	r0, r2
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	f7fc ff04 	bl	8000b58 <__aeabi_d2iz>
 8003d50:	4603      	mov	r3, r0
 8003d52:	b21a      	sxth	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	809a      	strh	r2, [r3, #4]
		}
		receive_flag = 0;
 8003d58:	4b0a      	ldr	r3, [pc, #40]	; (8003d84 <uart_handle+0x11c>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	701a      	strb	r2, [r3, #0]
		uart_len = 0;
 8003d5e:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <uart_handle+0x120>)
 8003d60:	2200      	movs	r2, #0
 8003d62:	701a      	strb	r2, [r3, #0]
		uart_flag = 0;
 8003d64:	4b03      	ldr	r3, [pc, #12]	; (8003d74 <uart_handle+0x10c>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	701a      	strb	r2, [r3, #0]
	}
}
 8003d6a:	bf00      	nop
 8003d6c:	3708      	adds	r7, #8
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	20001070 	.word	0x20001070
 8003d78:	20001064 	.word	0x20001064
 8003d7c:	40e00000 	.word	0x40e00000
 8003d80:	40668000 	.word	0x40668000
 8003d84:	20001071 	.word	0x20001071
 8003d88:	2000106f 	.word	0x2000106f

08003d8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack     /* set stack pointer */
 8003d8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003dc4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003d90:	f7ff ff06 	bl	8003ba0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003d94:	480c      	ldr	r0, [pc, #48]	; (8003dc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003d96:	490d      	ldr	r1, [pc, #52]	; (8003dcc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003d98:	4a0d      	ldr	r2, [pc, #52]	; (8003dd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003d9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003d9c:	e002      	b.n	8003da4 <LoopCopyDataInit>

08003d9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003d9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003da0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003da2:	3304      	adds	r3, #4

08003da4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003da4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003da6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003da8:	d3f9      	bcc.n	8003d9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003daa:	4a0a      	ldr	r2, [pc, #40]	; (8003dd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003dac:	4c0a      	ldr	r4, [pc, #40]	; (8003dd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003dae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003db0:	e001      	b.n	8003db6 <LoopFillZerobss>

08003db2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003db2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003db4:	3204      	adds	r2, #4

08003db6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003db6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003db8:	d3fb      	bcc.n	8003db2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003dba:	f008 fa03 	bl	800c1c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003dbe:	f7fd fa07 	bl	80011d0 <main>
  bx  lr    
 8003dc2:	4770      	bx	lr
   ldr   sp, =_estack     /* set stack pointer */
 8003dc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003dc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003dcc:	20000290 	.word	0x20000290
  ldr r2, =_sidata
 8003dd0:	080115d0 	.word	0x080115d0
  ldr r2, =_sbss
 8003dd4:	20000290 	.word	0x20000290
  ldr r4, =_ebss
 8003dd8:	20005b34 	.word	0x20005b34

08003ddc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ddc:	e7fe      	b.n	8003ddc <ADC_IRQHandler>
	...

08003de0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003de4:	4b0e      	ldr	r3, [pc, #56]	; (8003e20 <HAL_Init+0x40>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a0d      	ldr	r2, [pc, #52]	; (8003e20 <HAL_Init+0x40>)
 8003dea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003df0:	4b0b      	ldr	r3, [pc, #44]	; (8003e20 <HAL_Init+0x40>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a0a      	ldr	r2, [pc, #40]	; (8003e20 <HAL_Init+0x40>)
 8003df6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dfa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003dfc:	4b08      	ldr	r3, [pc, #32]	; (8003e20 <HAL_Init+0x40>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a07      	ldr	r2, [pc, #28]	; (8003e20 <HAL_Init+0x40>)
 8003e02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e08:	2003      	movs	r0, #3
 8003e0a:	f000 f8d8 	bl	8003fbe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e0e:	200f      	movs	r0, #15
 8003e10:	f7ff fcea 	bl	80037e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e14:	f7ff fa28 	bl	8003268 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	40023c00 	.word	0x40023c00

08003e24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e28:	4b06      	ldr	r3, [pc, #24]	; (8003e44 <HAL_IncTick+0x20>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	4b06      	ldr	r3, [pc, #24]	; (8003e48 <HAL_IncTick+0x24>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4413      	add	r3, r2
 8003e34:	4a04      	ldr	r2, [pc, #16]	; (8003e48 <HAL_IncTick+0x24>)
 8003e36:	6013      	str	r3, [r2, #0]
}
 8003e38:	bf00      	nop
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	200000c0 	.word	0x200000c0
 8003e48:	2000107c 	.word	0x2000107c

08003e4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
  return uwTick;
 8003e50:	4b03      	ldr	r3, [pc, #12]	; (8003e60 <HAL_GetTick+0x14>)
 8003e52:	681b      	ldr	r3, [r3, #0]
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	2000107c 	.word	0x2000107c

08003e64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f003 0307 	and.w	r3, r3, #7
 8003e72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e74:	4b0c      	ldr	r3, [pc, #48]	; (8003ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e7a:	68ba      	ldr	r2, [r7, #8]
 8003e7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e80:	4013      	ands	r3, r2
 8003e82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e96:	4a04      	ldr	r2, [pc, #16]	; (8003ea8 <__NVIC_SetPriorityGrouping+0x44>)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	60d3      	str	r3, [r2, #12]
}
 8003e9c:	bf00      	nop
 8003e9e:	3714      	adds	r7, #20
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr
 8003ea8:	e000ed00 	.word	0xe000ed00

08003eac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003eb0:	4b04      	ldr	r3, [pc, #16]	; (8003ec4 <__NVIC_GetPriorityGrouping+0x18>)
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	0a1b      	lsrs	r3, r3, #8
 8003eb6:	f003 0307 	and.w	r3, r3, #7
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	e000ed00 	.word	0xe000ed00

08003ec8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	4603      	mov	r3, r0
 8003ed0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	db0b      	blt.n	8003ef2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003eda:	79fb      	ldrb	r3, [r7, #7]
 8003edc:	f003 021f 	and.w	r2, r3, #31
 8003ee0:	4907      	ldr	r1, [pc, #28]	; (8003f00 <__NVIC_EnableIRQ+0x38>)
 8003ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee6:	095b      	lsrs	r3, r3, #5
 8003ee8:	2001      	movs	r0, #1
 8003eea:	fa00 f202 	lsl.w	r2, r0, r2
 8003eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ef2:	bf00      	nop
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	e000e100 	.word	0xe000e100

08003f04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	6039      	str	r1, [r7, #0]
 8003f0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	db0a      	blt.n	8003f2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	b2da      	uxtb	r2, r3
 8003f1c:	490c      	ldr	r1, [pc, #48]	; (8003f50 <__NVIC_SetPriority+0x4c>)
 8003f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f22:	0112      	lsls	r2, r2, #4
 8003f24:	b2d2      	uxtb	r2, r2
 8003f26:	440b      	add	r3, r1
 8003f28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f2c:	e00a      	b.n	8003f44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	b2da      	uxtb	r2, r3
 8003f32:	4908      	ldr	r1, [pc, #32]	; (8003f54 <__NVIC_SetPriority+0x50>)
 8003f34:	79fb      	ldrb	r3, [r7, #7]
 8003f36:	f003 030f 	and.w	r3, r3, #15
 8003f3a:	3b04      	subs	r3, #4
 8003f3c:	0112      	lsls	r2, r2, #4
 8003f3e:	b2d2      	uxtb	r2, r2
 8003f40:	440b      	add	r3, r1
 8003f42:	761a      	strb	r2, [r3, #24]
}
 8003f44:	bf00      	nop
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr
 8003f50:	e000e100 	.word	0xe000e100
 8003f54:	e000ed00 	.word	0xe000ed00

08003f58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b089      	sub	sp, #36	; 0x24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f003 0307 	and.w	r3, r3, #7
 8003f6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	f1c3 0307 	rsb	r3, r3, #7
 8003f72:	2b04      	cmp	r3, #4
 8003f74:	bf28      	it	cs
 8003f76:	2304      	movcs	r3, #4
 8003f78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	2b06      	cmp	r3, #6
 8003f80:	d902      	bls.n	8003f88 <NVIC_EncodePriority+0x30>
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	3b03      	subs	r3, #3
 8003f86:	e000      	b.n	8003f8a <NVIC_EncodePriority+0x32>
 8003f88:	2300      	movs	r3, #0
 8003f8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	43da      	mvns	r2, r3
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	401a      	ands	r2, r3
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8003faa:	43d9      	mvns	r1, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fb0:	4313      	orrs	r3, r2
         );
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3724      	adds	r7, #36	; 0x24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr

08003fbe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b082      	sub	sp, #8
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7ff ff4c 	bl	8003e64 <__NVIC_SetPriorityGrouping>
}
 8003fcc:	bf00      	nop
 8003fce:	3708      	adds	r7, #8
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b086      	sub	sp, #24
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	4603      	mov	r3, r0
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]
 8003fe0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fe6:	f7ff ff61 	bl	8003eac <__NVIC_GetPriorityGrouping>
 8003fea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	68b9      	ldr	r1, [r7, #8]
 8003ff0:	6978      	ldr	r0, [r7, #20]
 8003ff2:	f7ff ffb1 	bl	8003f58 <NVIC_EncodePriority>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ffc:	4611      	mov	r1, r2
 8003ffe:	4618      	mov	r0, r3
 8004000:	f7ff ff80 	bl	8003f04 <__NVIC_SetPriority>
}
 8004004:	bf00      	nop
 8004006:	3718      	adds	r7, #24
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
 8004012:	4603      	mov	r3, r0
 8004014:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401a:	4618      	mov	r0, r3
 800401c:	f7ff ff54 	bl	8003ec8 <__NVIC_EnableIRQ>
}
 8004020:	bf00      	nop
 8004022:	3708      	adds	r7, #8
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004034:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004036:	f7ff ff09 	bl	8003e4c <HAL_GetTick>
 800403a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b02      	cmp	r3, #2
 8004046:	d008      	beq.n	800405a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2280      	movs	r2, #128	; 0x80
 800404c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e052      	b.n	8004100 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f022 0216 	bic.w	r2, r2, #22
 8004068:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	695a      	ldr	r2, [r3, #20]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004078:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407e:	2b00      	cmp	r3, #0
 8004080:	d103      	bne.n	800408a <HAL_DMA_Abort+0x62>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004086:	2b00      	cmp	r3, #0
 8004088:	d007      	beq.n	800409a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f022 0208 	bic.w	r2, r2, #8
 8004098:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0201 	bic.w	r2, r2, #1
 80040a8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040aa:	e013      	b.n	80040d4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80040ac:	f7ff fece 	bl	8003e4c <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b05      	cmp	r3, #5
 80040b8:	d90c      	bls.n	80040d4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2220      	movs	r2, #32
 80040be:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2203      	movs	r2, #3
 80040c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e015      	b.n	8004100 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1e4      	bne.n	80040ac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040e6:	223f      	movs	r2, #63	; 0x3f
 80040e8:	409a      	lsls	r2, r3
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004116:	b2db      	uxtb	r3, r3
 8004118:	2b02      	cmp	r3, #2
 800411a:	d004      	beq.n	8004126 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2280      	movs	r2, #128	; 0x80
 8004120:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e00c      	b.n	8004140 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2205      	movs	r2, #5
 800412a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f022 0201 	bic.w	r2, r2, #1
 800413c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800414c:	b480      	push	{r7}
 800414e:	b089      	sub	sp, #36	; 0x24
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
 8004154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004156:	2300      	movs	r3, #0
 8004158:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800415a:	2300      	movs	r3, #0
 800415c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800415e:	2300      	movs	r3, #0
 8004160:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004162:	2300      	movs	r3, #0
 8004164:	61fb      	str	r3, [r7, #28]
 8004166:	e16b      	b.n	8004440 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004168:	2201      	movs	r2, #1
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	fa02 f303 	lsl.w	r3, r2, r3
 8004170:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	697a      	ldr	r2, [r7, #20]
 8004178:	4013      	ands	r3, r2
 800417a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	429a      	cmp	r2, r3
 8004182:	f040 815a 	bne.w	800443a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f003 0303 	and.w	r3, r3, #3
 800418e:	2b01      	cmp	r3, #1
 8004190:	d005      	beq.n	800419e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800419a:	2b02      	cmp	r3, #2
 800419c:	d130      	bne.n	8004200 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	005b      	lsls	r3, r3, #1
 80041a8:	2203      	movs	r2, #3
 80041aa:	fa02 f303 	lsl.w	r3, r2, r3
 80041ae:	43db      	mvns	r3, r3
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	4013      	ands	r3, r2
 80041b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	68da      	ldr	r2, [r3, #12]
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	fa02 f303 	lsl.w	r3, r2, r3
 80041c2:	69ba      	ldr	r2, [r7, #24]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041d4:	2201      	movs	r2, #1
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	43db      	mvns	r3, r3
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4013      	ands	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	091b      	lsrs	r3, r3, #4
 80041ea:	f003 0201 	and.w	r2, r3, #1
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	f003 0303 	and.w	r3, r3, #3
 8004208:	2b03      	cmp	r3, #3
 800420a:	d017      	beq.n	800423c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	2203      	movs	r2, #3
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	43db      	mvns	r3, r3
 800421e:	69ba      	ldr	r2, [r7, #24]
 8004220:	4013      	ands	r3, r2
 8004222:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	689a      	ldr	r2, [r3, #8]
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	005b      	lsls	r3, r3, #1
 800422c:	fa02 f303 	lsl.w	r3, r2, r3
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	4313      	orrs	r3, r2
 8004234:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69ba      	ldr	r2, [r7, #24]
 800423a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f003 0303 	and.w	r3, r3, #3
 8004244:	2b02      	cmp	r3, #2
 8004246:	d123      	bne.n	8004290 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	08da      	lsrs	r2, r3, #3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	3208      	adds	r2, #8
 8004250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004254:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	f003 0307 	and.w	r3, r3, #7
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	220f      	movs	r2, #15
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	43db      	mvns	r3, r3
 8004266:	69ba      	ldr	r2, [r7, #24]
 8004268:	4013      	ands	r3, r2
 800426a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	691a      	ldr	r2, [r3, #16]
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	4313      	orrs	r3, r2
 8004280:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	08da      	lsrs	r2, r3, #3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	3208      	adds	r2, #8
 800428a:	69b9      	ldr	r1, [r7, #24]
 800428c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	005b      	lsls	r3, r3, #1
 800429a:	2203      	movs	r2, #3
 800429c:	fa02 f303 	lsl.w	r3, r2, r3
 80042a0:	43db      	mvns	r3, r3
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	4013      	ands	r3, r2
 80042a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f003 0203 	and.w	r2, r3, #3
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	005b      	lsls	r3, r3, #1
 80042b4:	fa02 f303 	lsl.w	r3, r2, r3
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	69ba      	ldr	r2, [r7, #24]
 80042c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f000 80b4 	beq.w	800443a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042d2:	2300      	movs	r3, #0
 80042d4:	60fb      	str	r3, [r7, #12]
 80042d6:	4b60      	ldr	r3, [pc, #384]	; (8004458 <HAL_GPIO_Init+0x30c>)
 80042d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042da:	4a5f      	ldr	r2, [pc, #380]	; (8004458 <HAL_GPIO_Init+0x30c>)
 80042dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042e0:	6453      	str	r3, [r2, #68]	; 0x44
 80042e2:	4b5d      	ldr	r3, [pc, #372]	; (8004458 <HAL_GPIO_Init+0x30c>)
 80042e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042ea:	60fb      	str	r3, [r7, #12]
 80042ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042ee:	4a5b      	ldr	r2, [pc, #364]	; (800445c <HAL_GPIO_Init+0x310>)
 80042f0:	69fb      	ldr	r3, [r7, #28]
 80042f2:	089b      	lsrs	r3, r3, #2
 80042f4:	3302      	adds	r3, #2
 80042f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	f003 0303 	and.w	r3, r3, #3
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	220f      	movs	r2, #15
 8004306:	fa02 f303 	lsl.w	r3, r2, r3
 800430a:	43db      	mvns	r3, r3
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	4013      	ands	r3, r2
 8004310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a52      	ldr	r2, [pc, #328]	; (8004460 <HAL_GPIO_Init+0x314>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d02b      	beq.n	8004372 <HAL_GPIO_Init+0x226>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a51      	ldr	r2, [pc, #324]	; (8004464 <HAL_GPIO_Init+0x318>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d025      	beq.n	800436e <HAL_GPIO_Init+0x222>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a50      	ldr	r2, [pc, #320]	; (8004468 <HAL_GPIO_Init+0x31c>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d01f      	beq.n	800436a <HAL_GPIO_Init+0x21e>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a4f      	ldr	r2, [pc, #316]	; (800446c <HAL_GPIO_Init+0x320>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d019      	beq.n	8004366 <HAL_GPIO_Init+0x21a>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a4e      	ldr	r2, [pc, #312]	; (8004470 <HAL_GPIO_Init+0x324>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d013      	beq.n	8004362 <HAL_GPIO_Init+0x216>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a4d      	ldr	r2, [pc, #308]	; (8004474 <HAL_GPIO_Init+0x328>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d00d      	beq.n	800435e <HAL_GPIO_Init+0x212>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a4c      	ldr	r2, [pc, #304]	; (8004478 <HAL_GPIO_Init+0x32c>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d007      	beq.n	800435a <HAL_GPIO_Init+0x20e>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a4b      	ldr	r2, [pc, #300]	; (800447c <HAL_GPIO_Init+0x330>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d101      	bne.n	8004356 <HAL_GPIO_Init+0x20a>
 8004352:	2307      	movs	r3, #7
 8004354:	e00e      	b.n	8004374 <HAL_GPIO_Init+0x228>
 8004356:	2308      	movs	r3, #8
 8004358:	e00c      	b.n	8004374 <HAL_GPIO_Init+0x228>
 800435a:	2306      	movs	r3, #6
 800435c:	e00a      	b.n	8004374 <HAL_GPIO_Init+0x228>
 800435e:	2305      	movs	r3, #5
 8004360:	e008      	b.n	8004374 <HAL_GPIO_Init+0x228>
 8004362:	2304      	movs	r3, #4
 8004364:	e006      	b.n	8004374 <HAL_GPIO_Init+0x228>
 8004366:	2303      	movs	r3, #3
 8004368:	e004      	b.n	8004374 <HAL_GPIO_Init+0x228>
 800436a:	2302      	movs	r3, #2
 800436c:	e002      	b.n	8004374 <HAL_GPIO_Init+0x228>
 800436e:	2301      	movs	r3, #1
 8004370:	e000      	b.n	8004374 <HAL_GPIO_Init+0x228>
 8004372:	2300      	movs	r3, #0
 8004374:	69fa      	ldr	r2, [r7, #28]
 8004376:	f002 0203 	and.w	r2, r2, #3
 800437a:	0092      	lsls	r2, r2, #2
 800437c:	4093      	lsls	r3, r2
 800437e:	69ba      	ldr	r2, [r7, #24]
 8004380:	4313      	orrs	r3, r2
 8004382:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004384:	4935      	ldr	r1, [pc, #212]	; (800445c <HAL_GPIO_Init+0x310>)
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	089b      	lsrs	r3, r3, #2
 800438a:	3302      	adds	r3, #2
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004392:	4b3b      	ldr	r3, [pc, #236]	; (8004480 <HAL_GPIO_Init+0x334>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	43db      	mvns	r3, r3
 800439c:	69ba      	ldr	r2, [r7, #24]
 800439e:	4013      	ands	r3, r2
 80043a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80043ae:	69ba      	ldr	r2, [r7, #24]
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043b6:	4a32      	ldr	r2, [pc, #200]	; (8004480 <HAL_GPIO_Init+0x334>)
 80043b8:	69bb      	ldr	r3, [r7, #24]
 80043ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043bc:	4b30      	ldr	r3, [pc, #192]	; (8004480 <HAL_GPIO_Init+0x334>)
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	43db      	mvns	r3, r3
 80043c6:	69ba      	ldr	r2, [r7, #24]
 80043c8:	4013      	ands	r3, r2
 80043ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	4313      	orrs	r3, r2
 80043de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043e0:	4a27      	ldr	r2, [pc, #156]	; (8004480 <HAL_GPIO_Init+0x334>)
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043e6:	4b26      	ldr	r3, [pc, #152]	; (8004480 <HAL_GPIO_Init+0x334>)
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	43db      	mvns	r3, r3
 80043f0:	69ba      	ldr	r2, [r7, #24]
 80043f2:	4013      	ands	r3, r2
 80043f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004402:	69ba      	ldr	r2, [r7, #24]
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	4313      	orrs	r3, r2
 8004408:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800440a:	4a1d      	ldr	r2, [pc, #116]	; (8004480 <HAL_GPIO_Init+0x334>)
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004410:	4b1b      	ldr	r3, [pc, #108]	; (8004480 <HAL_GPIO_Init+0x334>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	43db      	mvns	r3, r3
 800441a:	69ba      	ldr	r2, [r7, #24]
 800441c:	4013      	ands	r3, r2
 800441e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d003      	beq.n	8004434 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800442c:	69ba      	ldr	r2, [r7, #24]
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	4313      	orrs	r3, r2
 8004432:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004434:	4a12      	ldr	r2, [pc, #72]	; (8004480 <HAL_GPIO_Init+0x334>)
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	3301      	adds	r3, #1
 800443e:	61fb      	str	r3, [r7, #28]
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	2b0f      	cmp	r3, #15
 8004444:	f67f ae90 	bls.w	8004168 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004448:	bf00      	nop
 800444a:	bf00      	nop
 800444c:	3724      	adds	r7, #36	; 0x24
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	40023800 	.word	0x40023800
 800445c:	40013800 	.word	0x40013800
 8004460:	40020000 	.word	0x40020000
 8004464:	40020400 	.word	0x40020400
 8004468:	40020800 	.word	0x40020800
 800446c:	40020c00 	.word	0x40020c00
 8004470:	40021000 	.word	0x40021000
 8004474:	40021400 	.word	0x40021400
 8004478:	40021800 	.word	0x40021800
 800447c:	40021c00 	.word	0x40021c00
 8004480:	40013c00 	.word	0x40013c00

08004484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	460b      	mov	r3, r1
 800448e:	807b      	strh	r3, [r7, #2]
 8004490:	4613      	mov	r3, r2
 8004492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004494:	787b      	ldrb	r3, [r7, #1]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800449a:	887a      	ldrh	r2, [r7, #2]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044a0:	e003      	b.n	80044aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044a2:	887b      	ldrh	r3, [r7, #2]
 80044a4:	041a      	lsls	r2, r3, #16
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	619a      	str	r2, [r3, #24]
}
 80044aa:	bf00      	nop
 80044ac:	370c      	adds	r7, #12
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
	...

080044b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b086      	sub	sp, #24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d101      	bne.n	80044ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e267      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d075      	beq.n	80045c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044d6:	4b88      	ldr	r3, [pc, #544]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f003 030c 	and.w	r3, r3, #12
 80044de:	2b04      	cmp	r3, #4
 80044e0:	d00c      	beq.n	80044fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044e2:	4b85      	ldr	r3, [pc, #532]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044ea:	2b08      	cmp	r3, #8
 80044ec:	d112      	bne.n	8004514 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044ee:	4b82      	ldr	r3, [pc, #520]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044fa:	d10b      	bne.n	8004514 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044fc:	4b7e      	ldr	r3, [pc, #504]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d05b      	beq.n	80045c0 <HAL_RCC_OscConfig+0x108>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d157      	bne.n	80045c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e242      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800451c:	d106      	bne.n	800452c <HAL_RCC_OscConfig+0x74>
 800451e:	4b76      	ldr	r3, [pc, #472]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a75      	ldr	r2, [pc, #468]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 8004524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004528:	6013      	str	r3, [r2, #0]
 800452a:	e01d      	b.n	8004568 <HAL_RCC_OscConfig+0xb0>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004534:	d10c      	bne.n	8004550 <HAL_RCC_OscConfig+0x98>
 8004536:	4b70      	ldr	r3, [pc, #448]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a6f      	ldr	r2, [pc, #444]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 800453c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004540:	6013      	str	r3, [r2, #0]
 8004542:	4b6d      	ldr	r3, [pc, #436]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a6c      	ldr	r2, [pc, #432]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 8004548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800454c:	6013      	str	r3, [r2, #0]
 800454e:	e00b      	b.n	8004568 <HAL_RCC_OscConfig+0xb0>
 8004550:	4b69      	ldr	r3, [pc, #420]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a68      	ldr	r2, [pc, #416]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 8004556:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800455a:	6013      	str	r3, [r2, #0]
 800455c:	4b66      	ldr	r3, [pc, #408]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a65      	ldr	r2, [pc, #404]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 8004562:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004566:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d013      	beq.n	8004598 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004570:	f7ff fc6c 	bl	8003e4c <HAL_GetTick>
 8004574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004576:	e008      	b.n	800458a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004578:	f7ff fc68 	bl	8003e4c <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b64      	cmp	r3, #100	; 0x64
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e207      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800458a:	4b5b      	ldr	r3, [pc, #364]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d0f0      	beq.n	8004578 <HAL_RCC_OscConfig+0xc0>
 8004596:	e014      	b.n	80045c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004598:	f7ff fc58 	bl	8003e4c <HAL_GetTick>
 800459c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800459e:	e008      	b.n	80045b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045a0:	f7ff fc54 	bl	8003e4c <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	2b64      	cmp	r3, #100	; 0x64
 80045ac:	d901      	bls.n	80045b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e1f3      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045b2:	4b51      	ldr	r3, [pc, #324]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d1f0      	bne.n	80045a0 <HAL_RCC_OscConfig+0xe8>
 80045be:	e000      	b.n	80045c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d063      	beq.n	8004696 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045ce:	4b4a      	ldr	r3, [pc, #296]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f003 030c 	and.w	r3, r3, #12
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00b      	beq.n	80045f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045da:	4b47      	ldr	r3, [pc, #284]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045e2:	2b08      	cmp	r3, #8
 80045e4:	d11c      	bne.n	8004620 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045e6:	4b44      	ldr	r3, [pc, #272]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d116      	bne.n	8004620 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045f2:	4b41      	ldr	r3, [pc, #260]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d005      	beq.n	800460a <HAL_RCC_OscConfig+0x152>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d001      	beq.n	800460a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e1c7      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800460a:	4b3b      	ldr	r3, [pc, #236]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	00db      	lsls	r3, r3, #3
 8004618:	4937      	ldr	r1, [pc, #220]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 800461a:	4313      	orrs	r3, r2
 800461c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800461e:	e03a      	b.n	8004696 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d020      	beq.n	800466a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004628:	4b34      	ldr	r3, [pc, #208]	; (80046fc <HAL_RCC_OscConfig+0x244>)
 800462a:	2201      	movs	r2, #1
 800462c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800462e:	f7ff fc0d 	bl	8003e4c <HAL_GetTick>
 8004632:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004634:	e008      	b.n	8004648 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004636:	f7ff fc09 	bl	8003e4c <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	2b02      	cmp	r3, #2
 8004642:	d901      	bls.n	8004648 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004644:	2303      	movs	r3, #3
 8004646:	e1a8      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004648:	4b2b      	ldr	r3, [pc, #172]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d0f0      	beq.n	8004636 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004654:	4b28      	ldr	r3, [pc, #160]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	00db      	lsls	r3, r3, #3
 8004662:	4925      	ldr	r1, [pc, #148]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 8004664:	4313      	orrs	r3, r2
 8004666:	600b      	str	r3, [r1, #0]
 8004668:	e015      	b.n	8004696 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800466a:	4b24      	ldr	r3, [pc, #144]	; (80046fc <HAL_RCC_OscConfig+0x244>)
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004670:	f7ff fbec 	bl	8003e4c <HAL_GetTick>
 8004674:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004676:	e008      	b.n	800468a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004678:	f7ff fbe8 	bl	8003e4c <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b02      	cmp	r3, #2
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e187      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800468a:	4b1b      	ldr	r3, [pc, #108]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1f0      	bne.n	8004678 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0308 	and.w	r3, r3, #8
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d036      	beq.n	8004710 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d016      	beq.n	80046d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046aa:	4b15      	ldr	r3, [pc, #84]	; (8004700 <HAL_RCC_OscConfig+0x248>)
 80046ac:	2201      	movs	r2, #1
 80046ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046b0:	f7ff fbcc 	bl	8003e4c <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046b8:	f7ff fbc8 	bl	8003e4c <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e167      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ca:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <HAL_RCC_OscConfig+0x240>)
 80046cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d0f0      	beq.n	80046b8 <HAL_RCC_OscConfig+0x200>
 80046d6:	e01b      	b.n	8004710 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046d8:	4b09      	ldr	r3, [pc, #36]	; (8004700 <HAL_RCC_OscConfig+0x248>)
 80046da:	2200      	movs	r2, #0
 80046dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046de:	f7ff fbb5 	bl	8003e4c <HAL_GetTick>
 80046e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046e4:	e00e      	b.n	8004704 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046e6:	f7ff fbb1 	bl	8003e4c <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d907      	bls.n	8004704 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e150      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
 80046f8:	40023800 	.word	0x40023800
 80046fc:	42470000 	.word	0x42470000
 8004700:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004704:	4b88      	ldr	r3, [pc, #544]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1ea      	bne.n	80046e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0304 	and.w	r3, r3, #4
 8004718:	2b00      	cmp	r3, #0
 800471a:	f000 8097 	beq.w	800484c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800471e:	2300      	movs	r3, #0
 8004720:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004722:	4b81      	ldr	r3, [pc, #516]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d10f      	bne.n	800474e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800472e:	2300      	movs	r3, #0
 8004730:	60bb      	str	r3, [r7, #8]
 8004732:	4b7d      	ldr	r3, [pc, #500]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004736:	4a7c      	ldr	r2, [pc, #496]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004738:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800473c:	6413      	str	r3, [r2, #64]	; 0x40
 800473e:	4b7a      	ldr	r3, [pc, #488]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004746:	60bb      	str	r3, [r7, #8]
 8004748:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800474a:	2301      	movs	r3, #1
 800474c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800474e:	4b77      	ldr	r3, [pc, #476]	; (800492c <HAL_RCC_OscConfig+0x474>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004756:	2b00      	cmp	r3, #0
 8004758:	d118      	bne.n	800478c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800475a:	4b74      	ldr	r3, [pc, #464]	; (800492c <HAL_RCC_OscConfig+0x474>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a73      	ldr	r2, [pc, #460]	; (800492c <HAL_RCC_OscConfig+0x474>)
 8004760:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004764:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004766:	f7ff fb71 	bl	8003e4c <HAL_GetTick>
 800476a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800476c:	e008      	b.n	8004780 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800476e:	f7ff fb6d 	bl	8003e4c <HAL_GetTick>
 8004772:	4602      	mov	r2, r0
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	2b02      	cmp	r3, #2
 800477a:	d901      	bls.n	8004780 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800477c:	2303      	movs	r3, #3
 800477e:	e10c      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004780:	4b6a      	ldr	r3, [pc, #424]	; (800492c <HAL_RCC_OscConfig+0x474>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004788:	2b00      	cmp	r3, #0
 800478a:	d0f0      	beq.n	800476e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d106      	bne.n	80047a2 <HAL_RCC_OscConfig+0x2ea>
 8004794:	4b64      	ldr	r3, [pc, #400]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004798:	4a63      	ldr	r2, [pc, #396]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 800479a:	f043 0301 	orr.w	r3, r3, #1
 800479e:	6713      	str	r3, [r2, #112]	; 0x70
 80047a0:	e01c      	b.n	80047dc <HAL_RCC_OscConfig+0x324>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	2b05      	cmp	r3, #5
 80047a8:	d10c      	bne.n	80047c4 <HAL_RCC_OscConfig+0x30c>
 80047aa:	4b5f      	ldr	r3, [pc, #380]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 80047ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ae:	4a5e      	ldr	r2, [pc, #376]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 80047b0:	f043 0304 	orr.w	r3, r3, #4
 80047b4:	6713      	str	r3, [r2, #112]	; 0x70
 80047b6:	4b5c      	ldr	r3, [pc, #368]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 80047b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ba:	4a5b      	ldr	r2, [pc, #364]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 80047bc:	f043 0301 	orr.w	r3, r3, #1
 80047c0:	6713      	str	r3, [r2, #112]	; 0x70
 80047c2:	e00b      	b.n	80047dc <HAL_RCC_OscConfig+0x324>
 80047c4:	4b58      	ldr	r3, [pc, #352]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 80047c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047c8:	4a57      	ldr	r2, [pc, #348]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 80047ca:	f023 0301 	bic.w	r3, r3, #1
 80047ce:	6713      	str	r3, [r2, #112]	; 0x70
 80047d0:	4b55      	ldr	r3, [pc, #340]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 80047d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d4:	4a54      	ldr	r2, [pc, #336]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 80047d6:	f023 0304 	bic.w	r3, r3, #4
 80047da:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d015      	beq.n	8004810 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e4:	f7ff fb32 	bl	8003e4c <HAL_GetTick>
 80047e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047ea:	e00a      	b.n	8004802 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047ec:	f7ff fb2e 	bl	8003e4c <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e0cb      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004802:	4b49      	ldr	r3, [pc, #292]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d0ee      	beq.n	80047ec <HAL_RCC_OscConfig+0x334>
 800480e:	e014      	b.n	800483a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004810:	f7ff fb1c 	bl	8003e4c <HAL_GetTick>
 8004814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004816:	e00a      	b.n	800482e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004818:	f7ff fb18 	bl	8003e4c <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	f241 3288 	movw	r2, #5000	; 0x1388
 8004826:	4293      	cmp	r3, r2
 8004828:	d901      	bls.n	800482e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e0b5      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800482e:	4b3e      	ldr	r3, [pc, #248]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1ee      	bne.n	8004818 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800483a:	7dfb      	ldrb	r3, [r7, #23]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d105      	bne.n	800484c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004840:	4b39      	ldr	r3, [pc, #228]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004844:	4a38      	ldr	r2, [pc, #224]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004846:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800484a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	2b00      	cmp	r3, #0
 8004852:	f000 80a1 	beq.w	8004998 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004856:	4b34      	ldr	r3, [pc, #208]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f003 030c 	and.w	r3, r3, #12
 800485e:	2b08      	cmp	r3, #8
 8004860:	d05c      	beq.n	800491c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	2b02      	cmp	r3, #2
 8004868:	d141      	bne.n	80048ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800486a:	4b31      	ldr	r3, [pc, #196]	; (8004930 <HAL_RCC_OscConfig+0x478>)
 800486c:	2200      	movs	r2, #0
 800486e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004870:	f7ff faec 	bl	8003e4c <HAL_GetTick>
 8004874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004876:	e008      	b.n	800488a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004878:	f7ff fae8 	bl	8003e4c <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b02      	cmp	r3, #2
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e087      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800488a:	4b27      	ldr	r3, [pc, #156]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1f0      	bne.n	8004878 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	69da      	ldr	r2, [r3, #28]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a4:	019b      	lsls	r3, r3, #6
 80048a6:	431a      	orrs	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ac:	085b      	lsrs	r3, r3, #1
 80048ae:	3b01      	subs	r3, #1
 80048b0:	041b      	lsls	r3, r3, #16
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b8:	061b      	lsls	r3, r3, #24
 80048ba:	491b      	ldr	r1, [pc, #108]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 80048bc:	4313      	orrs	r3, r2
 80048be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048c0:	4b1b      	ldr	r3, [pc, #108]	; (8004930 <HAL_RCC_OscConfig+0x478>)
 80048c2:	2201      	movs	r2, #1
 80048c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048c6:	f7ff fac1 	bl	8003e4c <HAL_GetTick>
 80048ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048cc:	e008      	b.n	80048e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048ce:	f7ff fabd 	bl	8003e4c <HAL_GetTick>
 80048d2:	4602      	mov	r2, r0
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	2b02      	cmp	r3, #2
 80048da:	d901      	bls.n	80048e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048dc:	2303      	movs	r3, #3
 80048de:	e05c      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048e0:	4b11      	ldr	r3, [pc, #68]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d0f0      	beq.n	80048ce <HAL_RCC_OscConfig+0x416>
 80048ec:	e054      	b.n	8004998 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ee:	4b10      	ldr	r3, [pc, #64]	; (8004930 <HAL_RCC_OscConfig+0x478>)
 80048f0:	2200      	movs	r2, #0
 80048f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f4:	f7ff faaa 	bl	8003e4c <HAL_GetTick>
 80048f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048fa:	e008      	b.n	800490e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048fc:	f7ff faa6 	bl	8003e4c <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b02      	cmp	r3, #2
 8004908:	d901      	bls.n	800490e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e045      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800490e:	4b06      	ldr	r3, [pc, #24]	; (8004928 <HAL_RCC_OscConfig+0x470>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d1f0      	bne.n	80048fc <HAL_RCC_OscConfig+0x444>
 800491a:	e03d      	b.n	8004998 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	2b01      	cmp	r3, #1
 8004922:	d107      	bne.n	8004934 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e038      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
 8004928:	40023800 	.word	0x40023800
 800492c:	40007000 	.word	0x40007000
 8004930:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004934:	4b1b      	ldr	r3, [pc, #108]	; (80049a4 <HAL_RCC_OscConfig+0x4ec>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d028      	beq.n	8004994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800494c:	429a      	cmp	r2, r3
 800494e:	d121      	bne.n	8004994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800495a:	429a      	cmp	r2, r3
 800495c:	d11a      	bne.n	8004994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004964:	4013      	ands	r3, r2
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800496a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800496c:	4293      	cmp	r3, r2
 800496e:	d111      	bne.n	8004994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800497a:	085b      	lsrs	r3, r3, #1
 800497c:	3b01      	subs	r3, #1
 800497e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004980:	429a      	cmp	r2, r3
 8004982:	d107      	bne.n	8004994 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800498e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004990:	429a      	cmp	r2, r3
 8004992:	d001      	beq.n	8004998 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e000      	b.n	800499a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3718      	adds	r7, #24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	40023800 	.word	0x40023800

080049a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d101      	bne.n	80049bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e0cc      	b.n	8004b56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049bc:	4b68      	ldr	r3, [pc, #416]	; (8004b60 <HAL_RCC_ClockConfig+0x1b8>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0307 	and.w	r3, r3, #7
 80049c4:	683a      	ldr	r2, [r7, #0]
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d90c      	bls.n	80049e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ca:	4b65      	ldr	r3, [pc, #404]	; (8004b60 <HAL_RCC_ClockConfig+0x1b8>)
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	b2d2      	uxtb	r2, r2
 80049d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049d2:	4b63      	ldr	r3, [pc, #396]	; (8004b60 <HAL_RCC_ClockConfig+0x1b8>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0307 	and.w	r3, r3, #7
 80049da:	683a      	ldr	r2, [r7, #0]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d001      	beq.n	80049e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	e0b8      	b.n	8004b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0302 	and.w	r3, r3, #2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d020      	beq.n	8004a32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0304 	and.w	r3, r3, #4
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d005      	beq.n	8004a08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049fc:	4b59      	ldr	r3, [pc, #356]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	4a58      	ldr	r2, [pc, #352]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0308 	and.w	r3, r3, #8
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d005      	beq.n	8004a20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a14:	4b53      	ldr	r3, [pc, #332]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	4a52      	ldr	r2, [pc, #328]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a20:	4b50      	ldr	r3, [pc, #320]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	494d      	ldr	r1, [pc, #308]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d044      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d107      	bne.n	8004a56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a46:	4b47      	ldr	r3, [pc, #284]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d119      	bne.n	8004a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e07f      	b.n	8004b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d003      	beq.n	8004a66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a62:	2b03      	cmp	r3, #3
 8004a64:	d107      	bne.n	8004a76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a66:	4b3f      	ldr	r3, [pc, #252]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d109      	bne.n	8004a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e06f      	b.n	8004b56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a76:	4b3b      	ldr	r3, [pc, #236]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e067      	b.n	8004b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a86:	4b37      	ldr	r3, [pc, #220]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f023 0203 	bic.w	r2, r3, #3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	4934      	ldr	r1, [pc, #208]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004a94:	4313      	orrs	r3, r2
 8004a96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a98:	f7ff f9d8 	bl	8003e4c <HAL_GetTick>
 8004a9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a9e:	e00a      	b.n	8004ab6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aa0:	f7ff f9d4 	bl	8003e4c <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e04f      	b.n	8004b56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ab6:	4b2b      	ldr	r3, [pc, #172]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f003 020c 	and.w	r2, r3, #12
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d1eb      	bne.n	8004aa0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ac8:	4b25      	ldr	r3, [pc, #148]	; (8004b60 <HAL_RCC_ClockConfig+0x1b8>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0307 	and.w	r3, r3, #7
 8004ad0:	683a      	ldr	r2, [r7, #0]
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d20c      	bcs.n	8004af0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ad6:	4b22      	ldr	r3, [pc, #136]	; (8004b60 <HAL_RCC_ClockConfig+0x1b8>)
 8004ad8:	683a      	ldr	r2, [r7, #0]
 8004ada:	b2d2      	uxtb	r2, r2
 8004adc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ade:	4b20      	ldr	r3, [pc, #128]	; (8004b60 <HAL_RCC_ClockConfig+0x1b8>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0307 	and.w	r3, r3, #7
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d001      	beq.n	8004af0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e032      	b.n	8004b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0304 	and.w	r3, r3, #4
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d008      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004afc:	4b19      	ldr	r3, [pc, #100]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	4916      	ldr	r1, [pc, #88]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0308 	and.w	r3, r3, #8
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d009      	beq.n	8004b2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b1a:	4b12      	ldr	r3, [pc, #72]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	490e      	ldr	r1, [pc, #56]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b2e:	f000 f821 	bl	8004b74 <HAL_RCC_GetSysClockFreq>
 8004b32:	4602      	mov	r2, r0
 8004b34:	4b0b      	ldr	r3, [pc, #44]	; (8004b64 <HAL_RCC_ClockConfig+0x1bc>)
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	091b      	lsrs	r3, r3, #4
 8004b3a:	f003 030f 	and.w	r3, r3, #15
 8004b3e:	490a      	ldr	r1, [pc, #40]	; (8004b68 <HAL_RCC_ClockConfig+0x1c0>)
 8004b40:	5ccb      	ldrb	r3, [r1, r3]
 8004b42:	fa22 f303 	lsr.w	r3, r2, r3
 8004b46:	4a09      	ldr	r2, [pc, #36]	; (8004b6c <HAL_RCC_ClockConfig+0x1c4>)
 8004b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b4a:	4b09      	ldr	r3, [pc, #36]	; (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f7fe fe4a 	bl	80037e8 <HAL_InitTick>

  return HAL_OK;
 8004b54:	2300      	movs	r3, #0
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3710      	adds	r7, #16
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	40023c00 	.word	0x40023c00
 8004b64:	40023800 	.word	0x40023800
 8004b68:	08010f68 	.word	0x08010f68
 8004b6c:	200000b8 	.word	0x200000b8
 8004b70:	200000bc 	.word	0x200000bc

08004b74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b78:	b090      	sub	sp, #64	; 0x40
 8004b7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	637b      	str	r3, [r7, #52]	; 0x34
 8004b80:	2300      	movs	r3, #0
 8004b82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b84:	2300      	movs	r3, #0
 8004b86:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b8c:	4b59      	ldr	r3, [pc, #356]	; (8004cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f003 030c 	and.w	r3, r3, #12
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d00d      	beq.n	8004bb4 <HAL_RCC_GetSysClockFreq+0x40>
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	f200 80a1 	bhi.w	8004ce0 <HAL_RCC_GetSysClockFreq+0x16c>
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d002      	beq.n	8004ba8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ba2:	2b04      	cmp	r3, #4
 8004ba4:	d003      	beq.n	8004bae <HAL_RCC_GetSysClockFreq+0x3a>
 8004ba6:	e09b      	b.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ba8:	4b53      	ldr	r3, [pc, #332]	; (8004cf8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004baa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004bac:	e09b      	b.n	8004ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bae:	4b53      	ldr	r3, [pc, #332]	; (8004cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8004bb0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004bb2:	e098      	b.n	8004ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bb4:	4b4f      	ldr	r3, [pc, #316]	; (8004cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bbc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bbe:	4b4d      	ldr	r3, [pc, #308]	; (8004cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d028      	beq.n	8004c1c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bca:	4b4a      	ldr	r3, [pc, #296]	; (8004cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	099b      	lsrs	r3, r3, #6
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	623b      	str	r3, [r7, #32]
 8004bd4:	627a      	str	r2, [r7, #36]	; 0x24
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
 8004bd8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004bdc:	2100      	movs	r1, #0
 8004bde:	4b47      	ldr	r3, [pc, #284]	; (8004cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8004be0:	fb03 f201 	mul.w	r2, r3, r1
 8004be4:	2300      	movs	r3, #0
 8004be6:	fb00 f303 	mul.w	r3, r0, r3
 8004bea:	4413      	add	r3, r2
 8004bec:	4a43      	ldr	r2, [pc, #268]	; (8004cfc <HAL_RCC_GetSysClockFreq+0x188>)
 8004bee:	fba0 1202 	umull	r1, r2, r0, r2
 8004bf2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bf4:	460a      	mov	r2, r1
 8004bf6:	62ba      	str	r2, [r7, #40]	; 0x28
 8004bf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bfa:	4413      	add	r3, r2
 8004bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c00:	2200      	movs	r2, #0
 8004c02:	61bb      	str	r3, [r7, #24]
 8004c04:	61fa      	str	r2, [r7, #28]
 8004c06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c0a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004c0e:	f7fc f83b 	bl	8000c88 <__aeabi_uldivmod>
 8004c12:	4602      	mov	r2, r0
 8004c14:	460b      	mov	r3, r1
 8004c16:	4613      	mov	r3, r2
 8004c18:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c1a:	e053      	b.n	8004cc4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c1c:	4b35      	ldr	r3, [pc, #212]	; (8004cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	099b      	lsrs	r3, r3, #6
 8004c22:	2200      	movs	r2, #0
 8004c24:	613b      	str	r3, [r7, #16]
 8004c26:	617a      	str	r2, [r7, #20]
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004c2e:	f04f 0b00 	mov.w	fp, #0
 8004c32:	4652      	mov	r2, sl
 8004c34:	465b      	mov	r3, fp
 8004c36:	f04f 0000 	mov.w	r0, #0
 8004c3a:	f04f 0100 	mov.w	r1, #0
 8004c3e:	0159      	lsls	r1, r3, #5
 8004c40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c44:	0150      	lsls	r0, r2, #5
 8004c46:	4602      	mov	r2, r0
 8004c48:	460b      	mov	r3, r1
 8004c4a:	ebb2 080a 	subs.w	r8, r2, sl
 8004c4e:	eb63 090b 	sbc.w	r9, r3, fp
 8004c52:	f04f 0200 	mov.w	r2, #0
 8004c56:	f04f 0300 	mov.w	r3, #0
 8004c5a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004c5e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004c62:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004c66:	ebb2 0408 	subs.w	r4, r2, r8
 8004c6a:	eb63 0509 	sbc.w	r5, r3, r9
 8004c6e:	f04f 0200 	mov.w	r2, #0
 8004c72:	f04f 0300 	mov.w	r3, #0
 8004c76:	00eb      	lsls	r3, r5, #3
 8004c78:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c7c:	00e2      	lsls	r2, r4, #3
 8004c7e:	4614      	mov	r4, r2
 8004c80:	461d      	mov	r5, r3
 8004c82:	eb14 030a 	adds.w	r3, r4, sl
 8004c86:	603b      	str	r3, [r7, #0]
 8004c88:	eb45 030b 	adc.w	r3, r5, fp
 8004c8c:	607b      	str	r3, [r7, #4]
 8004c8e:	f04f 0200 	mov.w	r2, #0
 8004c92:	f04f 0300 	mov.w	r3, #0
 8004c96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c9a:	4629      	mov	r1, r5
 8004c9c:	028b      	lsls	r3, r1, #10
 8004c9e:	4621      	mov	r1, r4
 8004ca0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ca4:	4621      	mov	r1, r4
 8004ca6:	028a      	lsls	r2, r1, #10
 8004ca8:	4610      	mov	r0, r2
 8004caa:	4619      	mov	r1, r3
 8004cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cae:	2200      	movs	r2, #0
 8004cb0:	60bb      	str	r3, [r7, #8]
 8004cb2:	60fa      	str	r2, [r7, #12]
 8004cb4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cb8:	f7fb ffe6 	bl	8000c88 <__aeabi_uldivmod>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004cc4:	4b0b      	ldr	r3, [pc, #44]	; (8004cf4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	0c1b      	lsrs	r3, r3, #16
 8004cca:	f003 0303 	and.w	r3, r3, #3
 8004cce:	3301      	adds	r3, #1
 8004cd0:	005b      	lsls	r3, r3, #1
 8004cd2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004cd4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cdc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004cde:	e002      	b.n	8004ce6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ce0:	4b05      	ldr	r3, [pc, #20]	; (8004cf8 <HAL_RCC_GetSysClockFreq+0x184>)
 8004ce2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3740      	adds	r7, #64	; 0x40
 8004cec:	46bd      	mov	sp, r7
 8004cee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cf2:	bf00      	nop
 8004cf4:	40023800 	.word	0x40023800
 8004cf8:	00f42400 	.word	0x00f42400
 8004cfc:	017d7840 	.word	0x017d7840

08004d00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d04:	4b03      	ldr	r3, [pc, #12]	; (8004d14 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d06:	681b      	ldr	r3, [r3, #0]
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	200000b8 	.word	0x200000b8

08004d18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d1c:	f7ff fff0 	bl	8004d00 <HAL_RCC_GetHCLKFreq>
 8004d20:	4602      	mov	r2, r0
 8004d22:	4b05      	ldr	r3, [pc, #20]	; (8004d38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	0a9b      	lsrs	r3, r3, #10
 8004d28:	f003 0307 	and.w	r3, r3, #7
 8004d2c:	4903      	ldr	r1, [pc, #12]	; (8004d3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d2e:	5ccb      	ldrb	r3, [r1, r3]
 8004d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	40023800 	.word	0x40023800
 8004d3c:	08010f78 	.word	0x08010f78

08004d40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d44:	f7ff ffdc 	bl	8004d00 <HAL_RCC_GetHCLKFreq>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	4b05      	ldr	r3, [pc, #20]	; (8004d60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	0b5b      	lsrs	r3, r3, #13
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	4903      	ldr	r1, [pc, #12]	; (8004d64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d56:	5ccb      	ldrb	r3, [r1, r3]
 8004d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	40023800 	.word	0x40023800
 8004d64:	08010f78 	.word	0x08010f78

08004d68 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	220f      	movs	r2, #15
 8004d76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d78:	4b12      	ldr	r3, [pc, #72]	; (8004dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f003 0203 	and.w	r2, r3, #3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004d84:	4b0f      	ldr	r3, [pc, #60]	; (8004dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004d90:	4b0c      	ldr	r3, [pc, #48]	; (8004dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004d9c:	4b09      	ldr	r3, [pc, #36]	; (8004dc4 <HAL_RCC_GetClockConfig+0x5c>)
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	08db      	lsrs	r3, r3, #3
 8004da2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004daa:	4b07      	ldr	r3, [pc, #28]	; (8004dc8 <HAL_RCC_GetClockConfig+0x60>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0207 	and.w	r2, r3, #7
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	601a      	str	r2, [r3, #0]
}
 8004db6:	bf00      	nop
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	40023800 	.word	0x40023800
 8004dc8:	40023c00 	.word	0x40023c00

08004dcc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d101      	bne.n	8004dde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e07b      	b.n	8004ed6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d108      	bne.n	8004df8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dee:	d009      	beq.n	8004e04 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	61da      	str	r2, [r3, #28]
 8004df6:	e005      	b.n	8004e04 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d106      	bne.n	8004e24 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f7fe fa4e 	bl	80032c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2202      	movs	r2, #2
 8004e28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e3a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004e4c:	431a      	orrs	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e56:	431a      	orrs	r2, r3
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	691b      	ldr	r3, [r3, #16]
 8004e5c:	f003 0302 	and.w	r3, r3, #2
 8004e60:	431a      	orrs	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	431a      	orrs	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	699b      	ldr	r3, [r3, #24]
 8004e70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e74:	431a      	orrs	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	69db      	ldr	r3, [r3, #28]
 8004e7a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e7e:	431a      	orrs	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a1b      	ldr	r3, [r3, #32]
 8004e84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e88:	ea42 0103 	orr.w	r1, r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e90:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	0c1b      	lsrs	r3, r3, #16
 8004ea2:	f003 0104 	and.w	r1, r3, #4
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eaa:	f003 0210 	and.w	r2, r3, #16
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	69da      	ldr	r2, [r3, #28]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ec4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3708      	adds	r7, #8
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}

08004ede <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004ede:	b580      	push	{r7, lr}
 8004ee0:	b08c      	sub	sp, #48	; 0x30
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	60f8      	str	r0, [r7, #12]
 8004ee6:	60b9      	str	r1, [r7, #8]
 8004ee8:	607a      	str	r2, [r7, #4]
 8004eea:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004eec:	2301      	movs	r3, #1
 8004eee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d101      	bne.n	8004f04 <HAL_SPI_TransmitReceive+0x26>
 8004f00:	2302      	movs	r3, #2
 8004f02:	e198      	b.n	8005236 <HAL_SPI_TransmitReceive+0x358>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f0c:	f7fe ff9e 	bl	8003e4c <HAL_GetTick>
 8004f10:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004f22:	887b      	ldrh	r3, [r7, #2]
 8004f24:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f26:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d00f      	beq.n	8004f4e <HAL_SPI_TransmitReceive+0x70>
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f34:	d107      	bne.n	8004f46 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d103      	bne.n	8004f46 <HAL_SPI_TransmitReceive+0x68>
 8004f3e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f42:	2b04      	cmp	r3, #4
 8004f44:	d003      	beq.n	8004f4e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004f46:	2302      	movs	r3, #2
 8004f48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f4c:	e16d      	b.n	800522a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d005      	beq.n	8004f60 <HAL_SPI_TransmitReceive+0x82>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d002      	beq.n	8004f60 <HAL_SPI_TransmitReceive+0x82>
 8004f5a:	887b      	ldrh	r3, [r7, #2]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d103      	bne.n	8004f68 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f66:	e160      	b.n	800522a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	2b04      	cmp	r3, #4
 8004f72:	d003      	beq.n	8004f7c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2205      	movs	r2, #5
 8004f78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	887a      	ldrh	r2, [r7, #2]
 8004f8c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	887a      	ldrh	r2, [r7, #2]
 8004f92:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	68ba      	ldr	r2, [r7, #8]
 8004f98:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	887a      	ldrh	r2, [r7, #2]
 8004f9e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	887a      	ldrh	r2, [r7, #2]
 8004fa4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fbc:	2b40      	cmp	r3, #64	; 0x40
 8004fbe:	d007      	beq.n	8004fd0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fd8:	d17c      	bne.n	80050d4 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d002      	beq.n	8004fe8 <HAL_SPI_TransmitReceive+0x10a>
 8004fe2:	8b7b      	ldrh	r3, [r7, #26]
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d16a      	bne.n	80050be <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fec:	881a      	ldrh	r2, [r3, #0]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff8:	1c9a      	adds	r2, r3, #2
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005002:	b29b      	uxth	r3, r3
 8005004:	3b01      	subs	r3, #1
 8005006:	b29a      	uxth	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800500c:	e057      	b.n	80050be <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f003 0302 	and.w	r3, r3, #2
 8005018:	2b02      	cmp	r3, #2
 800501a:	d11b      	bne.n	8005054 <HAL_SPI_TransmitReceive+0x176>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005020:	b29b      	uxth	r3, r3
 8005022:	2b00      	cmp	r3, #0
 8005024:	d016      	beq.n	8005054 <HAL_SPI_TransmitReceive+0x176>
 8005026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005028:	2b01      	cmp	r3, #1
 800502a:	d113      	bne.n	8005054 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005030:	881a      	ldrh	r2, [r3, #0]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800503c:	1c9a      	adds	r2, r3, #2
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005046:	b29b      	uxth	r3, r3
 8005048:	3b01      	subs	r3, #1
 800504a:	b29a      	uxth	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005050:	2300      	movs	r3, #0
 8005052:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b01      	cmp	r3, #1
 8005060:	d119      	bne.n	8005096 <HAL_SPI_TransmitReceive+0x1b8>
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005066:	b29b      	uxth	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	d014      	beq.n	8005096 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68da      	ldr	r2, [r3, #12]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005076:	b292      	uxth	r2, r2
 8005078:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800507e:	1c9a      	adds	r2, r3, #2
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005088:	b29b      	uxth	r3, r3
 800508a:	3b01      	subs	r3, #1
 800508c:	b29a      	uxth	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005092:	2301      	movs	r3, #1
 8005094:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005096:	f7fe fed9 	bl	8003e4c <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d80b      	bhi.n	80050be <HAL_SPI_TransmitReceive+0x1e0>
 80050a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ac:	d007      	beq.n	80050be <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80050ae:	2303      	movs	r3, #3
 80050b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80050bc:	e0b5      	b.n	800522a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1a2      	bne.n	800500e <HAL_SPI_TransmitReceive+0x130>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d19d      	bne.n	800500e <HAL_SPI_TransmitReceive+0x130>
 80050d2:	e080      	b.n	80051d6 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <HAL_SPI_TransmitReceive+0x204>
 80050dc:	8b7b      	ldrh	r3, [r7, #26]
 80050de:	2b01      	cmp	r3, #1
 80050e0:	d16f      	bne.n	80051c2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	330c      	adds	r3, #12
 80050ec:	7812      	ldrb	r2, [r2, #0]
 80050ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f4:	1c5a      	adds	r2, r3, #1
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050fe:	b29b      	uxth	r3, r3
 8005100:	3b01      	subs	r3, #1
 8005102:	b29a      	uxth	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005108:	e05b      	b.n	80051c2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b02      	cmp	r3, #2
 8005116:	d11c      	bne.n	8005152 <HAL_SPI_TransmitReceive+0x274>
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800511c:	b29b      	uxth	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d017      	beq.n	8005152 <HAL_SPI_TransmitReceive+0x274>
 8005122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005124:	2b01      	cmp	r3, #1
 8005126:	d114      	bne.n	8005152 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	330c      	adds	r3, #12
 8005132:	7812      	ldrb	r2, [r2, #0]
 8005134:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513a:	1c5a      	adds	r2, r3, #1
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005144:	b29b      	uxth	r3, r3
 8005146:	3b01      	subs	r3, #1
 8005148:	b29a      	uxth	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800514e:	2300      	movs	r3, #0
 8005150:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f003 0301 	and.w	r3, r3, #1
 800515c:	2b01      	cmp	r3, #1
 800515e:	d119      	bne.n	8005194 <HAL_SPI_TransmitReceive+0x2b6>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005164:	b29b      	uxth	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d014      	beq.n	8005194 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68da      	ldr	r2, [r3, #12]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005174:	b2d2      	uxtb	r2, r2
 8005176:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517c:	1c5a      	adds	r2, r3, #1
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005186:	b29b      	uxth	r3, r3
 8005188:	3b01      	subs	r3, #1
 800518a:	b29a      	uxth	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005190:	2301      	movs	r3, #1
 8005192:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005194:	f7fe fe5a 	bl	8003e4c <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d803      	bhi.n	80051ac <HAL_SPI_TransmitReceive+0x2ce>
 80051a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051aa:	d102      	bne.n	80051b2 <HAL_SPI_TransmitReceive+0x2d4>
 80051ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d107      	bne.n	80051c2 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80051c0:	e033      	b.n	800522a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d19e      	bne.n	800510a <HAL_SPI_TransmitReceive+0x22c>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d199      	bne.n	800510a <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	f000 f8b8 	bl	8005350 <SPI_EndRxTxTransaction>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d006      	beq.n	80051f4 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2220      	movs	r2, #32
 80051f0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80051f2:	e01a      	b.n	800522a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d10a      	bne.n	8005212 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051fc:	2300      	movs	r3, #0
 80051fe:	617b      	str	r3, [r7, #20]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	617b      	str	r3, [r7, #20]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	617b      	str	r3, [r7, #20]
 8005210:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005216:	2b00      	cmp	r3, #0
 8005218:	d003      	beq.n	8005222 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005220:	e003      	b.n	800522a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005232:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005236:	4618      	mov	r0, r3
 8005238:	3730      	adds	r7, #48	; 0x30
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
	...

08005240 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	603b      	str	r3, [r7, #0]
 800524c:	4613      	mov	r3, r2
 800524e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005250:	f7fe fdfc 	bl	8003e4c <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005258:	1a9b      	subs	r3, r3, r2
 800525a:	683a      	ldr	r2, [r7, #0]
 800525c:	4413      	add	r3, r2
 800525e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005260:	f7fe fdf4 	bl	8003e4c <HAL_GetTick>
 8005264:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005266:	4b39      	ldr	r3, [pc, #228]	; (800534c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	015b      	lsls	r3, r3, #5
 800526c:	0d1b      	lsrs	r3, r3, #20
 800526e:	69fa      	ldr	r2, [r7, #28]
 8005270:	fb02 f303 	mul.w	r3, r2, r3
 8005274:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005276:	e054      	b.n	8005322 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800527e:	d050      	beq.n	8005322 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005280:	f7fe fde4 	bl	8003e4c <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	69fa      	ldr	r2, [r7, #28]
 800528c:	429a      	cmp	r2, r3
 800528e:	d902      	bls.n	8005296 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d13d      	bne.n	8005312 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	685a      	ldr	r2, [r3, #4]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80052a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052ae:	d111      	bne.n	80052d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052b8:	d004      	beq.n	80052c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052c2:	d107      	bne.n	80052d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052dc:	d10f      	bne.n	80052fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052ec:	601a      	str	r2, [r3, #0]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e017      	b.n	8005342 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d101      	bne.n	800531c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005318:	2300      	movs	r3, #0
 800531a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	3b01      	subs	r3, #1
 8005320:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	689a      	ldr	r2, [r3, #8]
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	4013      	ands	r3, r2
 800532c:	68ba      	ldr	r2, [r7, #8]
 800532e:	429a      	cmp	r2, r3
 8005330:	bf0c      	ite	eq
 8005332:	2301      	moveq	r3, #1
 8005334:	2300      	movne	r3, #0
 8005336:	b2db      	uxtb	r3, r3
 8005338:	461a      	mov	r2, r3
 800533a:	79fb      	ldrb	r3, [r7, #7]
 800533c:	429a      	cmp	r2, r3
 800533e:	d19b      	bne.n	8005278 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3720      	adds	r7, #32
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	200000b8 	.word	0x200000b8

08005350 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b088      	sub	sp, #32
 8005354:	af02      	add	r7, sp, #8
 8005356:	60f8      	str	r0, [r7, #12]
 8005358:	60b9      	str	r1, [r7, #8]
 800535a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	9300      	str	r3, [sp, #0]
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	2201      	movs	r2, #1
 8005364:	2102      	movs	r1, #2
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f7ff ff6a 	bl	8005240 <SPI_WaitFlagStateUntilTimeout>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d007      	beq.n	8005382 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005376:	f043 0220 	orr.w	r2, r3, #32
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e032      	b.n	80053e8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005382:	4b1b      	ldr	r3, [pc, #108]	; (80053f0 <SPI_EndRxTxTransaction+0xa0>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a1b      	ldr	r2, [pc, #108]	; (80053f4 <SPI_EndRxTxTransaction+0xa4>)
 8005388:	fba2 2303 	umull	r2, r3, r2, r3
 800538c:	0d5b      	lsrs	r3, r3, #21
 800538e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005392:	fb02 f303 	mul.w	r3, r2, r3
 8005396:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053a0:	d112      	bne.n	80053c8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	9300      	str	r3, [sp, #0]
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	2200      	movs	r2, #0
 80053aa:	2180      	movs	r1, #128	; 0x80
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f7ff ff47 	bl	8005240 <SPI_WaitFlagStateUntilTimeout>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d016      	beq.n	80053e6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053bc:	f043 0220 	orr.w	r2, r3, #32
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e00f      	b.n	80053e8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00a      	beq.n	80053e4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	3b01      	subs	r3, #1
 80053d2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053de:	2b80      	cmp	r3, #128	; 0x80
 80053e0:	d0f2      	beq.n	80053c8 <SPI_EndRxTxTransaction+0x78>
 80053e2:	e000      	b.n	80053e6 <SPI_EndRxTxTransaction+0x96>
        break;
 80053e4:	bf00      	nop
  }

  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3718      	adds	r7, #24
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	200000b8 	.word	0x200000b8
 80053f4:	165e9f81 	.word	0x165e9f81

080053f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b082      	sub	sp, #8
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d101      	bne.n	800540a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e041      	b.n	800548e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2b00      	cmp	r3, #0
 8005414:	d106      	bne.n	8005424 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f7fe f874 	bl	800350c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2202      	movs	r2, #2
 8005428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	3304      	adds	r3, #4
 8005434:	4619      	mov	r1, r3
 8005436:	4610      	mov	r0, r2
 8005438:	f000 ffee 	bl	8006418 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	3708      	adds	r7, #8
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
	...

08005498 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005498:	b480      	push	{r7}
 800549a:	b085      	sub	sp, #20
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d001      	beq.n	80054b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	e04e      	b.n	800554e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2202      	movs	r2, #2
 80054b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68da      	ldr	r2, [r3, #12]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f042 0201 	orr.w	r2, r2, #1
 80054c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a23      	ldr	r2, [pc, #140]	; (800555c <HAL_TIM_Base_Start_IT+0xc4>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d022      	beq.n	8005518 <HAL_TIM_Base_Start_IT+0x80>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054da:	d01d      	beq.n	8005518 <HAL_TIM_Base_Start_IT+0x80>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a1f      	ldr	r2, [pc, #124]	; (8005560 <HAL_TIM_Base_Start_IT+0xc8>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d018      	beq.n	8005518 <HAL_TIM_Base_Start_IT+0x80>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a1e      	ldr	r2, [pc, #120]	; (8005564 <HAL_TIM_Base_Start_IT+0xcc>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d013      	beq.n	8005518 <HAL_TIM_Base_Start_IT+0x80>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a1c      	ldr	r2, [pc, #112]	; (8005568 <HAL_TIM_Base_Start_IT+0xd0>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d00e      	beq.n	8005518 <HAL_TIM_Base_Start_IT+0x80>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a1b      	ldr	r2, [pc, #108]	; (800556c <HAL_TIM_Base_Start_IT+0xd4>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d009      	beq.n	8005518 <HAL_TIM_Base_Start_IT+0x80>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a19      	ldr	r2, [pc, #100]	; (8005570 <HAL_TIM_Base_Start_IT+0xd8>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d004      	beq.n	8005518 <HAL_TIM_Base_Start_IT+0x80>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a18      	ldr	r2, [pc, #96]	; (8005574 <HAL_TIM_Base_Start_IT+0xdc>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d111      	bne.n	800553c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f003 0307 	and.w	r3, r3, #7
 8005522:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2b06      	cmp	r3, #6
 8005528:	d010      	beq.n	800554c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f042 0201 	orr.w	r2, r2, #1
 8005538:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800553a:	e007      	b.n	800554c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f042 0201 	orr.w	r2, r2, #1
 800554a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3714      	adds	r7, #20
 8005552:	46bd      	mov	sp, r7
 8005554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	40010000 	.word	0x40010000
 8005560:	40000400 	.word	0x40000400
 8005564:	40000800 	.word	0x40000800
 8005568:	40000c00 	.word	0x40000c00
 800556c:	40010400 	.word	0x40010400
 8005570:	40014000 	.word	0x40014000
 8005574:	40001800 	.word	0x40001800

08005578 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d101      	bne.n	800558a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e041      	b.n	800560e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005590:	b2db      	uxtb	r3, r3
 8005592:	2b00      	cmp	r3, #0
 8005594:	d106      	bne.n	80055a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 f839 	bl	8005616 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2202      	movs	r2, #2
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	3304      	adds	r3, #4
 80055b4:	4619      	mov	r1, r3
 80055b6:	4610      	mov	r0, r2
 80055b8:	f000 ff2e 	bl	8006418 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800560c:	2300      	movs	r3, #0
}
 800560e:	4618      	mov	r0, r3
 8005610:	3708      	adds	r7, #8
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}

08005616 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005616:	b480      	push	{r7}
 8005618:	b083      	sub	sp, #12
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800561e:	bf00      	nop
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
	...

0800562c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b084      	sub	sp, #16
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d109      	bne.n	8005650 <HAL_TIM_PWM_Start+0x24>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005642:	b2db      	uxtb	r3, r3
 8005644:	2b01      	cmp	r3, #1
 8005646:	bf14      	ite	ne
 8005648:	2301      	movne	r3, #1
 800564a:	2300      	moveq	r3, #0
 800564c:	b2db      	uxtb	r3, r3
 800564e:	e022      	b.n	8005696 <HAL_TIM_PWM_Start+0x6a>
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	2b04      	cmp	r3, #4
 8005654:	d109      	bne.n	800566a <HAL_TIM_PWM_Start+0x3e>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800565c:	b2db      	uxtb	r3, r3
 800565e:	2b01      	cmp	r3, #1
 8005660:	bf14      	ite	ne
 8005662:	2301      	movne	r3, #1
 8005664:	2300      	moveq	r3, #0
 8005666:	b2db      	uxtb	r3, r3
 8005668:	e015      	b.n	8005696 <HAL_TIM_PWM_Start+0x6a>
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	2b08      	cmp	r3, #8
 800566e:	d109      	bne.n	8005684 <HAL_TIM_PWM_Start+0x58>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005676:	b2db      	uxtb	r3, r3
 8005678:	2b01      	cmp	r3, #1
 800567a:	bf14      	ite	ne
 800567c:	2301      	movne	r3, #1
 800567e:	2300      	moveq	r3, #0
 8005680:	b2db      	uxtb	r3, r3
 8005682:	e008      	b.n	8005696 <HAL_TIM_PWM_Start+0x6a>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800568a:	b2db      	uxtb	r3, r3
 800568c:	2b01      	cmp	r3, #1
 800568e:	bf14      	ite	ne
 8005690:	2301      	movne	r3, #1
 8005692:	2300      	moveq	r3, #0
 8005694:	b2db      	uxtb	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e07c      	b.n	8005798 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d104      	bne.n	80056ae <HAL_TIM_PWM_Start+0x82>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056ac:	e013      	b.n	80056d6 <HAL_TIM_PWM_Start+0xaa>
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	2b04      	cmp	r3, #4
 80056b2:	d104      	bne.n	80056be <HAL_TIM_PWM_Start+0x92>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2202      	movs	r2, #2
 80056b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056bc:	e00b      	b.n	80056d6 <HAL_TIM_PWM_Start+0xaa>
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b08      	cmp	r3, #8
 80056c2:	d104      	bne.n	80056ce <HAL_TIM_PWM_Start+0xa2>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2202      	movs	r2, #2
 80056c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056cc:	e003      	b.n	80056d6 <HAL_TIM_PWM_Start+0xaa>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2202      	movs	r2, #2
 80056d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2201      	movs	r2, #1
 80056dc:	6839      	ldr	r1, [r7, #0]
 80056de:	4618      	mov	r0, r3
 80056e0:	f001 faba 	bl	8006c58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a2d      	ldr	r2, [pc, #180]	; (80057a0 <HAL_TIM_PWM_Start+0x174>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d004      	beq.n	80056f8 <HAL_TIM_PWM_Start+0xcc>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a2c      	ldr	r2, [pc, #176]	; (80057a4 <HAL_TIM_PWM_Start+0x178>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d101      	bne.n	80056fc <HAL_TIM_PWM_Start+0xd0>
 80056f8:	2301      	movs	r3, #1
 80056fa:	e000      	b.n	80056fe <HAL_TIM_PWM_Start+0xd2>
 80056fc:	2300      	movs	r3, #0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d007      	beq.n	8005712 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005710:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a22      	ldr	r2, [pc, #136]	; (80057a0 <HAL_TIM_PWM_Start+0x174>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d022      	beq.n	8005762 <HAL_TIM_PWM_Start+0x136>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005724:	d01d      	beq.n	8005762 <HAL_TIM_PWM_Start+0x136>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a1f      	ldr	r2, [pc, #124]	; (80057a8 <HAL_TIM_PWM_Start+0x17c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d018      	beq.n	8005762 <HAL_TIM_PWM_Start+0x136>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a1d      	ldr	r2, [pc, #116]	; (80057ac <HAL_TIM_PWM_Start+0x180>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d013      	beq.n	8005762 <HAL_TIM_PWM_Start+0x136>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a1c      	ldr	r2, [pc, #112]	; (80057b0 <HAL_TIM_PWM_Start+0x184>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d00e      	beq.n	8005762 <HAL_TIM_PWM_Start+0x136>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a16      	ldr	r2, [pc, #88]	; (80057a4 <HAL_TIM_PWM_Start+0x178>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d009      	beq.n	8005762 <HAL_TIM_PWM_Start+0x136>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a18      	ldr	r2, [pc, #96]	; (80057b4 <HAL_TIM_PWM_Start+0x188>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d004      	beq.n	8005762 <HAL_TIM_PWM_Start+0x136>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a16      	ldr	r2, [pc, #88]	; (80057b8 <HAL_TIM_PWM_Start+0x18c>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d111      	bne.n	8005786 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f003 0307 	and.w	r3, r3, #7
 800576c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2b06      	cmp	r3, #6
 8005772:	d010      	beq.n	8005796 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f042 0201 	orr.w	r2, r2, #1
 8005782:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005784:	e007      	b.n	8005796 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f042 0201 	orr.w	r2, r2, #1
 8005794:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3710      	adds	r7, #16
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	40010000 	.word	0x40010000
 80057a4:	40010400 	.word	0x40010400
 80057a8:	40000400 	.word	0x40000400
 80057ac:	40000800 	.word	0x40000800
 80057b0:	40000c00 	.word	0x40000c00
 80057b4:	40014000 	.word	0x40014000
 80057b8:	40001800 	.word	0x40001800

080057bc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e041      	b.n	8005852 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d106      	bne.n	80057e8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f839 	bl	800585a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	3304      	adds	r3, #4
 80057f8:	4619      	mov	r1, r3
 80057fa:	4610      	mov	r0, r2
 80057fc:	f000 fe0c 	bl	8006418 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3708      	adds	r7, #8
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800585a:	b480      	push	{r7}
 800585c:	b083      	sub	sp, #12
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005862:	bf00      	nop
 8005864:	370c      	adds	r7, #12
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr
	...

08005870 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	b084      	sub	sp, #16
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800587a:	2300      	movs	r3, #0
 800587c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d104      	bne.n	800588e <HAL_TIM_IC_Start_IT+0x1e>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800588a:	b2db      	uxtb	r3, r3
 800588c:	e013      	b.n	80058b6 <HAL_TIM_IC_Start_IT+0x46>
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2b04      	cmp	r3, #4
 8005892:	d104      	bne.n	800589e <HAL_TIM_IC_Start_IT+0x2e>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800589a:	b2db      	uxtb	r3, r3
 800589c:	e00b      	b.n	80058b6 <HAL_TIM_IC_Start_IT+0x46>
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2b08      	cmp	r3, #8
 80058a2:	d104      	bne.n	80058ae <HAL_TIM_IC_Start_IT+0x3e>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	e003      	b.n	80058b6 <HAL_TIM_IC_Start_IT+0x46>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d104      	bne.n	80058c8 <HAL_TIM_IC_Start_IT+0x58>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	e013      	b.n	80058f0 <HAL_TIM_IC_Start_IT+0x80>
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	2b04      	cmp	r3, #4
 80058cc:	d104      	bne.n	80058d8 <HAL_TIM_IC_Start_IT+0x68>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	e00b      	b.n	80058f0 <HAL_TIM_IC_Start_IT+0x80>
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	2b08      	cmp	r3, #8
 80058dc:	d104      	bne.n	80058e8 <HAL_TIM_IC_Start_IT+0x78>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	e003      	b.n	80058f0 <HAL_TIM_IC_Start_IT+0x80>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80058f2:	7bbb      	ldrb	r3, [r7, #14]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d102      	bne.n	80058fe <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80058f8:	7b7b      	ldrb	r3, [r7, #13]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d001      	beq.n	8005902 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e0cc      	b.n	8005a9c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d104      	bne.n	8005912 <HAL_TIM_IC_Start_IT+0xa2>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2202      	movs	r2, #2
 800590c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005910:	e013      	b.n	800593a <HAL_TIM_IC_Start_IT+0xca>
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	2b04      	cmp	r3, #4
 8005916:	d104      	bne.n	8005922 <HAL_TIM_IC_Start_IT+0xb2>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2202      	movs	r2, #2
 800591c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005920:	e00b      	b.n	800593a <HAL_TIM_IC_Start_IT+0xca>
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	2b08      	cmp	r3, #8
 8005926:	d104      	bne.n	8005932 <HAL_TIM_IC_Start_IT+0xc2>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2202      	movs	r2, #2
 800592c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005930:	e003      	b.n	800593a <HAL_TIM_IC_Start_IT+0xca>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2202      	movs	r2, #2
 8005936:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d104      	bne.n	800594a <HAL_TIM_IC_Start_IT+0xda>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2202      	movs	r2, #2
 8005944:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005948:	e013      	b.n	8005972 <HAL_TIM_IC_Start_IT+0x102>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	2b04      	cmp	r3, #4
 800594e:	d104      	bne.n	800595a <HAL_TIM_IC_Start_IT+0xea>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2202      	movs	r2, #2
 8005954:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005958:	e00b      	b.n	8005972 <HAL_TIM_IC_Start_IT+0x102>
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	2b08      	cmp	r3, #8
 800595e:	d104      	bne.n	800596a <HAL_TIM_IC_Start_IT+0xfa>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2202      	movs	r2, #2
 8005964:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005968:	e003      	b.n	8005972 <HAL_TIM_IC_Start_IT+0x102>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2202      	movs	r2, #2
 800596e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2b0c      	cmp	r3, #12
 8005976:	d841      	bhi.n	80059fc <HAL_TIM_IC_Start_IT+0x18c>
 8005978:	a201      	add	r2, pc, #4	; (adr r2, 8005980 <HAL_TIM_IC_Start_IT+0x110>)
 800597a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800597e:	bf00      	nop
 8005980:	080059b5 	.word	0x080059b5
 8005984:	080059fd 	.word	0x080059fd
 8005988:	080059fd 	.word	0x080059fd
 800598c:	080059fd 	.word	0x080059fd
 8005990:	080059c7 	.word	0x080059c7
 8005994:	080059fd 	.word	0x080059fd
 8005998:	080059fd 	.word	0x080059fd
 800599c:	080059fd 	.word	0x080059fd
 80059a0:	080059d9 	.word	0x080059d9
 80059a4:	080059fd 	.word	0x080059fd
 80059a8:	080059fd 	.word	0x080059fd
 80059ac:	080059fd 	.word	0x080059fd
 80059b0:	080059eb 	.word	0x080059eb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68da      	ldr	r2, [r3, #12]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f042 0202 	orr.w	r2, r2, #2
 80059c2:	60da      	str	r2, [r3, #12]
      break;
 80059c4:	e01d      	b.n	8005a02 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68da      	ldr	r2, [r3, #12]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f042 0204 	orr.w	r2, r2, #4
 80059d4:	60da      	str	r2, [r3, #12]
      break;
 80059d6:	e014      	b.n	8005a02 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68da      	ldr	r2, [r3, #12]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f042 0208 	orr.w	r2, r2, #8
 80059e6:	60da      	str	r2, [r3, #12]
      break;
 80059e8:	e00b      	b.n	8005a02 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68da      	ldr	r2, [r3, #12]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f042 0210 	orr.w	r2, r2, #16
 80059f8:	60da      	str	r2, [r3, #12]
      break;
 80059fa:	e002      	b.n	8005a02 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005a00:	bf00      	nop
  }

  if (status == HAL_OK)
 8005a02:	7bfb      	ldrb	r3, [r7, #15]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d148      	bne.n	8005a9a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	6839      	ldr	r1, [r7, #0]
 8005a10:	4618      	mov	r0, r3
 8005a12:	f001 f921 	bl	8006c58 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a22      	ldr	r2, [pc, #136]	; (8005aa4 <HAL_TIM_IC_Start_IT+0x234>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d022      	beq.n	8005a66 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a28:	d01d      	beq.n	8005a66 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a1e      	ldr	r2, [pc, #120]	; (8005aa8 <HAL_TIM_IC_Start_IT+0x238>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d018      	beq.n	8005a66 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a1c      	ldr	r2, [pc, #112]	; (8005aac <HAL_TIM_IC_Start_IT+0x23c>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d013      	beq.n	8005a66 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a1b      	ldr	r2, [pc, #108]	; (8005ab0 <HAL_TIM_IC_Start_IT+0x240>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d00e      	beq.n	8005a66 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a19      	ldr	r2, [pc, #100]	; (8005ab4 <HAL_TIM_IC_Start_IT+0x244>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d009      	beq.n	8005a66 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a18      	ldr	r2, [pc, #96]	; (8005ab8 <HAL_TIM_IC_Start_IT+0x248>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d004      	beq.n	8005a66 <HAL_TIM_IC_Start_IT+0x1f6>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a16      	ldr	r2, [pc, #88]	; (8005abc <HAL_TIM_IC_Start_IT+0x24c>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d111      	bne.n	8005a8a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	f003 0307 	and.w	r3, r3, #7
 8005a70:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	2b06      	cmp	r3, #6
 8005a76:	d010      	beq.n	8005a9a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f042 0201 	orr.w	r2, r2, #1
 8005a86:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a88:	e007      	b.n	8005a9a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f042 0201 	orr.w	r2, r2, #1
 8005a98:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3710      	adds	r7, #16
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	40010000 	.word	0x40010000
 8005aa8:	40000400 	.word	0x40000400
 8005aac:	40000800 	.word	0x40000800
 8005ab0:	40000c00 	.word	0x40000c00
 8005ab4:	40010400 	.word	0x40010400
 8005ab8:	40014000 	.word	0x40014000
 8005abc:	40001800 	.word	0x40001800

08005ac0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d101      	bne.n	8005ad4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e097      	b.n	8005c04 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d106      	bne.n	8005aee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f7fd fc51 	bl	8003390 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2202      	movs	r2, #2
 8005af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	6812      	ldr	r2, [r2, #0]
 8005b00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b04:	f023 0307 	bic.w	r3, r3, #7
 8005b08:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	3304      	adds	r3, #4
 8005b12:	4619      	mov	r1, r3
 8005b14:	4610      	mov	r0, r2
 8005b16:	f000 fc7f 	bl	8006418 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	699b      	ldr	r3, [r3, #24]
 8005b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	6a1b      	ldr	r3, [r3, #32]
 8005b30:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	697a      	ldr	r2, [r7, #20]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b42:	f023 0303 	bic.w	r3, r3, #3
 8005b46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	689a      	ldr	r2, [r3, #8]
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	699b      	ldr	r3, [r3, #24]
 8005b50:	021b      	lsls	r3, r3, #8
 8005b52:	4313      	orrs	r3, r2
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005b60:	f023 030c 	bic.w	r3, r3, #12
 8005b64:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	68da      	ldr	r2, [r3, #12]
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	021b      	lsls	r3, r3, #8
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	693a      	ldr	r2, [r7, #16]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	011a      	lsls	r2, r3, #4
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	031b      	lsls	r3, r3, #12
 8005b90:	4313      	orrs	r3, r2
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005b9e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005ba6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	011b      	lsls	r3, r3, #4
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	68fa      	ldr	r2, [r7, #12]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	697a      	ldr	r2, [r7, #20]
 8005bc0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	693a      	ldr	r2, [r7, #16]
 8005bc8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68fa      	ldr	r2, [r7, #12]
 8005bd0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3718      	adds	r7, #24
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b084      	sub	sp, #16
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c1c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c24:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005c2c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005c34:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d110      	bne.n	8005c5e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c3c:	7bfb      	ldrb	r3, [r7, #15]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d102      	bne.n	8005c48 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c42:	7b7b      	ldrb	r3, [r7, #13]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d001      	beq.n	8005c4c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e069      	b.n	8005d20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2202      	movs	r2, #2
 8005c58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c5c:	e031      	b.n	8005cc2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	2b04      	cmp	r3, #4
 8005c62:	d110      	bne.n	8005c86 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c64:	7bbb      	ldrb	r3, [r7, #14]
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d102      	bne.n	8005c70 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c6a:	7b3b      	ldrb	r3, [r7, #12]
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d001      	beq.n	8005c74 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e055      	b.n	8005d20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2202      	movs	r2, #2
 8005c78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c84:	e01d      	b.n	8005cc2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c86:	7bfb      	ldrb	r3, [r7, #15]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d108      	bne.n	8005c9e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c8c:	7bbb      	ldrb	r3, [r7, #14]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d105      	bne.n	8005c9e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c92:	7b7b      	ldrb	r3, [r7, #13]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d102      	bne.n	8005c9e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c98:	7b3b      	ldrb	r3, [r7, #12]
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d001      	beq.n	8005ca2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e03e      	b.n	8005d20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2202      	movs	r2, #2
 8005ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2202      	movs	r2, #2
 8005cae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2202      	movs	r2, #2
 8005cb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2202      	movs	r2, #2
 8005cbe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d003      	beq.n	8005cd0 <HAL_TIM_Encoder_Start+0xc4>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	2b04      	cmp	r3, #4
 8005ccc:	d008      	beq.n	8005ce0 <HAL_TIM_Encoder_Start+0xd4>
 8005cce:	e00f      	b.n	8005cf0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	2100      	movs	r1, #0
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 ffbd 	bl	8006c58 <TIM_CCxChannelCmd>
      break;
 8005cde:	e016      	b.n	8005d0e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	2104      	movs	r1, #4
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f000 ffb5 	bl	8006c58 <TIM_CCxChannelCmd>
      break;
 8005cee:	e00e      	b.n	8005d0e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	2100      	movs	r1, #0
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f000 ffad 	bl	8006c58 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2201      	movs	r2, #1
 8005d04:	2104      	movs	r1, #4
 8005d06:	4618      	mov	r0, r3
 8005d08:	f000 ffa6 	bl	8006c58 <TIM_CCxChannelCmd>
      break;
 8005d0c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f042 0201 	orr.w	r2, r2, #1
 8005d1c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3710      	adds	r7, #16
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b084      	sub	sp, #16
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	691b      	ldr	r3, [r3, #16]
 8005d3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	f003 0302 	and.w	r3, r3, #2
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d020      	beq.n	8005d8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f003 0302 	and.w	r3, r3, #2
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d01b      	beq.n	8005d8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f06f 0202 	mvn.w	r2, #2
 8005d5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	f003 0303 	and.w	r3, r3, #3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d003      	beq.n	8005d7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f7fb f93c 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8005d78:	e005      	b.n	8005d86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 fb2e 	bl	80063dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 fb35 	bl	80063f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f003 0304 	and.w	r3, r3, #4
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d020      	beq.n	8005dd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f003 0304 	and.w	r3, r3, #4
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d01b      	beq.n	8005dd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f06f 0204 	mvn.w	r2, #4
 8005da8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2202      	movs	r2, #2
 8005dae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f7fb f916 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8005dc4:	e005      	b.n	8005dd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 fb08 	bl	80063dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f000 fb0f 	bl	80063f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	f003 0308 	and.w	r3, r3, #8
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d020      	beq.n	8005e24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	f003 0308 	and.w	r3, r3, #8
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d01b      	beq.n	8005e24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f06f 0208 	mvn.w	r2, #8
 8005df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2204      	movs	r2, #4
 8005dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	69db      	ldr	r3, [r3, #28]
 8005e02:	f003 0303 	and.w	r3, r3, #3
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d003      	beq.n	8005e12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f7fb f8f0 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8005e10:	e005      	b.n	8005e1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 fae2 	bl	80063dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 fae9 	bl	80063f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	f003 0310 	and.w	r3, r3, #16
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d020      	beq.n	8005e70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f003 0310 	and.w	r3, r3, #16
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d01b      	beq.n	8005e70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f06f 0210 	mvn.w	r2, #16
 8005e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2208      	movs	r2, #8
 8005e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	69db      	ldr	r3, [r3, #28]
 8005e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d003      	beq.n	8005e5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fb f8ca 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8005e5c:	e005      	b.n	8005e6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 fabc 	bl	80063dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 fac3 	bl	80063f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	f003 0301 	and.w	r3, r3, #1
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d00c      	beq.n	8005e94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f003 0301 	and.w	r3, r3, #1
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d007      	beq.n	8005e94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f06f 0201 	mvn.w	r2, #1
 8005e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f7fc fe38 	bl	8002b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00c      	beq.n	8005eb8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d007      	beq.n	8005eb8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 ff7c 	bl	8006db0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00c      	beq.n	8005edc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d007      	beq.n	8005edc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 fa94 	bl	8006404 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f003 0320 	and.w	r3, r3, #32
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d00c      	beq.n	8005f00 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f003 0320 	and.w	r3, r3, #32
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d007      	beq.n	8005f00 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f06f 0220 	mvn.w	r2, #32
 8005ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 ff4e 	bl	8006d9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f00:	bf00      	nop
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b086      	sub	sp, #24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f14:	2300      	movs	r3, #0
 8005f16:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d101      	bne.n	8005f26 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005f22:	2302      	movs	r3, #2
 8005f24:	e088      	b.n	8006038 <HAL_TIM_IC_ConfigChannel+0x130>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2201      	movs	r2, #1
 8005f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d11b      	bne.n	8005f6c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005f44:	f000 fcc4 	bl	80068d0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	699a      	ldr	r2, [r3, #24]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f022 020c 	bic.w	r2, r2, #12
 8005f56:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6999      	ldr	r1, [r3, #24]
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	689a      	ldr	r2, [r3, #8]
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	430a      	orrs	r2, r1
 8005f68:	619a      	str	r2, [r3, #24]
 8005f6a:	e060      	b.n	800602e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b04      	cmp	r3, #4
 8005f70:	d11c      	bne.n	8005fac <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005f82:	f000 fd48 	bl	8006a16 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	699a      	ldr	r2, [r3, #24]
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005f94:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	6999      	ldr	r1, [r3, #24]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	021a      	lsls	r2, r3, #8
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	619a      	str	r2, [r3, #24]
 8005faa:	e040      	b.n	800602e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b08      	cmp	r3, #8
 8005fb0:	d11b      	bne.n	8005fea <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005fc2:	f000 fd95 	bl	8006af0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	69da      	ldr	r2, [r3, #28]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f022 020c 	bic.w	r2, r2, #12
 8005fd4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	69d9      	ldr	r1, [r3, #28]
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	689a      	ldr	r2, [r3, #8]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	430a      	orrs	r2, r1
 8005fe6:	61da      	str	r2, [r3, #28]
 8005fe8:	e021      	b.n	800602e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2b0c      	cmp	r3, #12
 8005fee:	d11c      	bne.n	800602a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006000:	f000 fdb2 	bl	8006b68 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	69da      	ldr	r2, [r3, #28]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006012:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	69d9      	ldr	r1, [r3, #28]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	021a      	lsls	r2, r3, #8
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	61da      	str	r2, [r3, #28]
 8006028:	e001      	b.n	800602e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006036:	7dfb      	ldrb	r3, [r7, #23]
}
 8006038:	4618      	mov	r0, r3
 800603a:	3718      	adds	r7, #24
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b086      	sub	sp, #24
 8006044:	af00      	add	r7, sp, #0
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800604c:	2300      	movs	r3, #0
 800604e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006056:	2b01      	cmp	r3, #1
 8006058:	d101      	bne.n	800605e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800605a:	2302      	movs	r3, #2
 800605c:	e0ae      	b.n	80061bc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2b0c      	cmp	r3, #12
 800606a:	f200 809f 	bhi.w	80061ac <HAL_TIM_PWM_ConfigChannel+0x16c>
 800606e:	a201      	add	r2, pc, #4	; (adr r2, 8006074 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006074:	080060a9 	.word	0x080060a9
 8006078:	080061ad 	.word	0x080061ad
 800607c:	080061ad 	.word	0x080061ad
 8006080:	080061ad 	.word	0x080061ad
 8006084:	080060e9 	.word	0x080060e9
 8006088:	080061ad 	.word	0x080061ad
 800608c:	080061ad 	.word	0x080061ad
 8006090:	080061ad 	.word	0x080061ad
 8006094:	0800612b 	.word	0x0800612b
 8006098:	080061ad 	.word	0x080061ad
 800609c:	080061ad 	.word	0x080061ad
 80060a0:	080061ad 	.word	0x080061ad
 80060a4:	0800616b 	.word	0x0800616b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	68b9      	ldr	r1, [r7, #8]
 80060ae:	4618      	mov	r0, r3
 80060b0:	f000 fa5e 	bl	8006570 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	699a      	ldr	r2, [r3, #24]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f042 0208 	orr.w	r2, r2, #8
 80060c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	699a      	ldr	r2, [r3, #24]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f022 0204 	bic.w	r2, r2, #4
 80060d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	6999      	ldr	r1, [r3, #24]
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	691a      	ldr	r2, [r3, #16]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	619a      	str	r2, [r3, #24]
      break;
 80060e6:	e064      	b.n	80061b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68b9      	ldr	r1, [r7, #8]
 80060ee:	4618      	mov	r0, r3
 80060f0:	f000 faae 	bl	8006650 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	699a      	ldr	r2, [r3, #24]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006102:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	699a      	ldr	r2, [r3, #24]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006112:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	6999      	ldr	r1, [r3, #24]
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	691b      	ldr	r3, [r3, #16]
 800611e:	021a      	lsls	r2, r3, #8
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	430a      	orrs	r2, r1
 8006126:	619a      	str	r2, [r3, #24]
      break;
 8006128:	e043      	b.n	80061b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68b9      	ldr	r1, [r7, #8]
 8006130:	4618      	mov	r0, r3
 8006132:	f000 fb03 	bl	800673c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	69da      	ldr	r2, [r3, #28]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f042 0208 	orr.w	r2, r2, #8
 8006144:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	69da      	ldr	r2, [r3, #28]
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f022 0204 	bic.w	r2, r2, #4
 8006154:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	69d9      	ldr	r1, [r3, #28]
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	691a      	ldr	r2, [r3, #16]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	430a      	orrs	r2, r1
 8006166:	61da      	str	r2, [r3, #28]
      break;
 8006168:	e023      	b.n	80061b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68b9      	ldr	r1, [r7, #8]
 8006170:	4618      	mov	r0, r3
 8006172:	f000 fb57 	bl	8006824 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	69da      	ldr	r2, [r3, #28]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006184:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	69da      	ldr	r2, [r3, #28]
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006194:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	69d9      	ldr	r1, [r3, #28]
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	021a      	lsls	r2, r3, #8
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	430a      	orrs	r2, r1
 80061a8:	61da      	str	r2, [r3, #28]
      break;
 80061aa:	e002      	b.n	80061b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80061ac:	2301      	movs	r3, #1
 80061ae:	75fb      	strb	r3, [r7, #23]
      break;
 80061b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80061ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3718      	adds	r7, #24
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061ce:	2300      	movs	r3, #0
 80061d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d101      	bne.n	80061e0 <HAL_TIM_ConfigClockSource+0x1c>
 80061dc:	2302      	movs	r3, #2
 80061de:	e0b4      	b.n	800634a <HAL_TIM_ConfigClockSource+0x186>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80061fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006206:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006218:	d03e      	beq.n	8006298 <HAL_TIM_ConfigClockSource+0xd4>
 800621a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800621e:	f200 8087 	bhi.w	8006330 <HAL_TIM_ConfigClockSource+0x16c>
 8006222:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006226:	f000 8086 	beq.w	8006336 <HAL_TIM_ConfigClockSource+0x172>
 800622a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800622e:	d87f      	bhi.n	8006330 <HAL_TIM_ConfigClockSource+0x16c>
 8006230:	2b70      	cmp	r3, #112	; 0x70
 8006232:	d01a      	beq.n	800626a <HAL_TIM_ConfigClockSource+0xa6>
 8006234:	2b70      	cmp	r3, #112	; 0x70
 8006236:	d87b      	bhi.n	8006330 <HAL_TIM_ConfigClockSource+0x16c>
 8006238:	2b60      	cmp	r3, #96	; 0x60
 800623a:	d050      	beq.n	80062de <HAL_TIM_ConfigClockSource+0x11a>
 800623c:	2b60      	cmp	r3, #96	; 0x60
 800623e:	d877      	bhi.n	8006330 <HAL_TIM_ConfigClockSource+0x16c>
 8006240:	2b50      	cmp	r3, #80	; 0x50
 8006242:	d03c      	beq.n	80062be <HAL_TIM_ConfigClockSource+0xfa>
 8006244:	2b50      	cmp	r3, #80	; 0x50
 8006246:	d873      	bhi.n	8006330 <HAL_TIM_ConfigClockSource+0x16c>
 8006248:	2b40      	cmp	r3, #64	; 0x40
 800624a:	d058      	beq.n	80062fe <HAL_TIM_ConfigClockSource+0x13a>
 800624c:	2b40      	cmp	r3, #64	; 0x40
 800624e:	d86f      	bhi.n	8006330 <HAL_TIM_ConfigClockSource+0x16c>
 8006250:	2b30      	cmp	r3, #48	; 0x30
 8006252:	d064      	beq.n	800631e <HAL_TIM_ConfigClockSource+0x15a>
 8006254:	2b30      	cmp	r3, #48	; 0x30
 8006256:	d86b      	bhi.n	8006330 <HAL_TIM_ConfigClockSource+0x16c>
 8006258:	2b20      	cmp	r3, #32
 800625a:	d060      	beq.n	800631e <HAL_TIM_ConfigClockSource+0x15a>
 800625c:	2b20      	cmp	r3, #32
 800625e:	d867      	bhi.n	8006330 <HAL_TIM_ConfigClockSource+0x16c>
 8006260:	2b00      	cmp	r3, #0
 8006262:	d05c      	beq.n	800631e <HAL_TIM_ConfigClockSource+0x15a>
 8006264:	2b10      	cmp	r3, #16
 8006266:	d05a      	beq.n	800631e <HAL_TIM_ConfigClockSource+0x15a>
 8006268:	e062      	b.n	8006330 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800627a:	f000 fccd 	bl	8006c18 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800628c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	68ba      	ldr	r2, [r7, #8]
 8006294:	609a      	str	r2, [r3, #8]
      break;
 8006296:	e04f      	b.n	8006338 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062a8:	f000 fcb6 	bl	8006c18 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689a      	ldr	r2, [r3, #8]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80062ba:	609a      	str	r2, [r3, #8]
      break;
 80062bc:	e03c      	b.n	8006338 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062ca:	461a      	mov	r2, r3
 80062cc:	f000 fb74 	bl	80069b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2150      	movs	r1, #80	; 0x50
 80062d6:	4618      	mov	r0, r3
 80062d8:	f000 fc83 	bl	8006be2 <TIM_ITRx_SetConfig>
      break;
 80062dc:	e02c      	b.n	8006338 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80062ea:	461a      	mov	r2, r3
 80062ec:	f000 fbd0 	bl	8006a90 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2160      	movs	r1, #96	; 0x60
 80062f6:	4618      	mov	r0, r3
 80062f8:	f000 fc73 	bl	8006be2 <TIM_ITRx_SetConfig>
      break;
 80062fc:	e01c      	b.n	8006338 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800630a:	461a      	mov	r2, r3
 800630c:	f000 fb54 	bl	80069b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2140      	movs	r1, #64	; 0x40
 8006316:	4618      	mov	r0, r3
 8006318:	f000 fc63 	bl	8006be2 <TIM_ITRx_SetConfig>
      break;
 800631c:	e00c      	b.n	8006338 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4619      	mov	r1, r3
 8006328:	4610      	mov	r0, r2
 800632a:	f000 fc5a 	bl	8006be2 <TIM_ITRx_SetConfig>
      break;
 800632e:	e003      	b.n	8006338 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	73fb      	strb	r3, [r7, #15]
      break;
 8006334:	e000      	b.n	8006338 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006336:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006348:	7bfb      	ldrb	r3, [r7, #15]
}
 800634a:	4618      	mov	r0, r3
 800634c:	3710      	adds	r7, #16
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
	...

08006354 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006354:	b480      	push	{r7}
 8006356:	b085      	sub	sp, #20
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800635e:	2300      	movs	r3, #0
 8006360:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	2b0c      	cmp	r3, #12
 8006366:	d831      	bhi.n	80063cc <HAL_TIM_ReadCapturedValue+0x78>
 8006368:	a201      	add	r2, pc, #4	; (adr r2, 8006370 <HAL_TIM_ReadCapturedValue+0x1c>)
 800636a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800636e:	bf00      	nop
 8006370:	080063a5 	.word	0x080063a5
 8006374:	080063cd 	.word	0x080063cd
 8006378:	080063cd 	.word	0x080063cd
 800637c:	080063cd 	.word	0x080063cd
 8006380:	080063af 	.word	0x080063af
 8006384:	080063cd 	.word	0x080063cd
 8006388:	080063cd 	.word	0x080063cd
 800638c:	080063cd 	.word	0x080063cd
 8006390:	080063b9 	.word	0x080063b9
 8006394:	080063cd 	.word	0x080063cd
 8006398:	080063cd 	.word	0x080063cd
 800639c:	080063cd 	.word	0x080063cd
 80063a0:	080063c3 	.word	0x080063c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063aa:	60fb      	str	r3, [r7, #12]

      break;
 80063ac:	e00f      	b.n	80063ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063b4:	60fb      	str	r3, [r7, #12]

      break;
 80063b6:	e00a      	b.n	80063ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063be:	60fb      	str	r3, [r7, #12]

      break;
 80063c0:	e005      	b.n	80063ce <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c8:	60fb      	str	r3, [r7, #12]

      break;
 80063ca:	e000      	b.n	80063ce <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80063cc:	bf00      	nop
  }

  return tmpreg;
 80063ce:	68fb      	ldr	r3, [r7, #12]
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3714      	adds	r7, #20
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063f8:	bf00      	nop
 80063fa:	370c      	adds	r7, #12
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr

08006418 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006418:	b480      	push	{r7}
 800641a:	b085      	sub	sp, #20
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a46      	ldr	r2, [pc, #280]	; (8006544 <TIM_Base_SetConfig+0x12c>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d013      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006436:	d00f      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a43      	ldr	r2, [pc, #268]	; (8006548 <TIM_Base_SetConfig+0x130>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d00b      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a42      	ldr	r2, [pc, #264]	; (800654c <TIM_Base_SetConfig+0x134>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d007      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a41      	ldr	r2, [pc, #260]	; (8006550 <TIM_Base_SetConfig+0x138>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d003      	beq.n	8006458 <TIM_Base_SetConfig+0x40>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a40      	ldr	r2, [pc, #256]	; (8006554 <TIM_Base_SetConfig+0x13c>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d108      	bne.n	800646a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800645e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	68fa      	ldr	r2, [r7, #12]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a35      	ldr	r2, [pc, #212]	; (8006544 <TIM_Base_SetConfig+0x12c>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d02b      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006478:	d027      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a32      	ldr	r2, [pc, #200]	; (8006548 <TIM_Base_SetConfig+0x130>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d023      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a31      	ldr	r2, [pc, #196]	; (800654c <TIM_Base_SetConfig+0x134>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d01f      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a30      	ldr	r2, [pc, #192]	; (8006550 <TIM_Base_SetConfig+0x138>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d01b      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a2f      	ldr	r2, [pc, #188]	; (8006554 <TIM_Base_SetConfig+0x13c>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d017      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4a2e      	ldr	r2, [pc, #184]	; (8006558 <TIM_Base_SetConfig+0x140>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d013      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	4a2d      	ldr	r2, [pc, #180]	; (800655c <TIM_Base_SetConfig+0x144>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d00f      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4a2c      	ldr	r2, [pc, #176]	; (8006560 <TIM_Base_SetConfig+0x148>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d00b      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a2b      	ldr	r2, [pc, #172]	; (8006564 <TIM_Base_SetConfig+0x14c>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d007      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	4a2a      	ldr	r2, [pc, #168]	; (8006568 <TIM_Base_SetConfig+0x150>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d003      	beq.n	80064ca <TIM_Base_SetConfig+0xb2>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a29      	ldr	r2, [pc, #164]	; (800656c <TIM_Base_SetConfig+0x154>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d108      	bne.n	80064dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	4313      	orrs	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	689a      	ldr	r2, [r3, #8]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a10      	ldr	r2, [pc, #64]	; (8006544 <TIM_Base_SetConfig+0x12c>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d003      	beq.n	8006510 <TIM_Base_SetConfig+0xf8>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a12      	ldr	r2, [pc, #72]	; (8006554 <TIM_Base_SetConfig+0x13c>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d103      	bne.n	8006518 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	691a      	ldr	r2, [r3, #16]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	2b01      	cmp	r3, #1
 8006528:	d105      	bne.n	8006536 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	f023 0201 	bic.w	r2, r3, #1
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	611a      	str	r2, [r3, #16]
  }
}
 8006536:	bf00      	nop
 8006538:	3714      	adds	r7, #20
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr
 8006542:	bf00      	nop
 8006544:	40010000 	.word	0x40010000
 8006548:	40000400 	.word	0x40000400
 800654c:	40000800 	.word	0x40000800
 8006550:	40000c00 	.word	0x40000c00
 8006554:	40010400 	.word	0x40010400
 8006558:	40014000 	.word	0x40014000
 800655c:	40014400 	.word	0x40014400
 8006560:	40014800 	.word	0x40014800
 8006564:	40001800 	.word	0x40001800
 8006568:	40001c00 	.word	0x40001c00
 800656c:	40002000 	.word	0x40002000

08006570 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006570:	b480      	push	{r7}
 8006572:	b087      	sub	sp, #28
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a1b      	ldr	r3, [r3, #32]
 8006584:	f023 0201 	bic.w	r2, r3, #1
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	699b      	ldr	r3, [r3, #24]
 8006596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800659e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f023 0303 	bic.w	r3, r3, #3
 80065a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	f023 0302 	bic.w	r3, r3, #2
 80065b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	697a      	ldr	r2, [r7, #20]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	4a20      	ldr	r2, [pc, #128]	; (8006648 <TIM_OC1_SetConfig+0xd8>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d003      	beq.n	80065d4 <TIM_OC1_SetConfig+0x64>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4a1f      	ldr	r2, [pc, #124]	; (800664c <TIM_OC1_SetConfig+0xdc>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d10c      	bne.n	80065ee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065d4:	697b      	ldr	r3, [r7, #20]
 80065d6:	f023 0308 	bic.w	r3, r3, #8
 80065da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	697a      	ldr	r2, [r7, #20]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f023 0304 	bic.w	r3, r3, #4
 80065ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a15      	ldr	r2, [pc, #84]	; (8006648 <TIM_OC1_SetConfig+0xd8>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d003      	beq.n	80065fe <TIM_OC1_SetConfig+0x8e>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a14      	ldr	r2, [pc, #80]	; (800664c <TIM_OC1_SetConfig+0xdc>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d111      	bne.n	8006622 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006604:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800660c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	695b      	ldr	r3, [r3, #20]
 8006612:	693a      	ldr	r2, [r7, #16]
 8006614:	4313      	orrs	r3, r2
 8006616:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	699b      	ldr	r3, [r3, #24]
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	4313      	orrs	r3, r2
 8006620:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	693a      	ldr	r2, [r7, #16]
 8006626:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	685a      	ldr	r2, [r3, #4]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	697a      	ldr	r2, [r7, #20]
 800663a:	621a      	str	r2, [r3, #32]
}
 800663c:	bf00      	nop
 800663e:	371c      	adds	r7, #28
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr
 8006648:	40010000 	.word	0x40010000
 800664c:	40010400 	.word	0x40010400

08006650 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006650:	b480      	push	{r7}
 8006652:	b087      	sub	sp, #28
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a1b      	ldr	r3, [r3, #32]
 800665e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6a1b      	ldr	r3, [r3, #32]
 8006664:	f023 0210 	bic.w	r2, r3, #16
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	699b      	ldr	r3, [r3, #24]
 8006676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800667e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006686:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	021b      	lsls	r3, r3, #8
 800668e:	68fa      	ldr	r2, [r7, #12]
 8006690:	4313      	orrs	r3, r2
 8006692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	f023 0320 	bic.w	r3, r3, #32
 800669a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	011b      	lsls	r3, r3, #4
 80066a2:	697a      	ldr	r2, [r7, #20]
 80066a4:	4313      	orrs	r3, r2
 80066a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a22      	ldr	r2, [pc, #136]	; (8006734 <TIM_OC2_SetConfig+0xe4>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d003      	beq.n	80066b8 <TIM_OC2_SetConfig+0x68>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	4a21      	ldr	r2, [pc, #132]	; (8006738 <TIM_OC2_SetConfig+0xe8>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d10d      	bne.n	80066d4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	011b      	lsls	r3, r3, #4
 80066c6:	697a      	ldr	r2, [r7, #20]
 80066c8:	4313      	orrs	r3, r2
 80066ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066d2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	4a17      	ldr	r2, [pc, #92]	; (8006734 <TIM_OC2_SetConfig+0xe4>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d003      	beq.n	80066e4 <TIM_OC2_SetConfig+0x94>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a16      	ldr	r2, [pc, #88]	; (8006738 <TIM_OC2_SetConfig+0xe8>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d113      	bne.n	800670c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80066ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	695b      	ldr	r3, [r3, #20]
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	693a      	ldr	r2, [r7, #16]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	699b      	ldr	r3, [r3, #24]
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	693a      	ldr	r2, [r7, #16]
 8006708:	4313      	orrs	r3, r2
 800670a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	693a      	ldr	r2, [r7, #16]
 8006710:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	685a      	ldr	r2, [r3, #4]
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	621a      	str	r2, [r3, #32]
}
 8006726:	bf00      	nop
 8006728:	371c      	adds	r7, #28
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr
 8006732:	bf00      	nop
 8006734:	40010000 	.word	0x40010000
 8006738:	40010400 	.word	0x40010400

0800673c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800673c:	b480      	push	{r7}
 800673e:	b087      	sub	sp, #28
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6a1b      	ldr	r3, [r3, #32]
 8006750:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	69db      	ldr	r3, [r3, #28]
 8006762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800676a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0303 	bic.w	r3, r3, #3
 8006772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68fa      	ldr	r2, [r7, #12]
 800677a:	4313      	orrs	r3, r2
 800677c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	021b      	lsls	r3, r3, #8
 800678c:	697a      	ldr	r2, [r7, #20]
 800678e:	4313      	orrs	r3, r2
 8006790:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a21      	ldr	r2, [pc, #132]	; (800681c <TIM_OC3_SetConfig+0xe0>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d003      	beq.n	80067a2 <TIM_OC3_SetConfig+0x66>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a20      	ldr	r2, [pc, #128]	; (8006820 <TIM_OC3_SetConfig+0xe4>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d10d      	bne.n	80067be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	021b      	lsls	r3, r3, #8
 80067b0:	697a      	ldr	r2, [r7, #20]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a16      	ldr	r2, [pc, #88]	; (800681c <TIM_OC3_SetConfig+0xe0>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d003      	beq.n	80067ce <TIM_OC3_SetConfig+0x92>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a15      	ldr	r2, [pc, #84]	; (8006820 <TIM_OC3_SetConfig+0xe4>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d113      	bne.n	80067f6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	011b      	lsls	r3, r3, #4
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	699b      	ldr	r3, [r3, #24]
 80067ee:	011b      	lsls	r3, r3, #4
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	685a      	ldr	r2, [r3, #4]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	697a      	ldr	r2, [r7, #20]
 800680e:	621a      	str	r2, [r3, #32]
}
 8006810:	bf00      	nop
 8006812:	371c      	adds	r7, #28
 8006814:	46bd      	mov	sp, r7
 8006816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681a:	4770      	bx	lr
 800681c:	40010000 	.word	0x40010000
 8006820:	40010400 	.word	0x40010400

08006824 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006824:	b480      	push	{r7}
 8006826:	b087      	sub	sp, #28
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a1b      	ldr	r3, [r3, #32]
 8006832:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6a1b      	ldr	r3, [r3, #32]
 8006838:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	69db      	ldr	r3, [r3, #28]
 800684a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006852:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800685a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	021b      	lsls	r3, r3, #8
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	4313      	orrs	r3, r2
 8006866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800686e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	031b      	lsls	r3, r3, #12
 8006876:	693a      	ldr	r2, [r7, #16]
 8006878:	4313      	orrs	r3, r2
 800687a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	4a12      	ldr	r2, [pc, #72]	; (80068c8 <TIM_OC4_SetConfig+0xa4>)
 8006880:	4293      	cmp	r3, r2
 8006882:	d003      	beq.n	800688c <TIM_OC4_SetConfig+0x68>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4a11      	ldr	r2, [pc, #68]	; (80068cc <TIM_OC4_SetConfig+0xa8>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d109      	bne.n	80068a0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006892:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	695b      	ldr	r3, [r3, #20]
 8006898:	019b      	lsls	r3, r3, #6
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	4313      	orrs	r3, r2
 800689e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	697a      	ldr	r2, [r7, #20]
 80068a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	68fa      	ldr	r2, [r7, #12]
 80068aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685a      	ldr	r2, [r3, #4]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	693a      	ldr	r2, [r7, #16]
 80068b8:	621a      	str	r2, [r3, #32]
}
 80068ba:	bf00      	nop
 80068bc:	371c      	adds	r7, #28
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	40010000 	.word	0x40010000
 80068cc:	40010400 	.word	0x40010400

080068d0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b087      	sub	sp, #28
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
 80068dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6a1b      	ldr	r3, [r3, #32]
 80068e2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6a1b      	ldr	r3, [r3, #32]
 80068e8:	f023 0201 	bic.w	r2, r3, #1
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	699b      	ldr	r3, [r3, #24]
 80068f4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	4a28      	ldr	r2, [pc, #160]	; (800699c <TIM_TI1_SetConfig+0xcc>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d01b      	beq.n	8006936 <TIM_TI1_SetConfig+0x66>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006904:	d017      	beq.n	8006936 <TIM_TI1_SetConfig+0x66>
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	4a25      	ldr	r2, [pc, #148]	; (80069a0 <TIM_TI1_SetConfig+0xd0>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d013      	beq.n	8006936 <TIM_TI1_SetConfig+0x66>
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	4a24      	ldr	r2, [pc, #144]	; (80069a4 <TIM_TI1_SetConfig+0xd4>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d00f      	beq.n	8006936 <TIM_TI1_SetConfig+0x66>
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	4a23      	ldr	r2, [pc, #140]	; (80069a8 <TIM_TI1_SetConfig+0xd8>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d00b      	beq.n	8006936 <TIM_TI1_SetConfig+0x66>
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	4a22      	ldr	r2, [pc, #136]	; (80069ac <TIM_TI1_SetConfig+0xdc>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d007      	beq.n	8006936 <TIM_TI1_SetConfig+0x66>
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	4a21      	ldr	r2, [pc, #132]	; (80069b0 <TIM_TI1_SetConfig+0xe0>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d003      	beq.n	8006936 <TIM_TI1_SetConfig+0x66>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	4a20      	ldr	r2, [pc, #128]	; (80069b4 <TIM_TI1_SetConfig+0xe4>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d101      	bne.n	800693a <TIM_TI1_SetConfig+0x6a>
 8006936:	2301      	movs	r3, #1
 8006938:	e000      	b.n	800693c <TIM_TI1_SetConfig+0x6c>
 800693a:	2300      	movs	r3, #0
 800693c:	2b00      	cmp	r3, #0
 800693e:	d008      	beq.n	8006952 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	f023 0303 	bic.w	r3, r3, #3
 8006946:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006948:	697a      	ldr	r2, [r7, #20]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4313      	orrs	r3, r2
 800694e:	617b      	str	r3, [r7, #20]
 8006950:	e003      	b.n	800695a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f043 0301 	orr.w	r3, r3, #1
 8006958:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006960:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	011b      	lsls	r3, r3, #4
 8006966:	b2db      	uxtb	r3, r3
 8006968:	697a      	ldr	r2, [r7, #20]
 800696a:	4313      	orrs	r3, r2
 800696c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	f023 030a 	bic.w	r3, r3, #10
 8006974:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	f003 030a 	and.w	r3, r3, #10
 800697c:	693a      	ldr	r2, [r7, #16]
 800697e:	4313      	orrs	r3, r2
 8006980:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	697a      	ldr	r2, [r7, #20]
 8006986:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	693a      	ldr	r2, [r7, #16]
 800698c:	621a      	str	r2, [r3, #32]
}
 800698e:	bf00      	nop
 8006990:	371c      	adds	r7, #28
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop
 800699c:	40010000 	.word	0x40010000
 80069a0:	40000400 	.word	0x40000400
 80069a4:	40000800 	.word	0x40000800
 80069a8:	40000c00 	.word	0x40000c00
 80069ac:	40010400 	.word	0x40010400
 80069b0:	40014000 	.word	0x40014000
 80069b4:	40001800 	.word	0x40001800

080069b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b087      	sub	sp, #28
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6a1b      	ldr	r3, [r3, #32]
 80069c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6a1b      	ldr	r3, [r3, #32]
 80069ce:	f023 0201 	bic.w	r2, r3, #1
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80069e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	011b      	lsls	r3, r3, #4
 80069e8:	693a      	ldr	r2, [r7, #16]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	f023 030a 	bic.w	r3, r3, #10
 80069f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069f6:	697a      	ldr	r2, [r7, #20]
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	693a      	ldr	r2, [r7, #16]
 8006a02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	697a      	ldr	r2, [r7, #20]
 8006a08:	621a      	str	r2, [r3, #32]
}
 8006a0a:	bf00      	nop
 8006a0c:	371c      	adds	r7, #28
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr

08006a16 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b087      	sub	sp, #28
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	60f8      	str	r0, [r7, #12]
 8006a1e:	60b9      	str	r1, [r7, #8]
 8006a20:	607a      	str	r2, [r7, #4]
 8006a22:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6a1b      	ldr	r3, [r3, #32]
 8006a28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
 8006a2e:	f023 0210 	bic.w	r2, r3, #16
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	021b      	lsls	r3, r3, #8
 8006a48:	693a      	ldr	r2, [r7, #16]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	031b      	lsls	r3, r3, #12
 8006a5a:	b29b      	uxth	r3, r3
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006a68:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	011b      	lsls	r3, r3, #4
 8006a6e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006a72:	697a      	ldr	r2, [r7, #20]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	693a      	ldr	r2, [r7, #16]
 8006a7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	697a      	ldr	r2, [r7, #20]
 8006a82:	621a      	str	r2, [r3, #32]
}
 8006a84:	bf00      	nop
 8006a86:	371c      	adds	r7, #28
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b087      	sub	sp, #28
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	6a1b      	ldr	r3, [r3, #32]
 8006aa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6a1b      	ldr	r3, [r3, #32]
 8006aa6:	f023 0210 	bic.w	r2, r3, #16
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	699b      	ldr	r3, [r3, #24]
 8006ab2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006aba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	031b      	lsls	r3, r3, #12
 8006ac0:	693a      	ldr	r2, [r7, #16]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006acc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	011b      	lsls	r3, r3, #4
 8006ad2:	697a      	ldr	r2, [r7, #20]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	693a      	ldr	r2, [r7, #16]
 8006adc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	697a      	ldr	r2, [r7, #20]
 8006ae2:	621a      	str	r2, [r3, #32]
}
 8006ae4:	bf00      	nop
 8006ae6:	371c      	adds	r7, #28
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b087      	sub	sp, #28
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6a1b      	ldr	r3, [r3, #32]
 8006b02:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	6a1b      	ldr	r3, [r3, #32]
 8006b08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	69db      	ldr	r3, [r3, #28]
 8006b14:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	f023 0303 	bic.w	r3, r3, #3
 8006b1c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006b1e:	693a      	ldr	r2, [r7, #16]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b2c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	011b      	lsls	r3, r3, #4
 8006b32:	b2db      	uxtb	r3, r3
 8006b34:	693a      	ldr	r2, [r7, #16]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006b40:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	021b      	lsls	r3, r3, #8
 8006b46:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006b4a:	697a      	ldr	r2, [r7, #20]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	693a      	ldr	r2, [r7, #16]
 8006b54:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	697a      	ldr	r2, [r7, #20]
 8006b5a:	621a      	str	r2, [r3, #32]
}
 8006b5c:	bf00      	nop
 8006b5e:	371c      	adds	r7, #28
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b087      	sub	sp, #28
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	60f8      	str	r0, [r7, #12]
 8006b70:	60b9      	str	r1, [r7, #8]
 8006b72:	607a      	str	r2, [r7, #4]
 8006b74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6a1b      	ldr	r3, [r3, #32]
 8006b80:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	69db      	ldr	r3, [r3, #28]
 8006b8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b94:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	021b      	lsls	r3, r3, #8
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ba6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	031b      	lsls	r3, r3, #12
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	693a      	ldr	r2, [r7, #16]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006bba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	031b      	lsls	r3, r3, #12
 8006bc0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006bc4:	697a      	ldr	r2, [r7, #20]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	621a      	str	r2, [r3, #32]
}
 8006bd6:	bf00      	nop
 8006bd8:	371c      	adds	r7, #28
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b085      	sub	sp, #20
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
 8006bea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bf8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bfa:	683a      	ldr	r2, [r7, #0]
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	f043 0307 	orr.w	r3, r3, #7
 8006c04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68fa      	ldr	r2, [r7, #12]
 8006c0a:	609a      	str	r2, [r3, #8]
}
 8006c0c:	bf00      	nop
 8006c0e:	3714      	adds	r7, #20
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b087      	sub	sp, #28
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	607a      	str	r2, [r7, #4]
 8006c24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	021a      	lsls	r2, r3, #8
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	431a      	orrs	r2, r3
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	697a      	ldr	r2, [r7, #20]
 8006c4a:	609a      	str	r2, [r3, #8]
}
 8006c4c:	bf00      	nop
 8006c4e:	371c      	adds	r7, #28
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b087      	sub	sp, #28
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	f003 031f 	and.w	r3, r3, #31
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6a1a      	ldr	r2, [r3, #32]
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	43db      	mvns	r3, r3
 8006c7a:	401a      	ands	r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6a1a      	ldr	r2, [r3, #32]
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	f003 031f 	and.w	r3, r3, #31
 8006c8a:	6879      	ldr	r1, [r7, #4]
 8006c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c90:	431a      	orrs	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	621a      	str	r2, [r3, #32]
}
 8006c96:	bf00      	nop
 8006c98:	371c      	adds	r7, #28
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr
	...

08006ca4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b085      	sub	sp, #20
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d101      	bne.n	8006cbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cb8:	2302      	movs	r3, #2
 8006cba:	e05a      	b.n	8006d72 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2202      	movs	r2, #2
 8006cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ce2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	68fa      	ldr	r2, [r7, #12]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	68fa      	ldr	r2, [r7, #12]
 8006cf4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a21      	ldr	r2, [pc, #132]	; (8006d80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d022      	beq.n	8006d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d08:	d01d      	beq.n	8006d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a1d      	ldr	r2, [pc, #116]	; (8006d84 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d018      	beq.n	8006d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a1b      	ldr	r2, [pc, #108]	; (8006d88 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d013      	beq.n	8006d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a1a      	ldr	r2, [pc, #104]	; (8006d8c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d00e      	beq.n	8006d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a18      	ldr	r2, [pc, #96]	; (8006d90 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d009      	beq.n	8006d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a17      	ldr	r2, [pc, #92]	; (8006d94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d004      	beq.n	8006d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a15      	ldr	r2, [pc, #84]	; (8006d98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d10c      	bne.n	8006d60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	68ba      	ldr	r2, [r7, #8]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	68ba      	ldr	r2, [r7, #8]
 8006d5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d70:	2300      	movs	r3, #0
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3714      	adds	r7, #20
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
 8006d7e:	bf00      	nop
 8006d80:	40010000 	.word	0x40010000
 8006d84:	40000400 	.word	0x40000400
 8006d88:	40000800 	.word	0x40000800
 8006d8c:	40000c00 	.word	0x40000c00
 8006d90:	40010400 	.word	0x40010400
 8006d94:	40014000 	.word	0x40014000
 8006d98:	40001800 	.word	0x40001800

08006d9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006da4:	bf00      	nop
 8006da6:	370c      	adds	r7, #12
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b083      	sub	sp, #12
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006db8:	bf00      	nop
 8006dba:	370c      	adds	r7, #12
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr

08006dc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d101      	bne.n	8006dd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e042      	b.n	8006e5c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d106      	bne.n	8006df0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2200      	movs	r2, #0
 8006de6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7fc fc6c 	bl	80036c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2224      	movs	r2, #36	; 0x24
 8006df4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68da      	ldr	r2, [r3, #12]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f000 fdff 	bl	8007a0c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	691a      	ldr	r2, [r3, #16]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	695a      	ldr	r2, [r3, #20]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	68da      	ldr	r2, [r3, #12]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2220      	movs	r2, #32
 8006e48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2220      	movs	r2, #32
 8006e50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3708      	adds	r7, #8
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b08a      	sub	sp, #40	; 0x28
 8006e68:	af02      	add	r7, sp, #8
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	603b      	str	r3, [r7, #0]
 8006e70:	4613      	mov	r3, r2
 8006e72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006e74:	2300      	movs	r3, #0
 8006e76:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	2b20      	cmp	r3, #32
 8006e82:	d175      	bne.n	8006f70 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d002      	beq.n	8006e90 <HAL_UART_Transmit+0x2c>
 8006e8a:	88fb      	ldrh	r3, [r7, #6]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d101      	bne.n	8006e94 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e06e      	b.n	8006f72 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2200      	movs	r2, #0
 8006e98:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2221      	movs	r2, #33	; 0x21
 8006e9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ea2:	f7fc ffd3 	bl	8003e4c <HAL_GetTick>
 8006ea6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	88fa      	ldrh	r2, [r7, #6]
 8006eac:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	88fa      	ldrh	r2, [r7, #6]
 8006eb2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ebc:	d108      	bne.n	8006ed0 <HAL_UART_Transmit+0x6c>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d104      	bne.n	8006ed0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	61bb      	str	r3, [r7, #24]
 8006ece:	e003      	b.n	8006ed8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ed8:	e02e      	b.n	8006f38 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	2180      	movs	r1, #128	; 0x80
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	f000 fb9b 	bl	8007620 <UART_WaitOnFlagUntilTimeout>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d005      	beq.n	8006efc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2220      	movs	r2, #32
 8006ef4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8006ef8:	2303      	movs	r3, #3
 8006efa:	e03a      	b.n	8006f72 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006efc:	69fb      	ldr	r3, [r7, #28]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d10b      	bne.n	8006f1a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f02:	69bb      	ldr	r3, [r7, #24]
 8006f04:	881b      	ldrh	r3, [r3, #0]
 8006f06:	461a      	mov	r2, r3
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f10:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	3302      	adds	r3, #2
 8006f16:	61bb      	str	r3, [r7, #24]
 8006f18:	e007      	b.n	8006f2a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	781a      	ldrb	r2, [r3, #0]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006f24:	69fb      	ldr	r3, [r7, #28]
 8006f26:	3301      	adds	r3, #1
 8006f28:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	3b01      	subs	r3, #1
 8006f32:	b29a      	uxth	r2, r3
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d1cb      	bne.n	8006eda <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	2140      	movs	r1, #64	; 0x40
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f000 fb67 	bl	8007620 <UART_WaitOnFlagUntilTimeout>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d005      	beq.n	8006f64 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2220      	movs	r2, #32
 8006f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8006f60:	2303      	movs	r3, #3
 8006f62:	e006      	b.n	8006f72 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2220      	movs	r2, #32
 8006f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	e000      	b.n	8006f72 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006f70:	2302      	movs	r3, #2
  }
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3720      	adds	r7, #32
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	b08a      	sub	sp, #40	; 0x28
 8006f7e:	af02      	add	r7, sp, #8
 8006f80:	60f8      	str	r0, [r7, #12]
 8006f82:	60b9      	str	r1, [r7, #8]
 8006f84:	603b      	str	r3, [r7, #0]
 8006f86:	4613      	mov	r3, r2
 8006f88:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b20      	cmp	r3, #32
 8006f98:	f040 8081 	bne.w	800709e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d002      	beq.n	8006fa8 <HAL_UART_Receive+0x2e>
 8006fa2:	88fb      	ldrh	r3, [r7, #6]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d101      	bne.n	8006fac <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e079      	b.n	80070a0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2222      	movs	r2, #34	; 0x22
 8006fb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006fc0:	f7fc ff44 	bl	8003e4c <HAL_GetTick>
 8006fc4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	88fa      	ldrh	r2, [r7, #6]
 8006fca:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	88fa      	ldrh	r2, [r7, #6]
 8006fd0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006fda:	d108      	bne.n	8006fee <HAL_UART_Receive+0x74>
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	691b      	ldr	r3, [r3, #16]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d104      	bne.n	8006fee <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	61bb      	str	r3, [r7, #24]
 8006fec:	e003      	b.n	8006ff6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006ff6:	e047      	b.n	8007088 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	9300      	str	r3, [sp, #0]
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	2200      	movs	r2, #0
 8007000:	2120      	movs	r1, #32
 8007002:	68f8      	ldr	r0, [r7, #12]
 8007004:	f000 fb0c 	bl	8007620 <UART_WaitOnFlagUntilTimeout>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d005      	beq.n	800701a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2220      	movs	r2, #32
 8007012:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e042      	b.n	80070a0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d10c      	bne.n	800703a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	b29b      	uxth	r3, r3
 8007028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800702c:	b29a      	uxth	r2, r3
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007032:	69bb      	ldr	r3, [r7, #24]
 8007034:	3302      	adds	r3, #2
 8007036:	61bb      	str	r3, [r7, #24]
 8007038:	e01f      	b.n	800707a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007042:	d007      	beq.n	8007054 <HAL_UART_Receive+0xda>
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10a      	bne.n	8007062 <HAL_UART_Receive+0xe8>
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	691b      	ldr	r3, [r3, #16]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d106      	bne.n	8007062 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	b2da      	uxtb	r2, r3
 800705c:	69fb      	ldr	r3, [r7, #28]
 800705e:	701a      	strb	r2, [r3, #0]
 8007060:	e008      	b.n	8007074 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	b2db      	uxtb	r3, r3
 800706a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800706e:	b2da      	uxtb	r2, r3
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8007074:	69fb      	ldr	r3, [r7, #28]
 8007076:	3301      	adds	r3, #1
 8007078:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800707e:	b29b      	uxth	r3, r3
 8007080:	3b01      	subs	r3, #1
 8007082:	b29a      	uxth	r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800708c:	b29b      	uxth	r3, r3
 800708e:	2b00      	cmp	r3, #0
 8007090:	d1b2      	bne.n	8006ff8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2220      	movs	r2, #32
 8007096:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 800709a:	2300      	movs	r3, #0
 800709c:	e000      	b.n	80070a0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800709e:	2302      	movs	r3, #2
  }
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3720      	adds	r7, #32
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b0ba      	sub	sp, #232	; 0xe8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	695b      	ldr	r3, [r3, #20]
 80070ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80070ce:	2300      	movs	r3, #0
 80070d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80070d4:	2300      	movs	r3, #0
 80070d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80070da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070de:	f003 030f 	and.w	r3, r3, #15
 80070e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80070e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d10f      	bne.n	800710e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070f2:	f003 0320 	and.w	r3, r3, #32
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d009      	beq.n	800710e <HAL_UART_IRQHandler+0x66>
 80070fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070fe:	f003 0320 	and.w	r3, r3, #32
 8007102:	2b00      	cmp	r3, #0
 8007104:	d003      	beq.n	800710e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 fbc2 	bl	8007890 <UART_Receive_IT>
      return;
 800710c:	e25b      	b.n	80075c6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800710e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007112:	2b00      	cmp	r3, #0
 8007114:	f000 80de 	beq.w	80072d4 <HAL_UART_IRQHandler+0x22c>
 8007118:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800711c:	f003 0301 	and.w	r3, r3, #1
 8007120:	2b00      	cmp	r3, #0
 8007122:	d106      	bne.n	8007132 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007124:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007128:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800712c:	2b00      	cmp	r3, #0
 800712e:	f000 80d1 	beq.w	80072d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007136:	f003 0301 	and.w	r3, r3, #1
 800713a:	2b00      	cmp	r3, #0
 800713c:	d00b      	beq.n	8007156 <HAL_UART_IRQHandler+0xae>
 800713e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007146:	2b00      	cmp	r3, #0
 8007148:	d005      	beq.n	8007156 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800714e:	f043 0201 	orr.w	r2, r3, #1
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800715a:	f003 0304 	and.w	r3, r3, #4
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00b      	beq.n	800717a <HAL_UART_IRQHandler+0xd2>
 8007162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	2b00      	cmp	r3, #0
 800716c:	d005      	beq.n	800717a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007172:	f043 0202 	orr.w	r2, r3, #2
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800717a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00b      	beq.n	800719e <HAL_UART_IRQHandler+0xf6>
 8007186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800718a:	f003 0301 	and.w	r3, r3, #1
 800718e:	2b00      	cmp	r3, #0
 8007190:	d005      	beq.n	800719e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007196:	f043 0204 	orr.w	r2, r3, #4
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800719e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071a2:	f003 0308 	and.w	r3, r3, #8
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d011      	beq.n	80071ce <HAL_UART_IRQHandler+0x126>
 80071aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071ae:	f003 0320 	and.w	r3, r3, #32
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d105      	bne.n	80071c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80071b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d005      	beq.n	80071ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071c6:	f043 0208 	orr.w	r2, r3, #8
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	f000 81f2 	beq.w	80075bc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071dc:	f003 0320 	and.w	r3, r3, #32
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d008      	beq.n	80071f6 <HAL_UART_IRQHandler+0x14e>
 80071e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071e8:	f003 0320 	and.w	r3, r3, #32
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d002      	beq.n	80071f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 fb4d 	bl	8007890 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	695b      	ldr	r3, [r3, #20]
 80071fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007200:	2b40      	cmp	r3, #64	; 0x40
 8007202:	bf0c      	ite	eq
 8007204:	2301      	moveq	r3, #1
 8007206:	2300      	movne	r3, #0
 8007208:	b2db      	uxtb	r3, r3
 800720a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007212:	f003 0308 	and.w	r3, r3, #8
 8007216:	2b00      	cmp	r3, #0
 8007218:	d103      	bne.n	8007222 <HAL_UART_IRQHandler+0x17a>
 800721a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800721e:	2b00      	cmp	r3, #0
 8007220:	d04f      	beq.n	80072c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 fa55 	bl	80076d2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	695b      	ldr	r3, [r3, #20]
 800722e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007232:	2b40      	cmp	r3, #64	; 0x40
 8007234:	d141      	bne.n	80072ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	3314      	adds	r3, #20
 800723c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007240:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007244:	e853 3f00 	ldrex	r3, [r3]
 8007248:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800724c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007250:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007254:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3314      	adds	r3, #20
 800725e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007262:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007266:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800726a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800726e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007272:	e841 2300 	strex	r3, r2, [r1]
 8007276:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800727a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800727e:	2b00      	cmp	r3, #0
 8007280:	d1d9      	bne.n	8007236 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007286:	2b00      	cmp	r3, #0
 8007288:	d013      	beq.n	80072b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800728e:	4a7e      	ldr	r2, [pc, #504]	; (8007488 <HAL_UART_IRQHandler+0x3e0>)
 8007290:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007296:	4618      	mov	r0, r3
 8007298:	f7fc ff36 	bl	8004108 <HAL_DMA_Abort_IT>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d016      	beq.n	80072d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80072ac:	4610      	mov	r0, r2
 80072ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072b0:	e00e      	b.n	80072d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f99e 	bl	80075f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072b8:	e00a      	b.n	80072d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 f99a 	bl	80075f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072c0:	e006      	b.n	80072d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 f996 	bl	80075f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80072ce:	e175      	b.n	80075bc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072d0:	bf00      	nop
    return;
 80072d2:	e173      	b.n	80075bc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d8:	2b01      	cmp	r3, #1
 80072da:	f040 814f 	bne.w	800757c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80072de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072e2:	f003 0310 	and.w	r3, r3, #16
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	f000 8148 	beq.w	800757c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80072ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072f0:	f003 0310 	and.w	r3, r3, #16
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f000 8141 	beq.w	800757c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80072fa:	2300      	movs	r3, #0
 80072fc:	60bb      	str	r3, [r7, #8]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	60bb      	str	r3, [r7, #8]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	60bb      	str	r3, [r7, #8]
 800730e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800731a:	2b40      	cmp	r3, #64	; 0x40
 800731c:	f040 80b6 	bne.w	800748c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800732c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007330:	2b00      	cmp	r3, #0
 8007332:	f000 8145 	beq.w	80075c0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800733a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800733e:	429a      	cmp	r2, r3
 8007340:	f080 813e 	bcs.w	80075c0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800734a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007350:	69db      	ldr	r3, [r3, #28]
 8007352:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007356:	f000 8088 	beq.w	800746a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	330c      	adds	r3, #12
 8007360:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007364:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007368:	e853 3f00 	ldrex	r3, [r3]
 800736c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007370:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007374:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007378:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	330c      	adds	r3, #12
 8007382:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007386:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800738a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007392:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007396:	e841 2300 	strex	r3, r2, [r1]
 800739a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800739e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1d9      	bne.n	800735a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	3314      	adds	r3, #20
 80073ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80073b0:	e853 3f00 	ldrex	r3, [r3]
 80073b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80073b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80073b8:	f023 0301 	bic.w	r3, r3, #1
 80073bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	3314      	adds	r3, #20
 80073c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80073ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80073ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80073d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80073d6:	e841 2300 	strex	r3, r2, [r1]
 80073da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80073dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d1e1      	bne.n	80073a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	3314      	adds	r3, #20
 80073e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80073ec:	e853 3f00 	ldrex	r3, [r3]
 80073f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80073f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	3314      	adds	r3, #20
 8007402:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007406:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007408:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800740c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800740e:	e841 2300 	strex	r3, r2, [r1]
 8007412:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007414:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007416:	2b00      	cmp	r3, #0
 8007418:	d1e3      	bne.n	80073e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2220      	movs	r2, #32
 800741e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2200      	movs	r2, #0
 8007426:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	330c      	adds	r3, #12
 800742e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007430:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007432:	e853 3f00 	ldrex	r3, [r3]
 8007436:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007438:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800743a:	f023 0310 	bic.w	r3, r3, #16
 800743e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	330c      	adds	r3, #12
 8007448:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800744c:	65ba      	str	r2, [r7, #88]	; 0x58
 800744e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007450:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007452:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007454:	e841 2300 	strex	r3, r2, [r1]
 8007458:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800745a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1e3      	bne.n	8007428 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007464:	4618      	mov	r0, r3
 8007466:	f7fc fddf 	bl	8004028 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2202      	movs	r2, #2
 800746e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007478:	b29b      	uxth	r3, r3
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	b29b      	uxth	r3, r3
 800747e:	4619      	mov	r1, r3
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 f8c1 	bl	8007608 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007486:	e09b      	b.n	80075c0 <HAL_UART_IRQHandler+0x518>
 8007488:	08007799 	.word	0x08007799
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007494:	b29b      	uxth	r3, r3
 8007496:	1ad3      	subs	r3, r2, r3
 8007498:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f000 808e 	beq.w	80075c4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80074a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	f000 8089 	beq.w	80075c4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	330c      	adds	r3, #12
 80074b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074bc:	e853 3f00 	ldrex	r3, [r3]
 80074c0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80074c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80074c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	330c      	adds	r3, #12
 80074d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80074d6:	647a      	str	r2, [r7, #68]	; 0x44
 80074d8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80074dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80074de:	e841 2300 	strex	r3, r2, [r1]
 80074e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80074e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1e3      	bne.n	80074b2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	3314      	adds	r3, #20
 80074f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f4:	e853 3f00 	ldrex	r3, [r3]
 80074f8:	623b      	str	r3, [r7, #32]
   return(result);
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	f023 0301 	bic.w	r3, r3, #1
 8007500:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	3314      	adds	r3, #20
 800750a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800750e:	633a      	str	r2, [r7, #48]	; 0x30
 8007510:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007512:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007514:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007516:	e841 2300 	strex	r3, r2, [r1]
 800751a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800751c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800751e:	2b00      	cmp	r3, #0
 8007520:	d1e3      	bne.n	80074ea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2220      	movs	r2, #32
 8007526:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	330c      	adds	r3, #12
 8007536:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	e853 3f00 	ldrex	r3, [r3]
 800753e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f023 0310 	bic.w	r3, r3, #16
 8007546:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	330c      	adds	r3, #12
 8007550:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007554:	61fa      	str	r2, [r7, #28]
 8007556:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007558:	69b9      	ldr	r1, [r7, #24]
 800755a:	69fa      	ldr	r2, [r7, #28]
 800755c:	e841 2300 	strex	r3, r2, [r1]
 8007560:	617b      	str	r3, [r7, #20]
   return(result);
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1e3      	bne.n	8007530 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2202      	movs	r2, #2
 800756c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800756e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007572:	4619      	mov	r1, r3
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f000 f847 	bl	8007608 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800757a:	e023      	b.n	80075c4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800757c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007584:	2b00      	cmp	r3, #0
 8007586:	d009      	beq.n	800759c <HAL_UART_IRQHandler+0x4f4>
 8007588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800758c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007590:	2b00      	cmp	r3, #0
 8007592:	d003      	beq.n	800759c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 f913 	bl	80077c0 <UART_Transmit_IT>
    return;
 800759a:	e014      	b.n	80075c6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800759c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d00e      	beq.n	80075c6 <HAL_UART_IRQHandler+0x51e>
 80075a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d008      	beq.n	80075c6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f000 f953 	bl	8007860 <UART_EndTransmit_IT>
    return;
 80075ba:	e004      	b.n	80075c6 <HAL_UART_IRQHandler+0x51e>
    return;
 80075bc:	bf00      	nop
 80075be:	e002      	b.n	80075c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80075c0:	bf00      	nop
 80075c2:	e000      	b.n	80075c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80075c4:	bf00      	nop
  }
}
 80075c6:	37e8      	adds	r7, #232	; 0xe8
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b083      	sub	sp, #12
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80075d4:	bf00      	nop
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80075e8:	bf00      	nop
 80075ea:	370c      	adds	r7, #12
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80075fc:	bf00      	nop
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	460b      	mov	r3, r1
 8007612:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007614:	bf00      	nop
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b086      	sub	sp, #24
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	603b      	str	r3, [r7, #0]
 800762c:	4613      	mov	r3, r2
 800762e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007630:	e03b      	b.n	80076aa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007632:	6a3b      	ldr	r3, [r7, #32]
 8007634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007638:	d037      	beq.n	80076aa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800763a:	f7fc fc07 	bl	8003e4c <HAL_GetTick>
 800763e:	4602      	mov	r2, r0
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	1ad3      	subs	r3, r2, r3
 8007644:	6a3a      	ldr	r2, [r7, #32]
 8007646:	429a      	cmp	r2, r3
 8007648:	d302      	bcc.n	8007650 <UART_WaitOnFlagUntilTimeout+0x30>
 800764a:	6a3b      	ldr	r3, [r7, #32]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d101      	bne.n	8007654 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007650:	2303      	movs	r3, #3
 8007652:	e03a      	b.n	80076ca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	f003 0304 	and.w	r3, r3, #4
 800765e:	2b00      	cmp	r3, #0
 8007660:	d023      	beq.n	80076aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	2b80      	cmp	r3, #128	; 0x80
 8007666:	d020      	beq.n	80076aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	2b40      	cmp	r3, #64	; 0x40
 800766c:	d01d      	beq.n	80076aa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f003 0308 	and.w	r3, r3, #8
 8007678:	2b08      	cmp	r3, #8
 800767a:	d116      	bne.n	80076aa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800767c:	2300      	movs	r3, #0
 800767e:	617b      	str	r3, [r7, #20]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	617b      	str	r3, [r7, #20]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	617b      	str	r3, [r7, #20]
 8007690:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f000 f81d 	bl	80076d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2208      	movs	r2, #8
 800769c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e00f      	b.n	80076ca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	4013      	ands	r3, r2
 80076b4:	68ba      	ldr	r2, [r7, #8]
 80076b6:	429a      	cmp	r2, r3
 80076b8:	bf0c      	ite	eq
 80076ba:	2301      	moveq	r3, #1
 80076bc:	2300      	movne	r3, #0
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	461a      	mov	r2, r3
 80076c2:	79fb      	ldrb	r3, [r7, #7]
 80076c4:	429a      	cmp	r2, r3
 80076c6:	d0b4      	beq.n	8007632 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076c8:	2300      	movs	r3, #0
}
 80076ca:	4618      	mov	r0, r3
 80076cc:	3718      	adds	r7, #24
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}

080076d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076d2:	b480      	push	{r7}
 80076d4:	b095      	sub	sp, #84	; 0x54
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	330c      	adds	r3, #12
 80076e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076e4:	e853 3f00 	ldrex	r3, [r3]
 80076e8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80076ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80076f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	330c      	adds	r3, #12
 80076f8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80076fa:	643a      	str	r2, [r7, #64]	; 0x40
 80076fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007700:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007702:	e841 2300 	strex	r3, r2, [r1]
 8007706:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800770a:	2b00      	cmp	r3, #0
 800770c:	d1e5      	bne.n	80076da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	3314      	adds	r3, #20
 8007714:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007716:	6a3b      	ldr	r3, [r7, #32]
 8007718:	e853 3f00 	ldrex	r3, [r3]
 800771c:	61fb      	str	r3, [r7, #28]
   return(result);
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	f023 0301 	bic.w	r3, r3, #1
 8007724:	64bb      	str	r3, [r7, #72]	; 0x48
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	3314      	adds	r3, #20
 800772c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800772e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007730:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007732:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007734:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007736:	e841 2300 	strex	r3, r2, [r1]
 800773a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800773c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1e5      	bne.n	800770e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007746:	2b01      	cmp	r3, #1
 8007748:	d119      	bne.n	800777e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	330c      	adds	r3, #12
 8007750:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	e853 3f00 	ldrex	r3, [r3]
 8007758:	60bb      	str	r3, [r7, #8]
   return(result);
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	f023 0310 	bic.w	r3, r3, #16
 8007760:	647b      	str	r3, [r7, #68]	; 0x44
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	330c      	adds	r3, #12
 8007768:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800776a:	61ba      	str	r2, [r7, #24]
 800776c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776e:	6979      	ldr	r1, [r7, #20]
 8007770:	69ba      	ldr	r2, [r7, #24]
 8007772:	e841 2300 	strex	r3, r2, [r1]
 8007776:	613b      	str	r3, [r7, #16]
   return(result);
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1e5      	bne.n	800774a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2220      	movs	r2, #32
 8007782:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800778c:	bf00      	nop
 800778e:	3754      	adds	r7, #84	; 0x54
 8007790:	46bd      	mov	sp, r7
 8007792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007796:	4770      	bx	lr

08007798 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2200      	movs	r2, #0
 80077b0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f7ff ff1e 	bl	80075f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077b8:	bf00      	nop
 80077ba:	3710      	adds	r7, #16
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}

080077c0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b085      	sub	sp, #20
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80077ce:	b2db      	uxtb	r3, r3
 80077d0:	2b21      	cmp	r3, #33	; 0x21
 80077d2:	d13e      	bne.n	8007852 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077dc:	d114      	bne.n	8007808 <UART_Transmit_IT+0x48>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	691b      	ldr	r3, [r3, #16]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d110      	bne.n	8007808 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6a1b      	ldr	r3, [r3, #32]
 80077ea:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	881b      	ldrh	r3, [r3, #0]
 80077f0:	461a      	mov	r2, r3
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077fa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a1b      	ldr	r3, [r3, #32]
 8007800:	1c9a      	adds	r2, r3, #2
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	621a      	str	r2, [r3, #32]
 8007806:	e008      	b.n	800781a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6a1b      	ldr	r3, [r3, #32]
 800780c:	1c59      	adds	r1, r3, #1
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	6211      	str	r1, [r2, #32]
 8007812:	781a      	ldrb	r2, [r3, #0]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800781e:	b29b      	uxth	r3, r3
 8007820:	3b01      	subs	r3, #1
 8007822:	b29b      	uxth	r3, r3
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	4619      	mov	r1, r3
 8007828:	84d1      	strh	r1, [r2, #38]	; 0x26
 800782a:	2b00      	cmp	r3, #0
 800782c:	d10f      	bne.n	800784e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68da      	ldr	r2, [r3, #12]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800783c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	68da      	ldr	r2, [r3, #12]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800784c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800784e:	2300      	movs	r3, #0
 8007850:	e000      	b.n	8007854 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007852:	2302      	movs	r3, #2
  }
}
 8007854:	4618      	mov	r0, r3
 8007856:	3714      	adds	r7, #20
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr

08007860 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b082      	sub	sp, #8
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	68da      	ldr	r2, [r3, #12]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007876:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2220      	movs	r2, #32
 800787c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f7ff fea3 	bl	80075cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007886:	2300      	movs	r3, #0
}
 8007888:	4618      	mov	r0, r3
 800788a:	3708      	adds	r7, #8
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b08c      	sub	sp, #48	; 0x30
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800789e:	b2db      	uxtb	r3, r3
 80078a0:	2b22      	cmp	r3, #34	; 0x22
 80078a2:	f040 80ae 	bne.w	8007a02 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078ae:	d117      	bne.n	80078e0 <UART_Receive_IT+0x50>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	691b      	ldr	r3, [r3, #16]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d113      	bne.n	80078e0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80078b8:	2300      	movs	r3, #0
 80078ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078c0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078ce:	b29a      	uxth	r2, r3
 80078d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078d8:	1c9a      	adds	r2, r3, #2
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	629a      	str	r2, [r3, #40]	; 0x28
 80078de:	e026      	b.n	800792e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078e4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80078e6:	2300      	movs	r3, #0
 80078e8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f2:	d007      	beq.n	8007904 <UART_Receive_IT+0x74>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d10a      	bne.n	8007912 <UART_Receive_IT+0x82>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	691b      	ldr	r3, [r3, #16]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d106      	bne.n	8007912 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	b2da      	uxtb	r2, r3
 800790c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800790e:	701a      	strb	r2, [r3, #0]
 8007910:	e008      	b.n	8007924 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	b2db      	uxtb	r3, r3
 800791a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800791e:	b2da      	uxtb	r2, r3
 8007920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007922:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007928:	1c5a      	adds	r2, r3, #1
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007932:	b29b      	uxth	r3, r3
 8007934:	3b01      	subs	r3, #1
 8007936:	b29b      	uxth	r3, r3
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	4619      	mov	r1, r3
 800793c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800793e:	2b00      	cmp	r3, #0
 8007940:	d15d      	bne.n	80079fe <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	68da      	ldr	r2, [r3, #12]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f022 0220 	bic.w	r2, r2, #32
 8007950:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	68da      	ldr	r2, [r3, #12]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007960:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	695a      	ldr	r2, [r3, #20]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f022 0201 	bic.w	r2, r2, #1
 8007970:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2220      	movs	r2, #32
 8007976:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007984:	2b01      	cmp	r3, #1
 8007986:	d135      	bne.n	80079f4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2200      	movs	r2, #0
 800798c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	330c      	adds	r3, #12
 8007994:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	e853 3f00 	ldrex	r3, [r3]
 800799c:	613b      	str	r3, [r7, #16]
   return(result);
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	f023 0310 	bic.w	r3, r3, #16
 80079a4:	627b      	str	r3, [r7, #36]	; 0x24
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	330c      	adds	r3, #12
 80079ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079ae:	623a      	str	r2, [r7, #32]
 80079b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b2:	69f9      	ldr	r1, [r7, #28]
 80079b4:	6a3a      	ldr	r2, [r7, #32]
 80079b6:	e841 2300 	strex	r3, r2, [r1]
 80079ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80079bc:	69bb      	ldr	r3, [r7, #24]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d1e5      	bne.n	800798e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 0310 	and.w	r3, r3, #16
 80079cc:	2b10      	cmp	r3, #16
 80079ce:	d10a      	bne.n	80079e6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80079d0:	2300      	movs	r3, #0
 80079d2:	60fb      	str	r3, [r7, #12]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	60fb      	str	r3, [r7, #12]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	60fb      	str	r3, [r7, #12]
 80079e4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80079ea:	4619      	mov	r1, r3
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f7ff fe0b 	bl	8007608 <HAL_UARTEx_RxEventCallback>
 80079f2:	e002      	b.n	80079fa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f7ff fdf3 	bl	80075e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80079fa:	2300      	movs	r3, #0
 80079fc:	e002      	b.n	8007a04 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80079fe:	2300      	movs	r3, #0
 8007a00:	e000      	b.n	8007a04 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007a02:	2302      	movs	r3, #2
  }
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3730      	adds	r7, #48	; 0x30
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a10:	b0c0      	sub	sp, #256	; 0x100
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a28:	68d9      	ldr	r1, [r3, #12]
 8007a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	ea40 0301 	orr.w	r3, r0, r1
 8007a34:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a3a:	689a      	ldr	r2, [r3, #8]
 8007a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	431a      	orrs	r2, r3
 8007a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	431a      	orrs	r2, r3
 8007a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a50:	69db      	ldr	r3, [r3, #28]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007a64:	f021 010c 	bic.w	r1, r1, #12
 8007a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007a72:	430b      	orrs	r3, r1
 8007a74:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	695b      	ldr	r3, [r3, #20]
 8007a7e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a86:	6999      	ldr	r1, [r3, #24]
 8007a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	ea40 0301 	orr.w	r3, r0, r1
 8007a92:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a98:	681a      	ldr	r2, [r3, #0]
 8007a9a:	4b8f      	ldr	r3, [pc, #572]	; (8007cd8 <UART_SetConfig+0x2cc>)
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d005      	beq.n	8007aac <UART_SetConfig+0xa0>
 8007aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	4b8d      	ldr	r3, [pc, #564]	; (8007cdc <UART_SetConfig+0x2d0>)
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d104      	bne.n	8007ab6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007aac:	f7fd f948 	bl	8004d40 <HAL_RCC_GetPCLK2Freq>
 8007ab0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007ab4:	e003      	b.n	8007abe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007ab6:	f7fd f92f 	bl	8004d18 <HAL_RCC_GetPCLK1Freq>
 8007aba:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ac2:	69db      	ldr	r3, [r3, #28]
 8007ac4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ac8:	f040 810c 	bne.w	8007ce4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007acc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007ad6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007ada:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007ade:	4622      	mov	r2, r4
 8007ae0:	462b      	mov	r3, r5
 8007ae2:	1891      	adds	r1, r2, r2
 8007ae4:	65b9      	str	r1, [r7, #88]	; 0x58
 8007ae6:	415b      	adcs	r3, r3
 8007ae8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007aea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007aee:	4621      	mov	r1, r4
 8007af0:	eb12 0801 	adds.w	r8, r2, r1
 8007af4:	4629      	mov	r1, r5
 8007af6:	eb43 0901 	adc.w	r9, r3, r1
 8007afa:	f04f 0200 	mov.w	r2, #0
 8007afe:	f04f 0300 	mov.w	r3, #0
 8007b02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b0e:	4690      	mov	r8, r2
 8007b10:	4699      	mov	r9, r3
 8007b12:	4623      	mov	r3, r4
 8007b14:	eb18 0303 	adds.w	r3, r8, r3
 8007b18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007b1c:	462b      	mov	r3, r5
 8007b1e:	eb49 0303 	adc.w	r3, r9, r3
 8007b22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007b32:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007b36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	18db      	adds	r3, r3, r3
 8007b3e:	653b      	str	r3, [r7, #80]	; 0x50
 8007b40:	4613      	mov	r3, r2
 8007b42:	eb42 0303 	adc.w	r3, r2, r3
 8007b46:	657b      	str	r3, [r7, #84]	; 0x54
 8007b48:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007b4c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007b50:	f7f9 f89a 	bl	8000c88 <__aeabi_uldivmod>
 8007b54:	4602      	mov	r2, r0
 8007b56:	460b      	mov	r3, r1
 8007b58:	4b61      	ldr	r3, [pc, #388]	; (8007ce0 <UART_SetConfig+0x2d4>)
 8007b5a:	fba3 2302 	umull	r2, r3, r3, r2
 8007b5e:	095b      	lsrs	r3, r3, #5
 8007b60:	011c      	lsls	r4, r3, #4
 8007b62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b66:	2200      	movs	r2, #0
 8007b68:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b6c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007b70:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007b74:	4642      	mov	r2, r8
 8007b76:	464b      	mov	r3, r9
 8007b78:	1891      	adds	r1, r2, r2
 8007b7a:	64b9      	str	r1, [r7, #72]	; 0x48
 8007b7c:	415b      	adcs	r3, r3
 8007b7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b80:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007b84:	4641      	mov	r1, r8
 8007b86:	eb12 0a01 	adds.w	sl, r2, r1
 8007b8a:	4649      	mov	r1, r9
 8007b8c:	eb43 0b01 	adc.w	fp, r3, r1
 8007b90:	f04f 0200 	mov.w	r2, #0
 8007b94:	f04f 0300 	mov.w	r3, #0
 8007b98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007b9c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007ba0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ba4:	4692      	mov	sl, r2
 8007ba6:	469b      	mov	fp, r3
 8007ba8:	4643      	mov	r3, r8
 8007baa:	eb1a 0303 	adds.w	r3, sl, r3
 8007bae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007bb2:	464b      	mov	r3, r9
 8007bb4:	eb4b 0303 	adc.w	r3, fp, r3
 8007bb8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007bc8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007bcc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	18db      	adds	r3, r3, r3
 8007bd4:	643b      	str	r3, [r7, #64]	; 0x40
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	eb42 0303 	adc.w	r3, r2, r3
 8007bdc:	647b      	str	r3, [r7, #68]	; 0x44
 8007bde:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007be2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007be6:	f7f9 f84f 	bl	8000c88 <__aeabi_uldivmod>
 8007bea:	4602      	mov	r2, r0
 8007bec:	460b      	mov	r3, r1
 8007bee:	4611      	mov	r1, r2
 8007bf0:	4b3b      	ldr	r3, [pc, #236]	; (8007ce0 <UART_SetConfig+0x2d4>)
 8007bf2:	fba3 2301 	umull	r2, r3, r3, r1
 8007bf6:	095b      	lsrs	r3, r3, #5
 8007bf8:	2264      	movs	r2, #100	; 0x64
 8007bfa:	fb02 f303 	mul.w	r3, r2, r3
 8007bfe:	1acb      	subs	r3, r1, r3
 8007c00:	00db      	lsls	r3, r3, #3
 8007c02:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007c06:	4b36      	ldr	r3, [pc, #216]	; (8007ce0 <UART_SetConfig+0x2d4>)
 8007c08:	fba3 2302 	umull	r2, r3, r3, r2
 8007c0c:	095b      	lsrs	r3, r3, #5
 8007c0e:	005b      	lsls	r3, r3, #1
 8007c10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007c14:	441c      	add	r4, r3
 8007c16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007c20:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007c24:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007c28:	4642      	mov	r2, r8
 8007c2a:	464b      	mov	r3, r9
 8007c2c:	1891      	adds	r1, r2, r2
 8007c2e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007c30:	415b      	adcs	r3, r3
 8007c32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007c38:	4641      	mov	r1, r8
 8007c3a:	1851      	adds	r1, r2, r1
 8007c3c:	6339      	str	r1, [r7, #48]	; 0x30
 8007c3e:	4649      	mov	r1, r9
 8007c40:	414b      	adcs	r3, r1
 8007c42:	637b      	str	r3, [r7, #52]	; 0x34
 8007c44:	f04f 0200 	mov.w	r2, #0
 8007c48:	f04f 0300 	mov.w	r3, #0
 8007c4c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007c50:	4659      	mov	r1, fp
 8007c52:	00cb      	lsls	r3, r1, #3
 8007c54:	4651      	mov	r1, sl
 8007c56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c5a:	4651      	mov	r1, sl
 8007c5c:	00ca      	lsls	r2, r1, #3
 8007c5e:	4610      	mov	r0, r2
 8007c60:	4619      	mov	r1, r3
 8007c62:	4603      	mov	r3, r0
 8007c64:	4642      	mov	r2, r8
 8007c66:	189b      	adds	r3, r3, r2
 8007c68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007c6c:	464b      	mov	r3, r9
 8007c6e:	460a      	mov	r2, r1
 8007c70:	eb42 0303 	adc.w	r3, r2, r3
 8007c74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007c84:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007c88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	18db      	adds	r3, r3, r3
 8007c90:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c92:	4613      	mov	r3, r2
 8007c94:	eb42 0303 	adc.w	r3, r2, r3
 8007c98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c9a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007c9e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007ca2:	f7f8 fff1 	bl	8000c88 <__aeabi_uldivmod>
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	460b      	mov	r3, r1
 8007caa:	4b0d      	ldr	r3, [pc, #52]	; (8007ce0 <UART_SetConfig+0x2d4>)
 8007cac:	fba3 1302 	umull	r1, r3, r3, r2
 8007cb0:	095b      	lsrs	r3, r3, #5
 8007cb2:	2164      	movs	r1, #100	; 0x64
 8007cb4:	fb01 f303 	mul.w	r3, r1, r3
 8007cb8:	1ad3      	subs	r3, r2, r3
 8007cba:	00db      	lsls	r3, r3, #3
 8007cbc:	3332      	adds	r3, #50	; 0x32
 8007cbe:	4a08      	ldr	r2, [pc, #32]	; (8007ce0 <UART_SetConfig+0x2d4>)
 8007cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc4:	095b      	lsrs	r3, r3, #5
 8007cc6:	f003 0207 	and.w	r2, r3, #7
 8007cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4422      	add	r2, r4
 8007cd2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007cd4:	e106      	b.n	8007ee4 <UART_SetConfig+0x4d8>
 8007cd6:	bf00      	nop
 8007cd8:	40011000 	.word	0x40011000
 8007cdc:	40011400 	.word	0x40011400
 8007ce0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ce4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007cee:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007cf2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007cf6:	4642      	mov	r2, r8
 8007cf8:	464b      	mov	r3, r9
 8007cfa:	1891      	adds	r1, r2, r2
 8007cfc:	6239      	str	r1, [r7, #32]
 8007cfe:	415b      	adcs	r3, r3
 8007d00:	627b      	str	r3, [r7, #36]	; 0x24
 8007d02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d06:	4641      	mov	r1, r8
 8007d08:	1854      	adds	r4, r2, r1
 8007d0a:	4649      	mov	r1, r9
 8007d0c:	eb43 0501 	adc.w	r5, r3, r1
 8007d10:	f04f 0200 	mov.w	r2, #0
 8007d14:	f04f 0300 	mov.w	r3, #0
 8007d18:	00eb      	lsls	r3, r5, #3
 8007d1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d1e:	00e2      	lsls	r2, r4, #3
 8007d20:	4614      	mov	r4, r2
 8007d22:	461d      	mov	r5, r3
 8007d24:	4643      	mov	r3, r8
 8007d26:	18e3      	adds	r3, r4, r3
 8007d28:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007d2c:	464b      	mov	r3, r9
 8007d2e:	eb45 0303 	adc.w	r3, r5, r3
 8007d32:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007d42:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007d46:	f04f 0200 	mov.w	r2, #0
 8007d4a:	f04f 0300 	mov.w	r3, #0
 8007d4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007d52:	4629      	mov	r1, r5
 8007d54:	008b      	lsls	r3, r1, #2
 8007d56:	4621      	mov	r1, r4
 8007d58:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d5c:	4621      	mov	r1, r4
 8007d5e:	008a      	lsls	r2, r1, #2
 8007d60:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007d64:	f7f8 ff90 	bl	8000c88 <__aeabi_uldivmod>
 8007d68:	4602      	mov	r2, r0
 8007d6a:	460b      	mov	r3, r1
 8007d6c:	4b60      	ldr	r3, [pc, #384]	; (8007ef0 <UART_SetConfig+0x4e4>)
 8007d6e:	fba3 2302 	umull	r2, r3, r3, r2
 8007d72:	095b      	lsrs	r3, r3, #5
 8007d74:	011c      	lsls	r4, r3, #4
 8007d76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007d80:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007d84:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007d88:	4642      	mov	r2, r8
 8007d8a:	464b      	mov	r3, r9
 8007d8c:	1891      	adds	r1, r2, r2
 8007d8e:	61b9      	str	r1, [r7, #24]
 8007d90:	415b      	adcs	r3, r3
 8007d92:	61fb      	str	r3, [r7, #28]
 8007d94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d98:	4641      	mov	r1, r8
 8007d9a:	1851      	adds	r1, r2, r1
 8007d9c:	6139      	str	r1, [r7, #16]
 8007d9e:	4649      	mov	r1, r9
 8007da0:	414b      	adcs	r3, r1
 8007da2:	617b      	str	r3, [r7, #20]
 8007da4:	f04f 0200 	mov.w	r2, #0
 8007da8:	f04f 0300 	mov.w	r3, #0
 8007dac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007db0:	4659      	mov	r1, fp
 8007db2:	00cb      	lsls	r3, r1, #3
 8007db4:	4651      	mov	r1, sl
 8007db6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007dba:	4651      	mov	r1, sl
 8007dbc:	00ca      	lsls	r2, r1, #3
 8007dbe:	4610      	mov	r0, r2
 8007dc0:	4619      	mov	r1, r3
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	4642      	mov	r2, r8
 8007dc6:	189b      	adds	r3, r3, r2
 8007dc8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007dcc:	464b      	mov	r3, r9
 8007dce:	460a      	mov	r2, r1
 8007dd0:	eb42 0303 	adc.w	r3, r2, r3
 8007dd4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	67bb      	str	r3, [r7, #120]	; 0x78
 8007de2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007de4:	f04f 0200 	mov.w	r2, #0
 8007de8:	f04f 0300 	mov.w	r3, #0
 8007dec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007df0:	4649      	mov	r1, r9
 8007df2:	008b      	lsls	r3, r1, #2
 8007df4:	4641      	mov	r1, r8
 8007df6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007dfa:	4641      	mov	r1, r8
 8007dfc:	008a      	lsls	r2, r1, #2
 8007dfe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007e02:	f7f8 ff41 	bl	8000c88 <__aeabi_uldivmod>
 8007e06:	4602      	mov	r2, r0
 8007e08:	460b      	mov	r3, r1
 8007e0a:	4611      	mov	r1, r2
 8007e0c:	4b38      	ldr	r3, [pc, #224]	; (8007ef0 <UART_SetConfig+0x4e4>)
 8007e0e:	fba3 2301 	umull	r2, r3, r3, r1
 8007e12:	095b      	lsrs	r3, r3, #5
 8007e14:	2264      	movs	r2, #100	; 0x64
 8007e16:	fb02 f303 	mul.w	r3, r2, r3
 8007e1a:	1acb      	subs	r3, r1, r3
 8007e1c:	011b      	lsls	r3, r3, #4
 8007e1e:	3332      	adds	r3, #50	; 0x32
 8007e20:	4a33      	ldr	r2, [pc, #204]	; (8007ef0 <UART_SetConfig+0x4e4>)
 8007e22:	fba2 2303 	umull	r2, r3, r2, r3
 8007e26:	095b      	lsrs	r3, r3, #5
 8007e28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e2c:	441c      	add	r4, r3
 8007e2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e32:	2200      	movs	r2, #0
 8007e34:	673b      	str	r3, [r7, #112]	; 0x70
 8007e36:	677a      	str	r2, [r7, #116]	; 0x74
 8007e38:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007e3c:	4642      	mov	r2, r8
 8007e3e:	464b      	mov	r3, r9
 8007e40:	1891      	adds	r1, r2, r2
 8007e42:	60b9      	str	r1, [r7, #8]
 8007e44:	415b      	adcs	r3, r3
 8007e46:	60fb      	str	r3, [r7, #12]
 8007e48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e4c:	4641      	mov	r1, r8
 8007e4e:	1851      	adds	r1, r2, r1
 8007e50:	6039      	str	r1, [r7, #0]
 8007e52:	4649      	mov	r1, r9
 8007e54:	414b      	adcs	r3, r1
 8007e56:	607b      	str	r3, [r7, #4]
 8007e58:	f04f 0200 	mov.w	r2, #0
 8007e5c:	f04f 0300 	mov.w	r3, #0
 8007e60:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007e64:	4659      	mov	r1, fp
 8007e66:	00cb      	lsls	r3, r1, #3
 8007e68:	4651      	mov	r1, sl
 8007e6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e6e:	4651      	mov	r1, sl
 8007e70:	00ca      	lsls	r2, r1, #3
 8007e72:	4610      	mov	r0, r2
 8007e74:	4619      	mov	r1, r3
 8007e76:	4603      	mov	r3, r0
 8007e78:	4642      	mov	r2, r8
 8007e7a:	189b      	adds	r3, r3, r2
 8007e7c:	66bb      	str	r3, [r7, #104]	; 0x68
 8007e7e:	464b      	mov	r3, r9
 8007e80:	460a      	mov	r2, r1
 8007e82:	eb42 0303 	adc.w	r3, r2, r3
 8007e86:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	663b      	str	r3, [r7, #96]	; 0x60
 8007e92:	667a      	str	r2, [r7, #100]	; 0x64
 8007e94:	f04f 0200 	mov.w	r2, #0
 8007e98:	f04f 0300 	mov.w	r3, #0
 8007e9c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007ea0:	4649      	mov	r1, r9
 8007ea2:	008b      	lsls	r3, r1, #2
 8007ea4:	4641      	mov	r1, r8
 8007ea6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007eaa:	4641      	mov	r1, r8
 8007eac:	008a      	lsls	r2, r1, #2
 8007eae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007eb2:	f7f8 fee9 	bl	8000c88 <__aeabi_uldivmod>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	4b0d      	ldr	r3, [pc, #52]	; (8007ef0 <UART_SetConfig+0x4e4>)
 8007ebc:	fba3 1302 	umull	r1, r3, r3, r2
 8007ec0:	095b      	lsrs	r3, r3, #5
 8007ec2:	2164      	movs	r1, #100	; 0x64
 8007ec4:	fb01 f303 	mul.w	r3, r1, r3
 8007ec8:	1ad3      	subs	r3, r2, r3
 8007eca:	011b      	lsls	r3, r3, #4
 8007ecc:	3332      	adds	r3, #50	; 0x32
 8007ece:	4a08      	ldr	r2, [pc, #32]	; (8007ef0 <UART_SetConfig+0x4e4>)
 8007ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ed4:	095b      	lsrs	r3, r3, #5
 8007ed6:	f003 020f 	and.w	r2, r3, #15
 8007eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4422      	add	r2, r4
 8007ee2:	609a      	str	r2, [r3, #8]
}
 8007ee4:	bf00      	nop
 8007ee6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007eea:	46bd      	mov	sp, r7
 8007eec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ef0:	51eb851f 	.word	0x51eb851f

08007ef4 <__NVIC_SetPriority>:
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	4603      	mov	r3, r0
 8007efc:	6039      	str	r1, [r7, #0]
 8007efe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	db0a      	blt.n	8007f1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	b2da      	uxtb	r2, r3
 8007f0c:	490c      	ldr	r1, [pc, #48]	; (8007f40 <__NVIC_SetPriority+0x4c>)
 8007f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f12:	0112      	lsls	r2, r2, #4
 8007f14:	b2d2      	uxtb	r2, r2
 8007f16:	440b      	add	r3, r1
 8007f18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007f1c:	e00a      	b.n	8007f34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	4908      	ldr	r1, [pc, #32]	; (8007f44 <__NVIC_SetPriority+0x50>)
 8007f24:	79fb      	ldrb	r3, [r7, #7]
 8007f26:	f003 030f 	and.w	r3, r3, #15
 8007f2a:	3b04      	subs	r3, #4
 8007f2c:	0112      	lsls	r2, r2, #4
 8007f2e:	b2d2      	uxtb	r2, r2
 8007f30:	440b      	add	r3, r1
 8007f32:	761a      	strb	r2, [r3, #24]
}
 8007f34:	bf00      	nop
 8007f36:	370c      	adds	r7, #12
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3e:	4770      	bx	lr
 8007f40:	e000e100 	.word	0xe000e100
 8007f44:	e000ed00 	.word	0xe000ed00

08007f48 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007f4c:	4b05      	ldr	r3, [pc, #20]	; (8007f64 <SysTick_Handler+0x1c>)
 8007f4e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007f50:	f002 f8de 	bl	800a110 <xTaskGetSchedulerState>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	d001      	beq.n	8007f5e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007f5a:	f002 fec5 	bl	800ace8 <xPortSysTickHandler>
  }
}
 8007f5e:	bf00      	nop
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	bf00      	nop
 8007f64:	e000e010 	.word	0xe000e010

08007f68 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007f6c:	2100      	movs	r1, #0
 8007f6e:	f06f 0004 	mvn.w	r0, #4
 8007f72:	f7ff ffbf 	bl	8007ef4 <__NVIC_SetPriority>
#endif
}
 8007f76:	bf00      	nop
 8007f78:	bd80      	pop	{r7, pc}
	...

08007f7c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f82:	f3ef 8305 	mrs	r3, IPSR
 8007f86:	603b      	str	r3, [r7, #0]
  return(result);
 8007f88:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d003      	beq.n	8007f96 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007f8e:	f06f 0305 	mvn.w	r3, #5
 8007f92:	607b      	str	r3, [r7, #4]
 8007f94:	e00c      	b.n	8007fb0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007f96:	4b0a      	ldr	r3, [pc, #40]	; (8007fc0 <osKernelInitialize+0x44>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d105      	bne.n	8007faa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007f9e:	4b08      	ldr	r3, [pc, #32]	; (8007fc0 <osKernelInitialize+0x44>)
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	607b      	str	r3, [r7, #4]
 8007fa8:	e002      	b.n	8007fb0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007faa:	f04f 33ff 	mov.w	r3, #4294967295
 8007fae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007fb0:	687b      	ldr	r3, [r7, #4]
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	370c      	adds	r7, #12
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	20001080 	.word	0x20001080

08007fc4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b082      	sub	sp, #8
 8007fc8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fca:	f3ef 8305 	mrs	r3, IPSR
 8007fce:	603b      	str	r3, [r7, #0]
  return(result);
 8007fd0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d003      	beq.n	8007fde <osKernelStart+0x1a>
    stat = osErrorISR;
 8007fd6:	f06f 0305 	mvn.w	r3, #5
 8007fda:	607b      	str	r3, [r7, #4]
 8007fdc:	e010      	b.n	8008000 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007fde:	4b0b      	ldr	r3, [pc, #44]	; (800800c <osKernelStart+0x48>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d109      	bne.n	8007ffa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007fe6:	f7ff ffbf 	bl	8007f68 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007fea:	4b08      	ldr	r3, [pc, #32]	; (800800c <osKernelStart+0x48>)
 8007fec:	2202      	movs	r2, #2
 8007fee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007ff0:	f001 fc2a 	bl	8009848 <vTaskStartScheduler>
      stat = osOK;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	607b      	str	r3, [r7, #4]
 8007ff8:	e002      	b.n	8008000 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8007ffe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008000:	687b      	ldr	r3, [r7, #4]
}
 8008002:	4618      	mov	r0, r3
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	20001080 	.word	0x20001080

08008010 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008010:	b580      	push	{r7, lr}
 8008012:	b08e      	sub	sp, #56	; 0x38
 8008014:	af04      	add	r7, sp, #16
 8008016:	60f8      	str	r0, [r7, #12]
 8008018:	60b9      	str	r1, [r7, #8]
 800801a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800801c:	2300      	movs	r3, #0
 800801e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008020:	f3ef 8305 	mrs	r3, IPSR
 8008024:	617b      	str	r3, [r7, #20]
  return(result);
 8008026:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008028:	2b00      	cmp	r3, #0
 800802a:	d17e      	bne.n	800812a <osThreadNew+0x11a>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d07b      	beq.n	800812a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008032:	2380      	movs	r3, #128	; 0x80
 8008034:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008036:	2318      	movs	r3, #24
 8008038:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800803a:	2300      	movs	r3, #0
 800803c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800803e:	f04f 33ff 	mov.w	r3, #4294967295
 8008042:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d045      	beq.n	80080d6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d002      	beq.n	8008058 <osThreadNew+0x48>
        name = attr->name;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	699b      	ldr	r3, [r3, #24]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d002      	beq.n	8008066 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	699b      	ldr	r3, [r3, #24]
 8008064:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008066:	69fb      	ldr	r3, [r7, #28]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d008      	beq.n	800807e <osThreadNew+0x6e>
 800806c:	69fb      	ldr	r3, [r7, #28]
 800806e:	2b38      	cmp	r3, #56	; 0x38
 8008070:	d805      	bhi.n	800807e <osThreadNew+0x6e>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	f003 0301 	and.w	r3, r3, #1
 800807a:	2b00      	cmp	r3, #0
 800807c:	d001      	beq.n	8008082 <osThreadNew+0x72>
        return (NULL);
 800807e:	2300      	movs	r3, #0
 8008080:	e054      	b.n	800812c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	695b      	ldr	r3, [r3, #20]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d003      	beq.n	8008092 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	695b      	ldr	r3, [r3, #20]
 800808e:	089b      	lsrs	r3, r3, #2
 8008090:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00e      	beq.n	80080b8 <osThreadNew+0xa8>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	2b63      	cmp	r3, #99	; 0x63
 80080a0:	d90a      	bls.n	80080b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d006      	beq.n	80080b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	695b      	ldr	r3, [r3, #20]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d002      	beq.n	80080b8 <osThreadNew+0xa8>
        mem = 1;
 80080b2:	2301      	movs	r3, #1
 80080b4:	61bb      	str	r3, [r7, #24]
 80080b6:	e010      	b.n	80080da <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d10c      	bne.n	80080da <osThreadNew+0xca>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d108      	bne.n	80080da <osThreadNew+0xca>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	691b      	ldr	r3, [r3, #16]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d104      	bne.n	80080da <osThreadNew+0xca>
          mem = 0;
 80080d0:	2300      	movs	r3, #0
 80080d2:	61bb      	str	r3, [r7, #24]
 80080d4:	e001      	b.n	80080da <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80080d6:	2300      	movs	r3, #0
 80080d8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80080da:	69bb      	ldr	r3, [r7, #24]
 80080dc:	2b01      	cmp	r3, #1
 80080de:	d110      	bne.n	8008102 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80080e8:	9202      	str	r2, [sp, #8]
 80080ea:	9301      	str	r3, [sp, #4]
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	9300      	str	r3, [sp, #0]
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	6a3a      	ldr	r2, [r7, #32]
 80080f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f001 f852 	bl	80091a0 <xTaskCreateStatic>
 80080fc:	4603      	mov	r3, r0
 80080fe:	613b      	str	r3, [r7, #16]
 8008100:	e013      	b.n	800812a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d110      	bne.n	800812a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008108:	6a3b      	ldr	r3, [r7, #32]
 800810a:	b29a      	uxth	r2, r3
 800810c:	f107 0310 	add.w	r3, r7, #16
 8008110:	9301      	str	r3, [sp, #4]
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	9300      	str	r3, [sp, #0]
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800811a:	68f8      	ldr	r0, [r7, #12]
 800811c:	f001 f89d 	bl	800925a <xTaskCreate>
 8008120:	4603      	mov	r3, r0
 8008122:	2b01      	cmp	r3, #1
 8008124:	d001      	beq.n	800812a <osThreadNew+0x11a>
            hTask = NULL;
 8008126:	2300      	movs	r3, #0
 8008128:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800812a:	693b      	ldr	r3, [r7, #16]
}
 800812c:	4618      	mov	r0, r3
 800812e:	3728      	adds	r7, #40	; 0x28
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008134:	b580      	push	{r7, lr}
 8008136:	b084      	sub	sp, #16
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800813c:	f3ef 8305 	mrs	r3, IPSR
 8008140:	60bb      	str	r3, [r7, #8]
  return(result);
 8008142:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008144:	2b00      	cmp	r3, #0
 8008146:	d003      	beq.n	8008150 <osDelay+0x1c>
    stat = osErrorISR;
 8008148:	f06f 0305 	mvn.w	r3, #5
 800814c:	60fb      	str	r3, [r7, #12]
 800814e:	e007      	b.n	8008160 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008150:	2300      	movs	r3, #0
 8008152:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d002      	beq.n	8008160 <osDelay+0x2c>
      vTaskDelay(ticks);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f001 f9c8 	bl	80094f0 <vTaskDelay>
    }
  }

  return (stat);
 8008160:	68fb      	ldr	r3, [r7, #12]
}
 8008162:	4618      	mov	r0, r3
 8008164:	3710      	adds	r7, #16
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}

0800816a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800816a:	b580      	push	{r7, lr}
 800816c:	b08a      	sub	sp, #40	; 0x28
 800816e:	af02      	add	r7, sp, #8
 8008170:	60f8      	str	r0, [r7, #12]
 8008172:	60b9      	str	r1, [r7, #8]
 8008174:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008176:	2300      	movs	r3, #0
 8008178:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800817a:	f3ef 8305 	mrs	r3, IPSR
 800817e:	613b      	str	r3, [r7, #16]
  return(result);
 8008180:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008182:	2b00      	cmp	r3, #0
 8008184:	d15f      	bne.n	8008246 <osMessageQueueNew+0xdc>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d05c      	beq.n	8008246 <osMessageQueueNew+0xdc>
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d059      	beq.n	8008246 <osMessageQueueNew+0xdc>
    mem = -1;
 8008192:	f04f 33ff 	mov.w	r3, #4294967295
 8008196:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d029      	beq.n	80081f2 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d012      	beq.n	80081cc <osMessageQueueNew+0x62>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	68db      	ldr	r3, [r3, #12]
 80081aa:	2b4f      	cmp	r3, #79	; 0x4f
 80081ac:	d90e      	bls.n	80081cc <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d00a      	beq.n	80081cc <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	695a      	ldr	r2, [r3, #20]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	68b9      	ldr	r1, [r7, #8]
 80081be:	fb01 f303 	mul.w	r3, r1, r3
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d302      	bcc.n	80081cc <osMessageQueueNew+0x62>
        mem = 1;
 80081c6:	2301      	movs	r3, #1
 80081c8:	61bb      	str	r3, [r7, #24]
 80081ca:	e014      	b.n	80081f6 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d110      	bne.n	80081f6 <osMessageQueueNew+0x8c>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d10c      	bne.n	80081f6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d108      	bne.n	80081f6 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	695b      	ldr	r3, [r3, #20]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d104      	bne.n	80081f6 <osMessageQueueNew+0x8c>
          mem = 0;
 80081ec:	2300      	movs	r3, #0
 80081ee:	61bb      	str	r3, [r7, #24]
 80081f0:	e001      	b.n	80081f6 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80081f2:	2300      	movs	r3, #0
 80081f4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d10b      	bne.n	8008214 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	691a      	ldr	r2, [r3, #16]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	689b      	ldr	r3, [r3, #8]
 8008204:	2100      	movs	r1, #0
 8008206:	9100      	str	r1, [sp, #0]
 8008208:	68b9      	ldr	r1, [r7, #8]
 800820a:	68f8      	ldr	r0, [r7, #12]
 800820c:	f000 fa4e 	bl	80086ac <xQueueGenericCreateStatic>
 8008210:	61f8      	str	r0, [r7, #28]
 8008212:	e008      	b.n	8008226 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008214:	69bb      	ldr	r3, [r7, #24]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d105      	bne.n	8008226 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800821a:	2200      	movs	r2, #0
 800821c:	68b9      	ldr	r1, [r7, #8]
 800821e:	68f8      	ldr	r0, [r7, #12]
 8008220:	f000 fabc 	bl	800879c <xQueueGenericCreate>
 8008224:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d00c      	beq.n	8008246 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d003      	beq.n	800823a <osMessageQueueNew+0xd0>
        name = attr->name;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	617b      	str	r3, [r7, #20]
 8008238:	e001      	b.n	800823e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800823a:	2300      	movs	r3, #0
 800823c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800823e:	6979      	ldr	r1, [r7, #20]
 8008240:	69f8      	ldr	r0, [r7, #28]
 8008242:	f000 ff4f 	bl	80090e4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008246:	69fb      	ldr	r3, [r7, #28]
}
 8008248:	4618      	mov	r0, r3
 800824a:	3720      	adds	r7, #32
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008250:	b580      	push	{r7, lr}
 8008252:	b088      	sub	sp, #32
 8008254:	af00      	add	r7, sp, #0
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	60b9      	str	r1, [r7, #8]
 800825a:	603b      	str	r3, [r7, #0]
 800825c:	4613      	mov	r3, r2
 800825e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008264:	2300      	movs	r3, #0
 8008266:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008268:	f3ef 8305 	mrs	r3, IPSR
 800826c:	617b      	str	r3, [r7, #20]
  return(result);
 800826e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008270:	2b00      	cmp	r3, #0
 8008272:	d028      	beq.n	80082c6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008274:	69bb      	ldr	r3, [r7, #24]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d005      	beq.n	8008286 <osMessageQueuePut+0x36>
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d002      	beq.n	8008286 <osMessageQueuePut+0x36>
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d003      	beq.n	800828e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008286:	f06f 0303 	mvn.w	r3, #3
 800828a:	61fb      	str	r3, [r7, #28]
 800828c:	e038      	b.n	8008300 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800828e:	2300      	movs	r3, #0
 8008290:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008292:	f107 0210 	add.w	r2, r7, #16
 8008296:	2300      	movs	r3, #0
 8008298:	68b9      	ldr	r1, [r7, #8]
 800829a:	69b8      	ldr	r0, [r7, #24]
 800829c:	f000 fbda 	bl	8008a54 <xQueueGenericSendFromISR>
 80082a0:	4603      	mov	r3, r0
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d003      	beq.n	80082ae <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80082a6:	f06f 0302 	mvn.w	r3, #2
 80082aa:	61fb      	str	r3, [r7, #28]
 80082ac:	e028      	b.n	8008300 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d025      	beq.n	8008300 <osMessageQueuePut+0xb0>
 80082b4:	4b15      	ldr	r3, [pc, #84]	; (800830c <osMessageQueuePut+0xbc>)
 80082b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082ba:	601a      	str	r2, [r3, #0]
 80082bc:	f3bf 8f4f 	dsb	sy
 80082c0:	f3bf 8f6f 	isb	sy
 80082c4:	e01c      	b.n	8008300 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80082c6:	69bb      	ldr	r3, [r7, #24]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d002      	beq.n	80082d2 <osMessageQueuePut+0x82>
 80082cc:	68bb      	ldr	r3, [r7, #8]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d103      	bne.n	80082da <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80082d2:	f06f 0303 	mvn.w	r3, #3
 80082d6:	61fb      	str	r3, [r7, #28]
 80082d8:	e012      	b.n	8008300 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80082da:	2300      	movs	r3, #0
 80082dc:	683a      	ldr	r2, [r7, #0]
 80082de:	68b9      	ldr	r1, [r7, #8]
 80082e0:	69b8      	ldr	r0, [r7, #24]
 80082e2:	f000 fab9 	bl	8008858 <xQueueGenericSend>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d009      	beq.n	8008300 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d003      	beq.n	80082fa <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80082f2:	f06f 0301 	mvn.w	r3, #1
 80082f6:	61fb      	str	r3, [r7, #28]
 80082f8:	e002      	b.n	8008300 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80082fa:	f06f 0302 	mvn.w	r3, #2
 80082fe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008300:	69fb      	ldr	r3, [r7, #28]
}
 8008302:	4618      	mov	r0, r3
 8008304:	3720      	adds	r7, #32
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}
 800830a:	bf00      	nop
 800830c:	e000ed04 	.word	0xe000ed04

08008310 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8008310:	b580      	push	{r7, lr}
 8008312:	b088      	sub	sp, #32
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
 800831c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008322:	2300      	movs	r3, #0
 8008324:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008326:	f3ef 8305 	mrs	r3, IPSR
 800832a:	617b      	str	r3, [r7, #20]
  return(result);
 800832c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800832e:	2b00      	cmp	r3, #0
 8008330:	d028      	beq.n	8008384 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d005      	beq.n	8008344 <osMessageQueueGet+0x34>
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d002      	beq.n	8008344 <osMessageQueueGet+0x34>
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d003      	beq.n	800834c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8008344:	f06f 0303 	mvn.w	r3, #3
 8008348:	61fb      	str	r3, [r7, #28]
 800834a:	e037      	b.n	80083bc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800834c:	2300      	movs	r3, #0
 800834e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8008350:	f107 0310 	add.w	r3, r7, #16
 8008354:	461a      	mov	r2, r3
 8008356:	68b9      	ldr	r1, [r7, #8]
 8008358:	69b8      	ldr	r0, [r7, #24]
 800835a:	f000 fcf7 	bl	8008d4c <xQueueReceiveFromISR>
 800835e:	4603      	mov	r3, r0
 8008360:	2b01      	cmp	r3, #1
 8008362:	d003      	beq.n	800836c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8008364:	f06f 0302 	mvn.w	r3, #2
 8008368:	61fb      	str	r3, [r7, #28]
 800836a:	e027      	b.n	80083bc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d024      	beq.n	80083bc <osMessageQueueGet+0xac>
 8008372:	4b15      	ldr	r3, [pc, #84]	; (80083c8 <osMessageQueueGet+0xb8>)
 8008374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008378:	601a      	str	r2, [r3, #0]
 800837a:	f3bf 8f4f 	dsb	sy
 800837e:	f3bf 8f6f 	isb	sy
 8008382:	e01b      	b.n	80083bc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d002      	beq.n	8008390 <osMessageQueueGet+0x80>
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d103      	bne.n	8008398 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8008390:	f06f 0303 	mvn.w	r3, #3
 8008394:	61fb      	str	r3, [r7, #28]
 8008396:	e011      	b.n	80083bc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008398:	683a      	ldr	r2, [r7, #0]
 800839a:	68b9      	ldr	r1, [r7, #8]
 800839c:	69b8      	ldr	r0, [r7, #24]
 800839e:	f000 fbf5 	bl	8008b8c <xQueueReceive>
 80083a2:	4603      	mov	r3, r0
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d009      	beq.n	80083bc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d003      	beq.n	80083b6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80083ae:	f06f 0301 	mvn.w	r3, #1
 80083b2:	61fb      	str	r3, [r7, #28]
 80083b4:	e002      	b.n	80083bc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80083b6:	f06f 0302 	mvn.w	r3, #2
 80083ba:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80083bc:	69fb      	ldr	r3, [r7, #28]
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3720      	adds	r7, #32
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	bf00      	nop
 80083c8:	e000ed04 	.word	0xe000ed04

080083cc <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b086      	sub	sp, #24
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d102      	bne.n	80083e4 <osMessageQueueGetCount+0x18>
    count = 0U;
 80083de:	2300      	movs	r3, #0
 80083e0:	617b      	str	r3, [r7, #20]
 80083e2:	e00e      	b.n	8008402 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083e4:	f3ef 8305 	mrs	r3, IPSR
 80083e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80083ea:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d004      	beq.n	80083fa <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 80083f0:	6938      	ldr	r0, [r7, #16]
 80083f2:	f000 fd49 	bl	8008e88 <uxQueueMessagesWaitingFromISR>
 80083f6:	6178      	str	r0, [r7, #20]
 80083f8:	e003      	b.n	8008402 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 80083fa:	6938      	ldr	r0, [r7, #16]
 80083fc:	f000 fd26 	bl	8008e4c <uxQueueMessagesWaiting>
 8008400:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8008402:	697b      	ldr	r3, [r7, #20]
}
 8008404:	4618      	mov	r0, r3
 8008406:	3718      	adds	r7, #24
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800840c:	b480      	push	{r7}
 800840e:	b085      	sub	sp, #20
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	4a07      	ldr	r2, [pc, #28]	; (8008438 <vApplicationGetIdleTaskMemory+0x2c>)
 800841c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	4a06      	ldr	r2, [pc, #24]	; (800843c <vApplicationGetIdleTaskMemory+0x30>)
 8008422:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2280      	movs	r2, #128	; 0x80
 8008428:	601a      	str	r2, [r3, #0]
}
 800842a:	bf00      	nop
 800842c:	3714      	adds	r7, #20
 800842e:	46bd      	mov	sp, r7
 8008430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008434:	4770      	bx	lr
 8008436:	bf00      	nop
 8008438:	20001084 	.word	0x20001084
 800843c:	200010e8 	.word	0x200010e8

08008440 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008440:	b480      	push	{r7}
 8008442:	b085      	sub	sp, #20
 8008444:	af00      	add	r7, sp, #0
 8008446:	60f8      	str	r0, [r7, #12]
 8008448:	60b9      	str	r1, [r7, #8]
 800844a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	4a07      	ldr	r2, [pc, #28]	; (800846c <vApplicationGetTimerTaskMemory+0x2c>)
 8008450:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	4a06      	ldr	r2, [pc, #24]	; (8008470 <vApplicationGetTimerTaskMemory+0x30>)
 8008456:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800845e:	601a      	str	r2, [r3, #0]
}
 8008460:	bf00      	nop
 8008462:	3714      	adds	r7, #20
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr
 800846c:	200012e8 	.word	0x200012e8
 8008470:	2000134c 	.word	0x2000134c

08008474 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f103 0208 	add.w	r2, r3, #8
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f04f 32ff 	mov.w	r2, #4294967295
 800848c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f103 0208 	add.w	r2, r3, #8
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f103 0208 	add.w	r2, r3, #8
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80084a8:	bf00      	nop
 80084aa:	370c      	adds	r7, #12
 80084ac:	46bd      	mov	sp, r7
 80084ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b2:	4770      	bx	lr

080084b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80084b4:	b480      	push	{r7}
 80084b6:	b083      	sub	sp, #12
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80084c2:	bf00      	nop
 80084c4:	370c      	adds	r7, #12
 80084c6:	46bd      	mov	sp, r7
 80084c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084cc:	4770      	bx	lr

080084ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80084ce:	b480      	push	{r7}
 80084d0:	b085      	sub	sp, #20
 80084d2:	af00      	add	r7, sp, #0
 80084d4:	6078      	str	r0, [r7, #4]
 80084d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	68fa      	ldr	r2, [r7, #12]
 80084e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	689a      	ldr	r2, [r3, #8]
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	683a      	ldr	r2, [r7, #0]
 80084f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	683a      	ldr	r2, [r7, #0]
 80084f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	1c5a      	adds	r2, r3, #1
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	601a      	str	r2, [r3, #0]
}
 800850a:	bf00      	nop
 800850c:	3714      	adds	r7, #20
 800850e:	46bd      	mov	sp, r7
 8008510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008514:	4770      	bx	lr

08008516 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008516:	b480      	push	{r7}
 8008518:	b085      	sub	sp, #20
 800851a:	af00      	add	r7, sp, #0
 800851c:	6078      	str	r0, [r7, #4]
 800851e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800852c:	d103      	bne.n	8008536 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	691b      	ldr	r3, [r3, #16]
 8008532:	60fb      	str	r3, [r7, #12]
 8008534:	e00c      	b.n	8008550 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	3308      	adds	r3, #8
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	e002      	b.n	8008544 <vListInsert+0x2e>
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	60fb      	str	r3, [r7, #12]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	68ba      	ldr	r2, [r7, #8]
 800854c:	429a      	cmp	r2, r3
 800854e:	d2f6      	bcs.n	800853e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	685a      	ldr	r2, [r3, #4]
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	683a      	ldr	r2, [r7, #0]
 800855e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	68fa      	ldr	r2, [r7, #12]
 8008564:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	683a      	ldr	r2, [r7, #0]
 800856a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	1c5a      	adds	r2, r3, #1
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	601a      	str	r2, [r3, #0]
}
 800857c:	bf00      	nop
 800857e:	3714      	adds	r7, #20
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008588:	b480      	push	{r7}
 800858a:	b085      	sub	sp, #20
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	691b      	ldr	r3, [r3, #16]
 8008594:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	687a      	ldr	r2, [r7, #4]
 800859c:	6892      	ldr	r2, [r2, #8]
 800859e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	689b      	ldr	r3, [r3, #8]
 80085a4:	687a      	ldr	r2, [r7, #4]
 80085a6:	6852      	ldr	r2, [r2, #4]
 80085a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	429a      	cmp	r2, r3
 80085b2:	d103      	bne.n	80085bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	689a      	ldr	r2, [r3, #8]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2200      	movs	r2, #0
 80085c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	1e5a      	subs	r2, r3, #1
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3714      	adds	r7, #20
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr

080085dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d10a      	bne.n	8008606 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80085f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f4:	f383 8811 	msr	BASEPRI, r3
 80085f8:	f3bf 8f6f 	isb	sy
 80085fc:	f3bf 8f4f 	dsb	sy
 8008600:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008602:	bf00      	nop
 8008604:	e7fe      	b.n	8008604 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008606:	f002 fadd 	bl	800abc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008612:	68f9      	ldr	r1, [r7, #12]
 8008614:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008616:	fb01 f303 	mul.w	r3, r1, r3
 800861a:	441a      	add	r2, r3
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	2200      	movs	r2, #0
 8008624:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008636:	3b01      	subs	r3, #1
 8008638:	68f9      	ldr	r1, [r7, #12]
 800863a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800863c:	fb01 f303 	mul.w	r3, r1, r3
 8008640:	441a      	add	r2, r3
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	22ff      	movs	r2, #255	; 0xff
 800864a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	22ff      	movs	r2, #255	; 0xff
 8008652:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d114      	bne.n	8008686 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	691b      	ldr	r3, [r3, #16]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d01a      	beq.n	800869a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	3310      	adds	r3, #16
 8008668:	4618      	mov	r0, r3
 800866a:	f001 fb93 	bl	8009d94 <xTaskRemoveFromEventList>
 800866e:	4603      	mov	r3, r0
 8008670:	2b00      	cmp	r3, #0
 8008672:	d012      	beq.n	800869a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008674:	4b0c      	ldr	r3, [pc, #48]	; (80086a8 <xQueueGenericReset+0xcc>)
 8008676:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800867a:	601a      	str	r2, [r3, #0]
 800867c:	f3bf 8f4f 	dsb	sy
 8008680:	f3bf 8f6f 	isb	sy
 8008684:	e009      	b.n	800869a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	3310      	adds	r3, #16
 800868a:	4618      	mov	r0, r3
 800868c:	f7ff fef2 	bl	8008474 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	3324      	adds	r3, #36	; 0x24
 8008694:	4618      	mov	r0, r3
 8008696:	f7ff feed 	bl	8008474 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800869a:	f002 fac3 	bl	800ac24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800869e:	2301      	movs	r3, #1
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3710      	adds	r7, #16
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}
 80086a8:	e000ed04 	.word	0xe000ed04

080086ac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b08e      	sub	sp, #56	; 0x38
 80086b0:	af02      	add	r7, sp, #8
 80086b2:	60f8      	str	r0, [r7, #12]
 80086b4:	60b9      	str	r1, [r7, #8]
 80086b6:	607a      	str	r2, [r7, #4]
 80086b8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d10a      	bne.n	80086d6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80086c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086c4:	f383 8811 	msr	BASEPRI, r3
 80086c8:	f3bf 8f6f 	isb	sy
 80086cc:	f3bf 8f4f 	dsb	sy
 80086d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80086d2:	bf00      	nop
 80086d4:	e7fe      	b.n	80086d4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d10a      	bne.n	80086f2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80086dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086e0:	f383 8811 	msr	BASEPRI, r3
 80086e4:	f3bf 8f6f 	isb	sy
 80086e8:	f3bf 8f4f 	dsb	sy
 80086ec:	627b      	str	r3, [r7, #36]	; 0x24
}
 80086ee:	bf00      	nop
 80086f0:	e7fe      	b.n	80086f0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d002      	beq.n	80086fe <xQueueGenericCreateStatic+0x52>
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d001      	beq.n	8008702 <xQueueGenericCreateStatic+0x56>
 80086fe:	2301      	movs	r3, #1
 8008700:	e000      	b.n	8008704 <xQueueGenericCreateStatic+0x58>
 8008702:	2300      	movs	r3, #0
 8008704:	2b00      	cmp	r3, #0
 8008706:	d10a      	bne.n	800871e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800870c:	f383 8811 	msr	BASEPRI, r3
 8008710:	f3bf 8f6f 	isb	sy
 8008714:	f3bf 8f4f 	dsb	sy
 8008718:	623b      	str	r3, [r7, #32]
}
 800871a:	bf00      	nop
 800871c:	e7fe      	b.n	800871c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d102      	bne.n	800872a <xQueueGenericCreateStatic+0x7e>
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <xQueueGenericCreateStatic+0x82>
 800872a:	2301      	movs	r3, #1
 800872c:	e000      	b.n	8008730 <xQueueGenericCreateStatic+0x84>
 800872e:	2300      	movs	r3, #0
 8008730:	2b00      	cmp	r3, #0
 8008732:	d10a      	bne.n	800874a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008738:	f383 8811 	msr	BASEPRI, r3
 800873c:	f3bf 8f6f 	isb	sy
 8008740:	f3bf 8f4f 	dsb	sy
 8008744:	61fb      	str	r3, [r7, #28]
}
 8008746:	bf00      	nop
 8008748:	e7fe      	b.n	8008748 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800874a:	2350      	movs	r3, #80	; 0x50
 800874c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	2b50      	cmp	r3, #80	; 0x50
 8008752:	d00a      	beq.n	800876a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008758:	f383 8811 	msr	BASEPRI, r3
 800875c:	f3bf 8f6f 	isb	sy
 8008760:	f3bf 8f4f 	dsb	sy
 8008764:	61bb      	str	r3, [r7, #24]
}
 8008766:	bf00      	nop
 8008768:	e7fe      	b.n	8008768 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800876a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008772:	2b00      	cmp	r3, #0
 8008774:	d00d      	beq.n	8008792 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008778:	2201      	movs	r2, #1
 800877a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800877e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008784:	9300      	str	r3, [sp, #0]
 8008786:	4613      	mov	r3, r2
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	68b9      	ldr	r1, [r7, #8]
 800878c:	68f8      	ldr	r0, [r7, #12]
 800878e:	f000 f83f 	bl	8008810 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008794:	4618      	mov	r0, r3
 8008796:	3730      	adds	r7, #48	; 0x30
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}

0800879c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800879c:	b580      	push	{r7, lr}
 800879e:	b08a      	sub	sp, #40	; 0x28
 80087a0:	af02      	add	r7, sp, #8
 80087a2:	60f8      	str	r0, [r7, #12]
 80087a4:	60b9      	str	r1, [r7, #8]
 80087a6:	4613      	mov	r3, r2
 80087a8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d10a      	bne.n	80087c6 <xQueueGenericCreate+0x2a>
	__asm volatile
 80087b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	613b      	str	r3, [r7, #16]
}
 80087c2:	bf00      	nop
 80087c4:	e7fe      	b.n	80087c4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	68ba      	ldr	r2, [r7, #8]
 80087ca:	fb02 f303 	mul.w	r3, r2, r3
 80087ce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80087d0:	69fb      	ldr	r3, [r7, #28]
 80087d2:	3350      	adds	r3, #80	; 0x50
 80087d4:	4618      	mov	r0, r3
 80087d6:	f002 fb17 	bl	800ae08 <pvPortMalloc>
 80087da:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80087dc:	69bb      	ldr	r3, [r7, #24]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d011      	beq.n	8008806 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	3350      	adds	r3, #80	; 0x50
 80087ea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80087f4:	79fa      	ldrb	r2, [r7, #7]
 80087f6:	69bb      	ldr	r3, [r7, #24]
 80087f8:	9300      	str	r3, [sp, #0]
 80087fa:	4613      	mov	r3, r2
 80087fc:	697a      	ldr	r2, [r7, #20]
 80087fe:	68b9      	ldr	r1, [r7, #8]
 8008800:	68f8      	ldr	r0, [r7, #12]
 8008802:	f000 f805 	bl	8008810 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008806:	69bb      	ldr	r3, [r7, #24]
	}
 8008808:	4618      	mov	r0, r3
 800880a:	3720      	adds	r7, #32
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	60f8      	str	r0, [r7, #12]
 8008818:	60b9      	str	r1, [r7, #8]
 800881a:	607a      	str	r2, [r7, #4]
 800881c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d103      	bne.n	800882c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008824:	69bb      	ldr	r3, [r7, #24]
 8008826:	69ba      	ldr	r2, [r7, #24]
 8008828:	601a      	str	r2, [r3, #0]
 800882a:	e002      	b.n	8008832 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800882c:	69bb      	ldr	r3, [r7, #24]
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008832:	69bb      	ldr	r3, [r7, #24]
 8008834:	68fa      	ldr	r2, [r7, #12]
 8008836:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008838:	69bb      	ldr	r3, [r7, #24]
 800883a:	68ba      	ldr	r2, [r7, #8]
 800883c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800883e:	2101      	movs	r1, #1
 8008840:	69b8      	ldr	r0, [r7, #24]
 8008842:	f7ff fecb 	bl	80085dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	78fa      	ldrb	r2, [r7, #3]
 800884a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800884e:	bf00      	nop
 8008850:	3710      	adds	r7, #16
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
	...

08008858 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b08e      	sub	sp, #56	; 0x38
 800885c:	af00      	add	r7, sp, #0
 800885e:	60f8      	str	r0, [r7, #12]
 8008860:	60b9      	str	r1, [r7, #8]
 8008862:	607a      	str	r2, [r7, #4]
 8008864:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008866:	2300      	movs	r3, #0
 8008868:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800886e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008870:	2b00      	cmp	r3, #0
 8008872:	d10a      	bne.n	800888a <xQueueGenericSend+0x32>
	__asm volatile
 8008874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008878:	f383 8811 	msr	BASEPRI, r3
 800887c:	f3bf 8f6f 	isb	sy
 8008880:	f3bf 8f4f 	dsb	sy
 8008884:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008886:	bf00      	nop
 8008888:	e7fe      	b.n	8008888 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	2b00      	cmp	r3, #0
 800888e:	d103      	bne.n	8008898 <xQueueGenericSend+0x40>
 8008890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008894:	2b00      	cmp	r3, #0
 8008896:	d101      	bne.n	800889c <xQueueGenericSend+0x44>
 8008898:	2301      	movs	r3, #1
 800889a:	e000      	b.n	800889e <xQueueGenericSend+0x46>
 800889c:	2300      	movs	r3, #0
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d10a      	bne.n	80088b8 <xQueueGenericSend+0x60>
	__asm volatile
 80088a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a6:	f383 8811 	msr	BASEPRI, r3
 80088aa:	f3bf 8f6f 	isb	sy
 80088ae:	f3bf 8f4f 	dsb	sy
 80088b2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80088b4:	bf00      	nop
 80088b6:	e7fe      	b.n	80088b6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	2b02      	cmp	r3, #2
 80088bc:	d103      	bne.n	80088c6 <xQueueGenericSend+0x6e>
 80088be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	d101      	bne.n	80088ca <xQueueGenericSend+0x72>
 80088c6:	2301      	movs	r3, #1
 80088c8:	e000      	b.n	80088cc <xQueueGenericSend+0x74>
 80088ca:	2300      	movs	r3, #0
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d10a      	bne.n	80088e6 <xQueueGenericSend+0x8e>
	__asm volatile
 80088d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d4:	f383 8811 	msr	BASEPRI, r3
 80088d8:	f3bf 8f6f 	isb	sy
 80088dc:	f3bf 8f4f 	dsb	sy
 80088e0:	623b      	str	r3, [r7, #32]
}
 80088e2:	bf00      	nop
 80088e4:	e7fe      	b.n	80088e4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80088e6:	f001 fc13 	bl	800a110 <xTaskGetSchedulerState>
 80088ea:	4603      	mov	r3, r0
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d102      	bne.n	80088f6 <xQueueGenericSend+0x9e>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d101      	bne.n	80088fa <xQueueGenericSend+0xa2>
 80088f6:	2301      	movs	r3, #1
 80088f8:	e000      	b.n	80088fc <xQueueGenericSend+0xa4>
 80088fa:	2300      	movs	r3, #0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d10a      	bne.n	8008916 <xQueueGenericSend+0xbe>
	__asm volatile
 8008900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008904:	f383 8811 	msr	BASEPRI, r3
 8008908:	f3bf 8f6f 	isb	sy
 800890c:	f3bf 8f4f 	dsb	sy
 8008910:	61fb      	str	r3, [r7, #28]
}
 8008912:	bf00      	nop
 8008914:	e7fe      	b.n	8008914 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008916:	f002 f955 	bl	800abc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800891a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800891c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800891e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008922:	429a      	cmp	r2, r3
 8008924:	d302      	bcc.n	800892c <xQueueGenericSend+0xd4>
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	2b02      	cmp	r3, #2
 800892a:	d129      	bne.n	8008980 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800892c:	683a      	ldr	r2, [r7, #0]
 800892e:	68b9      	ldr	r1, [r7, #8]
 8008930:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008932:	f000 fac7 	bl	8008ec4 <prvCopyDataToQueue>
 8008936:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800893a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800893c:	2b00      	cmp	r3, #0
 800893e:	d010      	beq.n	8008962 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008942:	3324      	adds	r3, #36	; 0x24
 8008944:	4618      	mov	r0, r3
 8008946:	f001 fa25 	bl	8009d94 <xTaskRemoveFromEventList>
 800894a:	4603      	mov	r3, r0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d013      	beq.n	8008978 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008950:	4b3f      	ldr	r3, [pc, #252]	; (8008a50 <xQueueGenericSend+0x1f8>)
 8008952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008956:	601a      	str	r2, [r3, #0]
 8008958:	f3bf 8f4f 	dsb	sy
 800895c:	f3bf 8f6f 	isb	sy
 8008960:	e00a      	b.n	8008978 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008964:	2b00      	cmp	r3, #0
 8008966:	d007      	beq.n	8008978 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008968:	4b39      	ldr	r3, [pc, #228]	; (8008a50 <xQueueGenericSend+0x1f8>)
 800896a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800896e:	601a      	str	r2, [r3, #0]
 8008970:	f3bf 8f4f 	dsb	sy
 8008974:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008978:	f002 f954 	bl	800ac24 <vPortExitCritical>
				return pdPASS;
 800897c:	2301      	movs	r3, #1
 800897e:	e063      	b.n	8008a48 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d103      	bne.n	800898e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008986:	f002 f94d 	bl	800ac24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800898a:	2300      	movs	r3, #0
 800898c:	e05c      	b.n	8008a48 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800898e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008990:	2b00      	cmp	r3, #0
 8008992:	d106      	bne.n	80089a2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008994:	f107 0314 	add.w	r3, r7, #20
 8008998:	4618      	mov	r0, r3
 800899a:	f001 fa5f 	bl	8009e5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800899e:	2301      	movs	r3, #1
 80089a0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80089a2:	f002 f93f 	bl	800ac24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80089a6:	f000 ffb7 	bl	8009918 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80089aa:	f002 f90b 	bl	800abc4 <vPortEnterCritical>
 80089ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80089b4:	b25b      	sxtb	r3, r3
 80089b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089ba:	d103      	bne.n	80089c4 <xQueueGenericSend+0x16c>
 80089bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089be:	2200      	movs	r2, #0
 80089c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80089ca:	b25b      	sxtb	r3, r3
 80089cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d0:	d103      	bne.n	80089da <xQueueGenericSend+0x182>
 80089d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089d4:	2200      	movs	r2, #0
 80089d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80089da:	f002 f923 	bl	800ac24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80089de:	1d3a      	adds	r2, r7, #4
 80089e0:	f107 0314 	add.w	r3, r7, #20
 80089e4:	4611      	mov	r1, r2
 80089e6:	4618      	mov	r0, r3
 80089e8:	f001 fa4e 	bl	8009e88 <xTaskCheckForTimeOut>
 80089ec:	4603      	mov	r3, r0
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d124      	bne.n	8008a3c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80089f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80089f4:	f000 fb5e 	bl	80090b4 <prvIsQueueFull>
 80089f8:	4603      	mov	r3, r0
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d018      	beq.n	8008a30 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80089fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a00:	3310      	adds	r3, #16
 8008a02:	687a      	ldr	r2, [r7, #4]
 8008a04:	4611      	mov	r1, r2
 8008a06:	4618      	mov	r0, r3
 8008a08:	f001 f974 	bl	8009cf4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008a0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a0e:	f000 fae9 	bl	8008fe4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008a12:	f000 ff8f 	bl	8009934 <xTaskResumeAll>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	f47f af7c 	bne.w	8008916 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008a1e:	4b0c      	ldr	r3, [pc, #48]	; (8008a50 <xQueueGenericSend+0x1f8>)
 8008a20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a24:	601a      	str	r2, [r3, #0]
 8008a26:	f3bf 8f4f 	dsb	sy
 8008a2a:	f3bf 8f6f 	isb	sy
 8008a2e:	e772      	b.n	8008916 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008a30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a32:	f000 fad7 	bl	8008fe4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a36:	f000 ff7d 	bl	8009934 <xTaskResumeAll>
 8008a3a:	e76c      	b.n	8008916 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008a3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008a3e:	f000 fad1 	bl	8008fe4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a42:	f000 ff77 	bl	8009934 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008a46:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3738      	adds	r7, #56	; 0x38
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	e000ed04 	.word	0xe000ed04

08008a54 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b090      	sub	sp, #64	; 0x40
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	60f8      	str	r0, [r7, #12]
 8008a5c:	60b9      	str	r1, [r7, #8]
 8008a5e:	607a      	str	r2, [r7, #4]
 8008a60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d10a      	bne.n	8008a82 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a70:	f383 8811 	msr	BASEPRI, r3
 8008a74:	f3bf 8f6f 	isb	sy
 8008a78:	f3bf 8f4f 	dsb	sy
 8008a7c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008a7e:	bf00      	nop
 8008a80:	e7fe      	b.n	8008a80 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d103      	bne.n	8008a90 <xQueueGenericSendFromISR+0x3c>
 8008a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d101      	bne.n	8008a94 <xQueueGenericSendFromISR+0x40>
 8008a90:	2301      	movs	r3, #1
 8008a92:	e000      	b.n	8008a96 <xQueueGenericSendFromISR+0x42>
 8008a94:	2300      	movs	r3, #0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d10a      	bne.n	8008ab0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a9e:	f383 8811 	msr	BASEPRI, r3
 8008aa2:	f3bf 8f6f 	isb	sy
 8008aa6:	f3bf 8f4f 	dsb	sy
 8008aaa:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008aac:	bf00      	nop
 8008aae:	e7fe      	b.n	8008aae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	2b02      	cmp	r3, #2
 8008ab4:	d103      	bne.n	8008abe <xQueueGenericSendFromISR+0x6a>
 8008ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008aba:	2b01      	cmp	r3, #1
 8008abc:	d101      	bne.n	8008ac2 <xQueueGenericSendFromISR+0x6e>
 8008abe:	2301      	movs	r3, #1
 8008ac0:	e000      	b.n	8008ac4 <xQueueGenericSendFromISR+0x70>
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d10a      	bne.n	8008ade <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008acc:	f383 8811 	msr	BASEPRI, r3
 8008ad0:	f3bf 8f6f 	isb	sy
 8008ad4:	f3bf 8f4f 	dsb	sy
 8008ad8:	623b      	str	r3, [r7, #32]
}
 8008ada:	bf00      	nop
 8008adc:	e7fe      	b.n	8008adc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008ade:	f002 f953 	bl	800ad88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008ae2:	f3ef 8211 	mrs	r2, BASEPRI
 8008ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aea:	f383 8811 	msr	BASEPRI, r3
 8008aee:	f3bf 8f6f 	isb	sy
 8008af2:	f3bf 8f4f 	dsb	sy
 8008af6:	61fa      	str	r2, [r7, #28]
 8008af8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008afa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008afc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008afe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b06:	429a      	cmp	r2, r3
 8008b08:	d302      	bcc.n	8008b10 <xQueueGenericSendFromISR+0xbc>
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	2b02      	cmp	r3, #2
 8008b0e:	d12f      	bne.n	8008b70 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008b20:	683a      	ldr	r2, [r7, #0]
 8008b22:	68b9      	ldr	r1, [r7, #8]
 8008b24:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008b26:	f000 f9cd 	bl	8008ec4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008b2a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b32:	d112      	bne.n	8008b5a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d016      	beq.n	8008b6a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b3e:	3324      	adds	r3, #36	; 0x24
 8008b40:	4618      	mov	r0, r3
 8008b42:	f001 f927 	bl	8009d94 <xTaskRemoveFromEventList>
 8008b46:	4603      	mov	r3, r0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d00e      	beq.n	8008b6a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00b      	beq.n	8008b6a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2201      	movs	r2, #1
 8008b56:	601a      	str	r2, [r3, #0]
 8008b58:	e007      	b.n	8008b6a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008b5a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008b5e:	3301      	adds	r3, #1
 8008b60:	b2db      	uxtb	r3, r3
 8008b62:	b25a      	sxtb	r2, r3
 8008b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008b6e:	e001      	b.n	8008b74 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008b70:	2300      	movs	r3, #0
 8008b72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b76:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008b78:	697b      	ldr	r3, [r7, #20]
 8008b7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008b7e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008b80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3740      	adds	r7, #64	; 0x40
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
	...

08008b8c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b08c      	sub	sp, #48	; 0x30
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	60f8      	str	r0, [r7, #12]
 8008b94:	60b9      	str	r1, [r7, #8]
 8008b96:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008b98:	2300      	movs	r3, #0
 8008b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d10a      	bne.n	8008bbc <xQueueReceive+0x30>
	__asm volatile
 8008ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008baa:	f383 8811 	msr	BASEPRI, r3
 8008bae:	f3bf 8f6f 	isb	sy
 8008bb2:	f3bf 8f4f 	dsb	sy
 8008bb6:	623b      	str	r3, [r7, #32]
}
 8008bb8:	bf00      	nop
 8008bba:	e7fe      	b.n	8008bba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d103      	bne.n	8008bca <xQueueReceive+0x3e>
 8008bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d101      	bne.n	8008bce <xQueueReceive+0x42>
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e000      	b.n	8008bd0 <xQueueReceive+0x44>
 8008bce:	2300      	movs	r3, #0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d10a      	bne.n	8008bea <xQueueReceive+0x5e>
	__asm volatile
 8008bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd8:	f383 8811 	msr	BASEPRI, r3
 8008bdc:	f3bf 8f6f 	isb	sy
 8008be0:	f3bf 8f4f 	dsb	sy
 8008be4:	61fb      	str	r3, [r7, #28]
}
 8008be6:	bf00      	nop
 8008be8:	e7fe      	b.n	8008be8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008bea:	f001 fa91 	bl	800a110 <xTaskGetSchedulerState>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d102      	bne.n	8008bfa <xQueueReceive+0x6e>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d101      	bne.n	8008bfe <xQueueReceive+0x72>
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	e000      	b.n	8008c00 <xQueueReceive+0x74>
 8008bfe:	2300      	movs	r3, #0
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d10a      	bne.n	8008c1a <xQueueReceive+0x8e>
	__asm volatile
 8008c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c08:	f383 8811 	msr	BASEPRI, r3
 8008c0c:	f3bf 8f6f 	isb	sy
 8008c10:	f3bf 8f4f 	dsb	sy
 8008c14:	61bb      	str	r3, [r7, #24]
}
 8008c16:	bf00      	nop
 8008c18:	e7fe      	b.n	8008c18 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c1a:	f001 ffd3 	bl	800abc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c22:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d01f      	beq.n	8008c6a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008c2a:	68b9      	ldr	r1, [r7, #8]
 8008c2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c2e:	f000 f9b3 	bl	8008f98 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c34:	1e5a      	subs	r2, r3, #1
 8008c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c38:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c3c:	691b      	ldr	r3, [r3, #16]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d00f      	beq.n	8008c62 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c44:	3310      	adds	r3, #16
 8008c46:	4618      	mov	r0, r3
 8008c48:	f001 f8a4 	bl	8009d94 <xTaskRemoveFromEventList>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d007      	beq.n	8008c62 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008c52:	4b3d      	ldr	r3, [pc, #244]	; (8008d48 <xQueueReceive+0x1bc>)
 8008c54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c58:	601a      	str	r2, [r3, #0]
 8008c5a:	f3bf 8f4f 	dsb	sy
 8008c5e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008c62:	f001 ffdf 	bl	800ac24 <vPortExitCritical>
				return pdPASS;
 8008c66:	2301      	movs	r3, #1
 8008c68:	e069      	b.n	8008d3e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d103      	bne.n	8008c78 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c70:	f001 ffd8 	bl	800ac24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008c74:	2300      	movs	r3, #0
 8008c76:	e062      	b.n	8008d3e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d106      	bne.n	8008c8c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c7e:	f107 0310 	add.w	r3, r7, #16
 8008c82:	4618      	mov	r0, r3
 8008c84:	f001 f8ea 	bl	8009e5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c8c:	f001 ffca 	bl	800ac24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c90:	f000 fe42 	bl	8009918 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c94:	f001 ff96 	bl	800abc4 <vPortEnterCritical>
 8008c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c9e:	b25b      	sxtb	r3, r3
 8008ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ca4:	d103      	bne.n	8008cae <xQueueReceive+0x122>
 8008ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008cb4:	b25b      	sxtb	r3, r3
 8008cb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cba:	d103      	bne.n	8008cc4 <xQueueReceive+0x138>
 8008cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008cc4:	f001 ffae 	bl	800ac24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008cc8:	1d3a      	adds	r2, r7, #4
 8008cca:	f107 0310 	add.w	r3, r7, #16
 8008cce:	4611      	mov	r1, r2
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f001 f8d9 	bl	8009e88 <xTaskCheckForTimeOut>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d123      	bne.n	8008d24 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008cdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cde:	f000 f9d3 	bl	8009088 <prvIsQueueEmpty>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d017      	beq.n	8008d18 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cea:	3324      	adds	r3, #36	; 0x24
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	4611      	mov	r1, r2
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f000 ffff 	bl	8009cf4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008cf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cf8:	f000 f974 	bl	8008fe4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008cfc:	f000 fe1a 	bl	8009934 <xTaskResumeAll>
 8008d00:	4603      	mov	r3, r0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d189      	bne.n	8008c1a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008d06:	4b10      	ldr	r3, [pc, #64]	; (8008d48 <xQueueReceive+0x1bc>)
 8008d08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d0c:	601a      	str	r2, [r3, #0]
 8008d0e:	f3bf 8f4f 	dsb	sy
 8008d12:	f3bf 8f6f 	isb	sy
 8008d16:	e780      	b.n	8008c1a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008d18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d1a:	f000 f963 	bl	8008fe4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d1e:	f000 fe09 	bl	8009934 <xTaskResumeAll>
 8008d22:	e77a      	b.n	8008c1a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008d24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d26:	f000 f95d 	bl	8008fe4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d2a:	f000 fe03 	bl	8009934 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d30:	f000 f9aa 	bl	8009088 <prvIsQueueEmpty>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f43f af6f 	beq.w	8008c1a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008d3c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3730      	adds	r7, #48	; 0x30
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}
 8008d46:	bf00      	nop
 8008d48:	e000ed04 	.word	0xe000ed04

08008d4c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b08e      	sub	sp, #56	; 0x38
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d10a      	bne.n	8008d78 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8008d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d66:	f383 8811 	msr	BASEPRI, r3
 8008d6a:	f3bf 8f6f 	isb	sy
 8008d6e:	f3bf 8f4f 	dsb	sy
 8008d72:	623b      	str	r3, [r7, #32]
}
 8008d74:	bf00      	nop
 8008d76:	e7fe      	b.n	8008d76 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d103      	bne.n	8008d86 <xQueueReceiveFromISR+0x3a>
 8008d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d101      	bne.n	8008d8a <xQueueReceiveFromISR+0x3e>
 8008d86:	2301      	movs	r3, #1
 8008d88:	e000      	b.n	8008d8c <xQueueReceiveFromISR+0x40>
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d10a      	bne.n	8008da6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8008d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d94:	f383 8811 	msr	BASEPRI, r3
 8008d98:	f3bf 8f6f 	isb	sy
 8008d9c:	f3bf 8f4f 	dsb	sy
 8008da0:	61fb      	str	r3, [r7, #28]
}
 8008da2:	bf00      	nop
 8008da4:	e7fe      	b.n	8008da4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008da6:	f001 ffef 	bl	800ad88 <vPortValidateInterruptPriority>
	__asm volatile
 8008daa:	f3ef 8211 	mrs	r2, BASEPRI
 8008dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008db2:	f383 8811 	msr	BASEPRI, r3
 8008db6:	f3bf 8f6f 	isb	sy
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	61ba      	str	r2, [r7, #24]
 8008dc0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008dc2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008dc4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d02f      	beq.n	8008e32 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dd4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008dd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008ddc:	68b9      	ldr	r1, [r7, #8]
 8008dde:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008de0:	f000 f8da 	bl	8008f98 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008de6:	1e5a      	subs	r2, r3, #1
 8008de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dea:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008dec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008df4:	d112      	bne.n	8008e1c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008df8:	691b      	ldr	r3, [r3, #16]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d016      	beq.n	8008e2c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e00:	3310      	adds	r3, #16
 8008e02:	4618      	mov	r0, r3
 8008e04:	f000 ffc6 	bl	8009d94 <xTaskRemoveFromEventList>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d00e      	beq.n	8008e2c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d00b      	beq.n	8008e2c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	601a      	str	r2, [r3, #0]
 8008e1a:	e007      	b.n	8008e2c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008e1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008e20:	3301      	adds	r3, #1
 8008e22:	b2db      	uxtb	r3, r3
 8008e24:	b25a      	sxtb	r2, r3
 8008e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	637b      	str	r3, [r7, #52]	; 0x34
 8008e30:	e001      	b.n	8008e36 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8008e32:	2300      	movs	r3, #0
 8008e34:	637b      	str	r3, [r7, #52]	; 0x34
 8008e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e38:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	f383 8811 	msr	BASEPRI, r3
}
 8008e40:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3738      	adds	r7, #56	; 0x38
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}

08008e4c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d10a      	bne.n	8008e70 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8008e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e5e:	f383 8811 	msr	BASEPRI, r3
 8008e62:	f3bf 8f6f 	isb	sy
 8008e66:	f3bf 8f4f 	dsb	sy
 8008e6a:	60bb      	str	r3, [r7, #8]
}
 8008e6c:	bf00      	nop
 8008e6e:	e7fe      	b.n	8008e6e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8008e70:	f001 fea8 	bl	800abc4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e78:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8008e7a:	f001 fed3 	bl	800ac24 <vPortExitCritical>

	return uxReturn;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008e80:	4618      	mov	r0, r3
 8008e82:	3710      	adds	r7, #16
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b087      	sub	sp, #28
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d10a      	bne.n	8008eb0 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8008e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e9e:	f383 8811 	msr	BASEPRI, r3
 8008ea2:	f3bf 8f6f 	isb	sy
 8008ea6:	f3bf 8f4f 	dsb	sy
 8008eaa:	60fb      	str	r3, [r7, #12]
}
 8008eac:	bf00      	nop
 8008eae:	e7fe      	b.n	8008eae <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eb4:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8008eb6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008eb8:	4618      	mov	r0, r3
 8008eba:	371c      	adds	r7, #28
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec2:	4770      	bx	lr

08008ec4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b086      	sub	sp, #24
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	60f8      	str	r0, [r7, #12]
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ed8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d10d      	bne.n	8008efe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d14d      	bne.n	8008f86 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f001 f92c 	bl	800a14c <xTaskPriorityDisinherit>
 8008ef4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	609a      	str	r2, [r3, #8]
 8008efc:	e043      	b.n	8008f86 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d119      	bne.n	8008f38 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	6858      	ldr	r0, [r3, #4]
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f0c:	461a      	mov	r2, r3
 8008f0e:	68b9      	ldr	r1, [r7, #8]
 8008f10:	f003 f97f 	bl	800c212 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	685a      	ldr	r2, [r3, #4]
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f1c:	441a      	add	r2, r3
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	685a      	ldr	r2, [r3, #4]
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	689b      	ldr	r3, [r3, #8]
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d32b      	bcc.n	8008f86 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681a      	ldr	r2, [r3, #0]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	605a      	str	r2, [r3, #4]
 8008f36:	e026      	b.n	8008f86 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	68d8      	ldr	r0, [r3, #12]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f40:	461a      	mov	r2, r3
 8008f42:	68b9      	ldr	r1, [r7, #8]
 8008f44:	f003 f965 	bl	800c212 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	68da      	ldr	r2, [r3, #12]
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f50:	425b      	negs	r3, r3
 8008f52:	441a      	add	r2, r3
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	68da      	ldr	r2, [r3, #12]
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d207      	bcs.n	8008f74 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	689a      	ldr	r2, [r3, #8]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f6c:	425b      	negs	r3, r3
 8008f6e:	441a      	add	r2, r3
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2b02      	cmp	r3, #2
 8008f78:	d105      	bne.n	8008f86 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d002      	beq.n	8008f86 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	3b01      	subs	r3, #1
 8008f84:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	1c5a      	adds	r2, r3, #1
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008f8e:	697b      	ldr	r3, [r7, #20]
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3718      	adds	r7, #24
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d018      	beq.n	8008fdc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	68da      	ldr	r2, [r3, #12]
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb2:	441a      	add	r2, r3
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	68da      	ldr	r2, [r3, #12]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	689b      	ldr	r3, [r3, #8]
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	d303      	bcc.n	8008fcc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681a      	ldr	r2, [r3, #0]
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	68d9      	ldr	r1, [r3, #12]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	6838      	ldr	r0, [r7, #0]
 8008fd8:	f003 f91b 	bl	800c212 <memcpy>
	}
}
 8008fdc:	bf00      	nop
 8008fde:	3708      	adds	r7, #8
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b084      	sub	sp, #16
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008fec:	f001 fdea 	bl	800abc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ff6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ff8:	e011      	b.n	800901e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d012      	beq.n	8009028 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	3324      	adds	r3, #36	; 0x24
 8009006:	4618      	mov	r0, r3
 8009008:	f000 fec4 	bl	8009d94 <xTaskRemoveFromEventList>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d001      	beq.n	8009016 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009012:	f000 ff9b 	bl	8009f4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009016:	7bfb      	ldrb	r3, [r7, #15]
 8009018:	3b01      	subs	r3, #1
 800901a:	b2db      	uxtb	r3, r3
 800901c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800901e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009022:	2b00      	cmp	r3, #0
 8009024:	dce9      	bgt.n	8008ffa <prvUnlockQueue+0x16>
 8009026:	e000      	b.n	800902a <prvUnlockQueue+0x46>
					break;
 8009028:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	22ff      	movs	r2, #255	; 0xff
 800902e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009032:	f001 fdf7 	bl	800ac24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009036:	f001 fdc5 	bl	800abc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009040:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009042:	e011      	b.n	8009068 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	691b      	ldr	r3, [r3, #16]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d012      	beq.n	8009072 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	3310      	adds	r3, #16
 8009050:	4618      	mov	r0, r3
 8009052:	f000 fe9f 	bl	8009d94 <xTaskRemoveFromEventList>
 8009056:	4603      	mov	r3, r0
 8009058:	2b00      	cmp	r3, #0
 800905a:	d001      	beq.n	8009060 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800905c:	f000 ff76 	bl	8009f4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009060:	7bbb      	ldrb	r3, [r7, #14]
 8009062:	3b01      	subs	r3, #1
 8009064:	b2db      	uxtb	r3, r3
 8009066:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009068:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800906c:	2b00      	cmp	r3, #0
 800906e:	dce9      	bgt.n	8009044 <prvUnlockQueue+0x60>
 8009070:	e000      	b.n	8009074 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009072:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	22ff      	movs	r2, #255	; 0xff
 8009078:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800907c:	f001 fdd2 	bl	800ac24 <vPortExitCritical>
}
 8009080:	bf00      	nop
 8009082:	3710      	adds	r7, #16
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}

08009088 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b084      	sub	sp, #16
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009090:	f001 fd98 	bl	800abc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009098:	2b00      	cmp	r3, #0
 800909a:	d102      	bne.n	80090a2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800909c:	2301      	movs	r3, #1
 800909e:	60fb      	str	r3, [r7, #12]
 80090a0:	e001      	b.n	80090a6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80090a2:	2300      	movs	r3, #0
 80090a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80090a6:	f001 fdbd 	bl	800ac24 <vPortExitCritical>

	return xReturn;
 80090aa:	68fb      	ldr	r3, [r7, #12]
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3710      	adds	r7, #16
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}

080090b4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b084      	sub	sp, #16
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80090bc:	f001 fd82 	bl	800abc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d102      	bne.n	80090d2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80090cc:	2301      	movs	r3, #1
 80090ce:	60fb      	str	r3, [r7, #12]
 80090d0:	e001      	b.n	80090d6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80090d2:	2300      	movs	r3, #0
 80090d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80090d6:	f001 fda5 	bl	800ac24 <vPortExitCritical>

	return xReturn;
 80090da:	68fb      	ldr	r3, [r7, #12]
}
 80090dc:	4618      	mov	r0, r3
 80090de:	3710      	adds	r7, #16
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80090e4:	b480      	push	{r7}
 80090e6:	b085      	sub	sp, #20
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80090ee:	2300      	movs	r3, #0
 80090f0:	60fb      	str	r3, [r7, #12]
 80090f2:	e014      	b.n	800911e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80090f4:	4a0f      	ldr	r2, [pc, #60]	; (8009134 <vQueueAddToRegistry+0x50>)
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d10b      	bne.n	8009118 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009100:	490c      	ldr	r1, [pc, #48]	; (8009134 <vQueueAddToRegistry+0x50>)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	683a      	ldr	r2, [r7, #0]
 8009106:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800910a:	4a0a      	ldr	r2, [pc, #40]	; (8009134 <vQueueAddToRegistry+0x50>)
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	00db      	lsls	r3, r3, #3
 8009110:	4413      	add	r3, r2
 8009112:	687a      	ldr	r2, [r7, #4]
 8009114:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009116:	e006      	b.n	8009126 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	3301      	adds	r3, #1
 800911c:	60fb      	str	r3, [r7, #12]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2b07      	cmp	r3, #7
 8009122:	d9e7      	bls.n	80090f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009124:	bf00      	nop
 8009126:	bf00      	nop
 8009128:	3714      	adds	r7, #20
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr
 8009132:	bf00      	nop
 8009134:	2000174c 	.word	0x2000174c

08009138 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009138:	b580      	push	{r7, lr}
 800913a:	b086      	sub	sp, #24
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009148:	f001 fd3c 	bl	800abc4 <vPortEnterCritical>
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009152:	b25b      	sxtb	r3, r3
 8009154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009158:	d103      	bne.n	8009162 <vQueueWaitForMessageRestricted+0x2a>
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	2200      	movs	r2, #0
 800915e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009168:	b25b      	sxtb	r3, r3
 800916a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800916e:	d103      	bne.n	8009178 <vQueueWaitForMessageRestricted+0x40>
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	2200      	movs	r2, #0
 8009174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009178:	f001 fd54 	bl	800ac24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009180:	2b00      	cmp	r3, #0
 8009182:	d106      	bne.n	8009192 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	3324      	adds	r3, #36	; 0x24
 8009188:	687a      	ldr	r2, [r7, #4]
 800918a:	68b9      	ldr	r1, [r7, #8]
 800918c:	4618      	mov	r0, r3
 800918e:	f000 fdd5 	bl	8009d3c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009192:	6978      	ldr	r0, [r7, #20]
 8009194:	f7ff ff26 	bl	8008fe4 <prvUnlockQueue>
	}
 8009198:	bf00      	nop
 800919a:	3718      	adds	r7, #24
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b08e      	sub	sp, #56	; 0x38
 80091a4:	af04      	add	r7, sp, #16
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	60b9      	str	r1, [r7, #8]
 80091aa:	607a      	str	r2, [r7, #4]
 80091ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80091ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d10a      	bne.n	80091ca <xTaskCreateStatic+0x2a>
	__asm volatile
 80091b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b8:	f383 8811 	msr	BASEPRI, r3
 80091bc:	f3bf 8f6f 	isb	sy
 80091c0:	f3bf 8f4f 	dsb	sy
 80091c4:	623b      	str	r3, [r7, #32]
}
 80091c6:	bf00      	nop
 80091c8:	e7fe      	b.n	80091c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80091ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d10a      	bne.n	80091e6 <xTaskCreateStatic+0x46>
	__asm volatile
 80091d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d4:	f383 8811 	msr	BASEPRI, r3
 80091d8:	f3bf 8f6f 	isb	sy
 80091dc:	f3bf 8f4f 	dsb	sy
 80091e0:	61fb      	str	r3, [r7, #28]
}
 80091e2:	bf00      	nop
 80091e4:	e7fe      	b.n	80091e4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80091e6:	2364      	movs	r3, #100	; 0x64
 80091e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	2b64      	cmp	r3, #100	; 0x64
 80091ee:	d00a      	beq.n	8009206 <xTaskCreateStatic+0x66>
	__asm volatile
 80091f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f4:	f383 8811 	msr	BASEPRI, r3
 80091f8:	f3bf 8f6f 	isb	sy
 80091fc:	f3bf 8f4f 	dsb	sy
 8009200:	61bb      	str	r3, [r7, #24]
}
 8009202:	bf00      	nop
 8009204:	e7fe      	b.n	8009204 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009206:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800920a:	2b00      	cmp	r3, #0
 800920c:	d01e      	beq.n	800924c <xTaskCreateStatic+0xac>
 800920e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009210:	2b00      	cmp	r3, #0
 8009212:	d01b      	beq.n	800924c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009216:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800921a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800921c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800921e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009220:	2202      	movs	r2, #2
 8009222:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009226:	2300      	movs	r3, #0
 8009228:	9303      	str	r3, [sp, #12]
 800922a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800922c:	9302      	str	r3, [sp, #8]
 800922e:	f107 0314 	add.w	r3, r7, #20
 8009232:	9301      	str	r3, [sp, #4]
 8009234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009236:	9300      	str	r3, [sp, #0]
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	68b9      	ldr	r1, [r7, #8]
 800923e:	68f8      	ldr	r0, [r7, #12]
 8009240:	f000 f850 	bl	80092e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009244:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009246:	f000 f8e3 	bl	8009410 <prvAddNewTaskToReadyList>
 800924a:	e001      	b.n	8009250 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800924c:	2300      	movs	r3, #0
 800924e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009250:	697b      	ldr	r3, [r7, #20]
	}
 8009252:	4618      	mov	r0, r3
 8009254:	3728      	adds	r7, #40	; 0x28
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800925a:	b580      	push	{r7, lr}
 800925c:	b08c      	sub	sp, #48	; 0x30
 800925e:	af04      	add	r7, sp, #16
 8009260:	60f8      	str	r0, [r7, #12]
 8009262:	60b9      	str	r1, [r7, #8]
 8009264:	603b      	str	r3, [r7, #0]
 8009266:	4613      	mov	r3, r2
 8009268:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800926a:	88fb      	ldrh	r3, [r7, #6]
 800926c:	009b      	lsls	r3, r3, #2
 800926e:	4618      	mov	r0, r3
 8009270:	f001 fdca 	bl	800ae08 <pvPortMalloc>
 8009274:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d00e      	beq.n	800929a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800927c:	2064      	movs	r0, #100	; 0x64
 800927e:	f001 fdc3 	bl	800ae08 <pvPortMalloc>
 8009282:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d003      	beq.n	8009292 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800928a:	69fb      	ldr	r3, [r7, #28]
 800928c:	697a      	ldr	r2, [r7, #20]
 800928e:	631a      	str	r2, [r3, #48]	; 0x30
 8009290:	e005      	b.n	800929e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009292:	6978      	ldr	r0, [r7, #20]
 8009294:	f001 fe84 	bl	800afa0 <vPortFree>
 8009298:	e001      	b.n	800929e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800929a:	2300      	movs	r3, #0
 800929c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800929e:	69fb      	ldr	r3, [r7, #28]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d017      	beq.n	80092d4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80092a4:	69fb      	ldr	r3, [r7, #28]
 80092a6:	2200      	movs	r2, #0
 80092a8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80092ac:	88fa      	ldrh	r2, [r7, #6]
 80092ae:	2300      	movs	r3, #0
 80092b0:	9303      	str	r3, [sp, #12]
 80092b2:	69fb      	ldr	r3, [r7, #28]
 80092b4:	9302      	str	r3, [sp, #8]
 80092b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092b8:	9301      	str	r3, [sp, #4]
 80092ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092bc:	9300      	str	r3, [sp, #0]
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	68b9      	ldr	r1, [r7, #8]
 80092c2:	68f8      	ldr	r0, [r7, #12]
 80092c4:	f000 f80e 	bl	80092e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80092c8:	69f8      	ldr	r0, [r7, #28]
 80092ca:	f000 f8a1 	bl	8009410 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80092ce:	2301      	movs	r3, #1
 80092d0:	61bb      	str	r3, [r7, #24]
 80092d2:	e002      	b.n	80092da <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80092d4:	f04f 33ff 	mov.w	r3, #4294967295
 80092d8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80092da:	69bb      	ldr	r3, [r7, #24]
	}
 80092dc:	4618      	mov	r0, r3
 80092de:	3720      	adds	r7, #32
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b088      	sub	sp, #32
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
 80092f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	009b      	lsls	r3, r3, #2
 80092fa:	461a      	mov	r2, r3
 80092fc:	21a5      	movs	r1, #165	; 0xa5
 80092fe:	f002 ff08 	bl	800c112 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009304:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800930c:	3b01      	subs	r3, #1
 800930e:	009b      	lsls	r3, r3, #2
 8009310:	4413      	add	r3, r2
 8009312:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009314:	69bb      	ldr	r3, [r7, #24]
 8009316:	f023 0307 	bic.w	r3, r3, #7
 800931a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	f003 0307 	and.w	r3, r3, #7
 8009322:	2b00      	cmp	r3, #0
 8009324:	d00a      	beq.n	800933c <prvInitialiseNewTask+0x58>
	__asm volatile
 8009326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800932a:	f383 8811 	msr	BASEPRI, r3
 800932e:	f3bf 8f6f 	isb	sy
 8009332:	f3bf 8f4f 	dsb	sy
 8009336:	617b      	str	r3, [r7, #20]
}
 8009338:	bf00      	nop
 800933a:	e7fe      	b.n	800933a <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 800933c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800933e:	69ba      	ldr	r2, [r7, #24]
 8009340:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d01f      	beq.n	8009388 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009348:	2300      	movs	r3, #0
 800934a:	61fb      	str	r3, [r7, #28]
 800934c:	e012      	b.n	8009374 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800934e:	68ba      	ldr	r2, [r7, #8]
 8009350:	69fb      	ldr	r3, [r7, #28]
 8009352:	4413      	add	r3, r2
 8009354:	7819      	ldrb	r1, [r3, #0]
 8009356:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009358:	69fb      	ldr	r3, [r7, #28]
 800935a:	4413      	add	r3, r2
 800935c:	3334      	adds	r3, #52	; 0x34
 800935e:	460a      	mov	r2, r1
 8009360:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009362:	68ba      	ldr	r2, [r7, #8]
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	4413      	add	r3, r2
 8009368:	781b      	ldrb	r3, [r3, #0]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d006      	beq.n	800937c <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800936e:	69fb      	ldr	r3, [r7, #28]
 8009370:	3301      	adds	r3, #1
 8009372:	61fb      	str	r3, [r7, #28]
 8009374:	69fb      	ldr	r3, [r7, #28]
 8009376:	2b0f      	cmp	r3, #15
 8009378:	d9e9      	bls.n	800934e <prvInitialiseNewTask+0x6a>
 800937a:	e000      	b.n	800937e <prvInitialiseNewTask+0x9a>
			{
				break;
 800937c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800937e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009380:	2200      	movs	r2, #0
 8009382:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009386:	e003      	b.n	8009390 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800938a:	2200      	movs	r2, #0
 800938c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009392:	2b37      	cmp	r3, #55	; 0x37
 8009394:	d901      	bls.n	800939a <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009396:	2337      	movs	r3, #55	; 0x37
 8009398:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800939a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800939c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800939e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80093a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093a4:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 80093a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093a8:	2200      	movs	r2, #0
 80093aa:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80093ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ae:	3304      	adds	r3, #4
 80093b0:	4618      	mov	r0, r3
 80093b2:	f7ff f87f 	bl	80084b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80093b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093b8:	3318      	adds	r3, #24
 80093ba:	4618      	mov	r0, r3
 80093bc:	f7ff f87a 	bl	80084b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80093c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093c4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093c8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80093cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ce:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80093d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093d4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 80093d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d8:	2200      	movs	r2, #0
 80093da:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80093dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093de:	2200      	movs	r2, #0
 80093e0:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80093e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093e4:	2200      	movs	r2, #0
 80093e6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80093ea:	683a      	ldr	r2, [r7, #0]
 80093ec:	68f9      	ldr	r1, [r7, #12]
 80093ee:	69b8      	ldr	r0, [r7, #24]
 80093f0:	f001 fabc 	bl	800a96c <pxPortInitialiseStack>
 80093f4:	4602      	mov	r2, r0
 80093f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093f8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80093fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d002      	beq.n	8009406 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009402:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009404:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009406:	bf00      	nop
 8009408:	3720      	adds	r7, #32
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}
	...

08009410 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b082      	sub	sp, #8
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009418:	f001 fbd4 	bl	800abc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800941c:	4b2d      	ldr	r3, [pc, #180]	; (80094d4 <prvAddNewTaskToReadyList+0xc4>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	3301      	adds	r3, #1
 8009422:	4a2c      	ldr	r2, [pc, #176]	; (80094d4 <prvAddNewTaskToReadyList+0xc4>)
 8009424:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009426:	4b2c      	ldr	r3, [pc, #176]	; (80094d8 <prvAddNewTaskToReadyList+0xc8>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d109      	bne.n	8009442 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800942e:	4a2a      	ldr	r2, [pc, #168]	; (80094d8 <prvAddNewTaskToReadyList+0xc8>)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009434:	4b27      	ldr	r3, [pc, #156]	; (80094d4 <prvAddNewTaskToReadyList+0xc4>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	2b01      	cmp	r3, #1
 800943a:	d110      	bne.n	800945e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800943c:	f000 fdaa 	bl	8009f94 <prvInitialiseTaskLists>
 8009440:	e00d      	b.n	800945e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009442:	4b26      	ldr	r3, [pc, #152]	; (80094dc <prvAddNewTaskToReadyList+0xcc>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d109      	bne.n	800945e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800944a:	4b23      	ldr	r3, [pc, #140]	; (80094d8 <prvAddNewTaskToReadyList+0xc8>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009454:	429a      	cmp	r2, r3
 8009456:	d802      	bhi.n	800945e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009458:	4a1f      	ldr	r2, [pc, #124]	; (80094d8 <prvAddNewTaskToReadyList+0xc8>)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800945e:	4b20      	ldr	r3, [pc, #128]	; (80094e0 <prvAddNewTaskToReadyList+0xd0>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	3301      	adds	r3, #1
 8009464:	4a1e      	ldr	r2, [pc, #120]	; (80094e0 <prvAddNewTaskToReadyList+0xd0>)
 8009466:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009468:	4b1d      	ldr	r3, [pc, #116]	; (80094e0 <prvAddNewTaskToReadyList+0xd0>)
 800946a:	681a      	ldr	r2, [r3, #0]
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009474:	4b1b      	ldr	r3, [pc, #108]	; (80094e4 <prvAddNewTaskToReadyList+0xd4>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	429a      	cmp	r2, r3
 800947a:	d903      	bls.n	8009484 <prvAddNewTaskToReadyList+0x74>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009480:	4a18      	ldr	r2, [pc, #96]	; (80094e4 <prvAddNewTaskToReadyList+0xd4>)
 8009482:	6013      	str	r3, [r2, #0]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009488:	4613      	mov	r3, r2
 800948a:	009b      	lsls	r3, r3, #2
 800948c:	4413      	add	r3, r2
 800948e:	009b      	lsls	r3, r3, #2
 8009490:	4a15      	ldr	r2, [pc, #84]	; (80094e8 <prvAddNewTaskToReadyList+0xd8>)
 8009492:	441a      	add	r2, r3
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	3304      	adds	r3, #4
 8009498:	4619      	mov	r1, r3
 800949a:	4610      	mov	r0, r2
 800949c:	f7ff f817 	bl	80084ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80094a0:	f001 fbc0 	bl	800ac24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80094a4:	4b0d      	ldr	r3, [pc, #52]	; (80094dc <prvAddNewTaskToReadyList+0xcc>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d00e      	beq.n	80094ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80094ac:	4b0a      	ldr	r3, [pc, #40]	; (80094d8 <prvAddNewTaskToReadyList+0xc8>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d207      	bcs.n	80094ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80094ba:	4b0c      	ldr	r3, [pc, #48]	; (80094ec <prvAddNewTaskToReadyList+0xdc>)
 80094bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094c0:	601a      	str	r2, [r3, #0]
 80094c2:	f3bf 8f4f 	dsb	sy
 80094c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094ca:	bf00      	nop
 80094cc:	3708      	adds	r7, #8
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
 80094d2:	bf00      	nop
 80094d4:	20001c60 	.word	0x20001c60
 80094d8:	2000178c 	.word	0x2000178c
 80094dc:	20001c6c 	.word	0x20001c6c
 80094e0:	20001c7c 	.word	0x20001c7c
 80094e4:	20001c68 	.word	0x20001c68
 80094e8:	20001790 	.word	0x20001790
 80094ec:	e000ed04 	.word	0xe000ed04

080094f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b084      	sub	sp, #16
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80094f8:	2300      	movs	r3, #0
 80094fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d017      	beq.n	8009532 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009502:	4b13      	ldr	r3, [pc, #76]	; (8009550 <vTaskDelay+0x60>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d00a      	beq.n	8009520 <vTaskDelay+0x30>
	__asm volatile
 800950a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800950e:	f383 8811 	msr	BASEPRI, r3
 8009512:	f3bf 8f6f 	isb	sy
 8009516:	f3bf 8f4f 	dsb	sy
 800951a:	60bb      	str	r3, [r7, #8]
}
 800951c:	bf00      	nop
 800951e:	e7fe      	b.n	800951e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009520:	f000 f9fa 	bl	8009918 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009524:	2100      	movs	r1, #0
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f000 fe7e 	bl	800a228 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800952c:	f000 fa02 	bl	8009934 <xTaskResumeAll>
 8009530:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d107      	bne.n	8009548 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009538:	4b06      	ldr	r3, [pc, #24]	; (8009554 <vTaskDelay+0x64>)
 800953a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800953e:	601a      	str	r2, [r3, #0]
 8009540:	f3bf 8f4f 	dsb	sy
 8009544:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009548:	bf00      	nop
 800954a:	3710      	adds	r7, #16
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}
 8009550:	20001c88 	.word	0x20001c88
 8009554:	e000ed04 	.word	0xe000ed04

08009558 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8009558:	b580      	push	{r7, lr}
 800955a:	b084      	sub	sp, #16
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009560:	f001 fb30 	bl	800abc4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d102      	bne.n	8009570 <vTaskSuspend+0x18>
 800956a:	4b30      	ldr	r3, [pc, #192]	; (800962c <vTaskSuspend+0xd4>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	e000      	b.n	8009572 <vTaskSuspend+0x1a>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	3304      	adds	r3, #4
 8009578:	4618      	mov	r0, r3
 800957a:	f7ff f805 	bl	8008588 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009582:	2b00      	cmp	r3, #0
 8009584:	d004      	beq.n	8009590 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	3318      	adds	r3, #24
 800958a:	4618      	mov	r0, r3
 800958c:	f7fe fffc 	bl	8008588 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	3304      	adds	r3, #4
 8009594:	4619      	mov	r1, r3
 8009596:	4826      	ldr	r0, [pc, #152]	; (8009630 <vTaskSuspend+0xd8>)
 8009598:	f7fe ff99 	bl	80084ce <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 80095a2:	b2db      	uxtb	r3, r3
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d103      	bne.n	80095b0 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2200      	movs	r2, #0
 80095ac:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80095b0:	f001 fb38 	bl	800ac24 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80095b4:	4b1f      	ldr	r3, [pc, #124]	; (8009634 <vTaskSuspend+0xdc>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d005      	beq.n	80095c8 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80095bc:	f001 fb02 	bl	800abc4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80095c0:	f000 fd86 	bl	800a0d0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80095c4:	f001 fb2e 	bl	800ac24 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80095c8:	4b18      	ldr	r3, [pc, #96]	; (800962c <vTaskSuspend+0xd4>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	68fa      	ldr	r2, [r7, #12]
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d127      	bne.n	8009622 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 80095d2:	4b18      	ldr	r3, [pc, #96]	; (8009634 <vTaskSuspend+0xdc>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d017      	beq.n	800960a <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80095da:	4b17      	ldr	r3, [pc, #92]	; (8009638 <vTaskSuspend+0xe0>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d00a      	beq.n	80095f8 <vTaskSuspend+0xa0>
	__asm volatile
 80095e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095e6:	f383 8811 	msr	BASEPRI, r3
 80095ea:	f3bf 8f6f 	isb	sy
 80095ee:	f3bf 8f4f 	dsb	sy
 80095f2:	60bb      	str	r3, [r7, #8]
}
 80095f4:	bf00      	nop
 80095f6:	e7fe      	b.n	80095f6 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 80095f8:	4b10      	ldr	r3, [pc, #64]	; (800963c <vTaskSuspend+0xe4>)
 80095fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095fe:	601a      	str	r2, [r3, #0]
 8009600:	f3bf 8f4f 	dsb	sy
 8009604:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009608:	e00b      	b.n	8009622 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800960a:	4b09      	ldr	r3, [pc, #36]	; (8009630 <vTaskSuspend+0xd8>)
 800960c:	681a      	ldr	r2, [r3, #0]
 800960e:	4b0c      	ldr	r3, [pc, #48]	; (8009640 <vTaskSuspend+0xe8>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	429a      	cmp	r2, r3
 8009614:	d103      	bne.n	800961e <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8009616:	4b05      	ldr	r3, [pc, #20]	; (800962c <vTaskSuspend+0xd4>)
 8009618:	2200      	movs	r2, #0
 800961a:	601a      	str	r2, [r3, #0]
	}
 800961c:	e001      	b.n	8009622 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800961e:	f000 faf1 	bl	8009c04 <vTaskSwitchContext>
	}
 8009622:	bf00      	nop
 8009624:	3710      	adds	r7, #16
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	2000178c 	.word	0x2000178c
 8009630:	20001c4c 	.word	0x20001c4c
 8009634:	20001c6c 	.word	0x20001c6c
 8009638:	20001c88 	.word	0x20001c88
 800963c:	e000ed04 	.word	0xe000ed04
 8009640:	20001c60 	.word	0x20001c60

08009644 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8009644:	b480      	push	{r7}
 8009646:	b087      	sub	sp, #28
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800964c:	2300      	movs	r3, #0
 800964e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d10a      	bne.n	8009670 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800965a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800965e:	f383 8811 	msr	BASEPRI, r3
 8009662:	f3bf 8f6f 	isb	sy
 8009666:	f3bf 8f4f 	dsb	sy
 800966a:	60fb      	str	r3, [r7, #12]
}
 800966c:	bf00      	nop
 800966e:	e7fe      	b.n	800966e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	695b      	ldr	r3, [r3, #20]
 8009674:	4a0a      	ldr	r2, [pc, #40]	; (80096a0 <prvTaskIsTaskSuspended+0x5c>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d10a      	bne.n	8009690 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800967e:	4a09      	ldr	r2, [pc, #36]	; (80096a4 <prvTaskIsTaskSuspended+0x60>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d005      	beq.n	8009690 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009688:	2b00      	cmp	r3, #0
 800968a:	d101      	bne.n	8009690 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800968c:	2301      	movs	r3, #1
 800968e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009690:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8009692:	4618      	mov	r0, r3
 8009694:	371c      	adds	r7, #28
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop
 80096a0:	20001c4c 	.word	0x20001c4c
 80096a4:	20001c20 	.word	0x20001c20

080096a8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d10a      	bne.n	80096d0 <vTaskResume+0x28>
	__asm volatile
 80096ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096be:	f383 8811 	msr	BASEPRI, r3
 80096c2:	f3bf 8f6f 	isb	sy
 80096c6:	f3bf 8f4f 	dsb	sy
 80096ca:	60bb      	str	r3, [r7, #8]
}
 80096cc:	bf00      	nop
 80096ce:	e7fe      	b.n	80096ce <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80096d0:	4b20      	ldr	r3, [pc, #128]	; (8009754 <vTaskResume+0xac>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	68fa      	ldr	r2, [r7, #12]
 80096d6:	429a      	cmp	r2, r3
 80096d8:	d038      	beq.n	800974c <vTaskResume+0xa4>
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d035      	beq.n	800974c <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 80096e0:	f001 fa70 	bl	800abc4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80096e4:	68f8      	ldr	r0, [r7, #12]
 80096e6:	f7ff ffad 	bl	8009644 <prvTaskIsTaskSuspended>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d02b      	beq.n	8009748 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	3304      	adds	r3, #4
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7fe ff47 	bl	8008588 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096fe:	4b16      	ldr	r3, [pc, #88]	; (8009758 <vTaskResume+0xb0>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	429a      	cmp	r2, r3
 8009704:	d903      	bls.n	800970e <vTaskResume+0x66>
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800970a:	4a13      	ldr	r2, [pc, #76]	; (8009758 <vTaskResume+0xb0>)
 800970c:	6013      	str	r3, [r2, #0]
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009712:	4613      	mov	r3, r2
 8009714:	009b      	lsls	r3, r3, #2
 8009716:	4413      	add	r3, r2
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	4a10      	ldr	r2, [pc, #64]	; (800975c <vTaskResume+0xb4>)
 800971c:	441a      	add	r2, r3
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	3304      	adds	r3, #4
 8009722:	4619      	mov	r1, r3
 8009724:	4610      	mov	r0, r2
 8009726:	f7fe fed2 	bl	80084ce <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800972e:	4b09      	ldr	r3, [pc, #36]	; (8009754 <vTaskResume+0xac>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009734:	429a      	cmp	r2, r3
 8009736:	d307      	bcc.n	8009748 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8009738:	4b09      	ldr	r3, [pc, #36]	; (8009760 <vTaskResume+0xb8>)
 800973a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800973e:	601a      	str	r2, [r3, #0]
 8009740:	f3bf 8f4f 	dsb	sy
 8009744:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8009748:	f001 fa6c 	bl	800ac24 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800974c:	bf00      	nop
 800974e:	3710      	adds	r7, #16
 8009750:	46bd      	mov	sp, r7
 8009752:	bd80      	pop	{r7, pc}
 8009754:	2000178c 	.word	0x2000178c
 8009758:	20001c68 	.word	0x20001c68
 800975c:	20001790 	.word	0x20001790
 8009760:	e000ed04 	.word	0xe000ed04

08009764 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8009764:	b580      	push	{r7, lr}
 8009766:	b08a      	sub	sp, #40	; 0x28
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 800976c:	2300      	movs	r3, #0
 800976e:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d10a      	bne.n	8009790 <xTaskResumeFromISR+0x2c>
	__asm volatile
 800977a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800977e:	f383 8811 	msr	BASEPRI, r3
 8009782:	f3bf 8f6f 	isb	sy
 8009786:	f3bf 8f4f 	dsb	sy
 800978a:	61bb      	str	r3, [r7, #24]
}
 800978c:	bf00      	nop
 800978e:	e7fe      	b.n	800978e <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009790:	f001 fafa 	bl	800ad88 <vPortValidateInterruptPriority>
	__asm volatile
 8009794:	f3ef 8211 	mrs	r2, BASEPRI
 8009798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800979c:	f383 8811 	msr	BASEPRI, r3
 80097a0:	f3bf 8f6f 	isb	sy
 80097a4:	f3bf 8f4f 	dsb	sy
 80097a8:	617a      	str	r2, [r7, #20]
 80097aa:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80097ac:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80097ae:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80097b0:	6a38      	ldr	r0, [r7, #32]
 80097b2:	f7ff ff47 	bl	8009644 <prvTaskIsTaskSuspended>
 80097b6:	4603      	mov	r3, r0
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d030      	beq.n	800981e <xTaskResumeFromISR+0xba>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097bc:	4b1d      	ldr	r3, [pc, #116]	; (8009834 <xTaskResumeFromISR+0xd0>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d126      	bne.n	8009812 <xTaskResumeFromISR+0xae>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80097c4:	6a3b      	ldr	r3, [r7, #32]
 80097c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097c8:	4b1b      	ldr	r3, [pc, #108]	; (8009838 <xTaskResumeFromISR+0xd4>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d301      	bcc.n	80097d6 <xTaskResumeFromISR+0x72>
					{
						xYieldRequired = pdTRUE;
 80097d2:	2301      	movs	r3, #1
 80097d4:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097d6:	6a3b      	ldr	r3, [r7, #32]
 80097d8:	3304      	adds	r3, #4
 80097da:	4618      	mov	r0, r3
 80097dc:	f7fe fed4 	bl	8008588 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80097e0:	6a3b      	ldr	r3, [r7, #32]
 80097e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097e4:	4b15      	ldr	r3, [pc, #84]	; (800983c <xTaskResumeFromISR+0xd8>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d903      	bls.n	80097f4 <xTaskResumeFromISR+0x90>
 80097ec:	6a3b      	ldr	r3, [r7, #32]
 80097ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097f0:	4a12      	ldr	r2, [pc, #72]	; (800983c <xTaskResumeFromISR+0xd8>)
 80097f2:	6013      	str	r3, [r2, #0]
 80097f4:	6a3b      	ldr	r3, [r7, #32]
 80097f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097f8:	4613      	mov	r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	4413      	add	r3, r2
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	4a0f      	ldr	r2, [pc, #60]	; (8009840 <xTaskResumeFromISR+0xdc>)
 8009802:	441a      	add	r2, r3
 8009804:	6a3b      	ldr	r3, [r7, #32]
 8009806:	3304      	adds	r3, #4
 8009808:	4619      	mov	r1, r3
 800980a:	4610      	mov	r0, r2
 800980c:	f7fe fe5f 	bl	80084ce <vListInsertEnd>
 8009810:	e005      	b.n	800981e <xTaskResumeFromISR+0xba>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009812:	6a3b      	ldr	r3, [r7, #32]
 8009814:	3318      	adds	r3, #24
 8009816:	4619      	mov	r1, r3
 8009818:	480a      	ldr	r0, [pc, #40]	; (8009844 <xTaskResumeFromISR+0xe0>)
 800981a:	f7fe fe58 	bl	80084ce <vListInsertEnd>
 800981e:	69fb      	ldr	r3, [r7, #28]
 8009820:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	f383 8811 	msr	BASEPRI, r3
}
 8009828:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 800982a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800982c:	4618      	mov	r0, r3
 800982e:	3728      	adds	r7, #40	; 0x28
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}
 8009834:	20001c88 	.word	0x20001c88
 8009838:	2000178c 	.word	0x2000178c
 800983c:	20001c68 	.word	0x20001c68
 8009840:	20001790 	.word	0x20001790
 8009844:	20001c20 	.word	0x20001c20

08009848 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b08a      	sub	sp, #40	; 0x28
 800984c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800984e:	2300      	movs	r3, #0
 8009850:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009852:	2300      	movs	r3, #0
 8009854:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009856:	463a      	mov	r2, r7
 8009858:	1d39      	adds	r1, r7, #4
 800985a:	f107 0308 	add.w	r3, r7, #8
 800985e:	4618      	mov	r0, r3
 8009860:	f7fe fdd4 	bl	800840c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009864:	6839      	ldr	r1, [r7, #0]
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	68ba      	ldr	r2, [r7, #8]
 800986a:	9202      	str	r2, [sp, #8]
 800986c:	9301      	str	r3, [sp, #4]
 800986e:	2300      	movs	r3, #0
 8009870:	9300      	str	r3, [sp, #0]
 8009872:	2300      	movs	r3, #0
 8009874:	460a      	mov	r2, r1
 8009876:	4922      	ldr	r1, [pc, #136]	; (8009900 <vTaskStartScheduler+0xb8>)
 8009878:	4822      	ldr	r0, [pc, #136]	; (8009904 <vTaskStartScheduler+0xbc>)
 800987a:	f7ff fc91 	bl	80091a0 <xTaskCreateStatic>
 800987e:	4603      	mov	r3, r0
 8009880:	4a21      	ldr	r2, [pc, #132]	; (8009908 <vTaskStartScheduler+0xc0>)
 8009882:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009884:	4b20      	ldr	r3, [pc, #128]	; (8009908 <vTaskStartScheduler+0xc0>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d002      	beq.n	8009892 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800988c:	2301      	movs	r3, #1
 800988e:	617b      	str	r3, [r7, #20]
 8009890:	e001      	b.n	8009896 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009892:	2300      	movs	r3, #0
 8009894:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	2b01      	cmp	r3, #1
 800989a:	d102      	bne.n	80098a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800989c:	f000 fd18 	bl	800a2d0 <xTimerCreateTimerTask>
 80098a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80098a2:	697b      	ldr	r3, [r7, #20]
 80098a4:	2b01      	cmp	r3, #1
 80098a6:	d118      	bne.n	80098da <vTaskStartScheduler+0x92>
	__asm volatile
 80098a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ac:	f383 8811 	msr	BASEPRI, r3
 80098b0:	f3bf 8f6f 	isb	sy
 80098b4:	f3bf 8f4f 	dsb	sy
 80098b8:	613b      	str	r3, [r7, #16]
}
 80098ba:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80098bc:	4b13      	ldr	r3, [pc, #76]	; (800990c <vTaskStartScheduler+0xc4>)
 80098be:	f04f 32ff 	mov.w	r2, #4294967295
 80098c2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80098c4:	4b12      	ldr	r3, [pc, #72]	; (8009910 <vTaskStartScheduler+0xc8>)
 80098c6:	2201      	movs	r2, #1
 80098c8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80098ca:	4b12      	ldr	r3, [pc, #72]	; (8009914 <vTaskStartScheduler+0xcc>)
 80098cc:	2200      	movs	r2, #0
 80098ce:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 80098d0:	f7f7 fc2e 	bl	8001130 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80098d4:	f001 f8d4 	bl	800aa80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80098d8:	e00e      	b.n	80098f8 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098e0:	d10a      	bne.n	80098f8 <vTaskStartScheduler+0xb0>
	__asm volatile
 80098e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098e6:	f383 8811 	msr	BASEPRI, r3
 80098ea:	f3bf 8f6f 	isb	sy
 80098ee:	f3bf 8f4f 	dsb	sy
 80098f2:	60fb      	str	r3, [r7, #12]
}
 80098f4:	bf00      	nop
 80098f6:	e7fe      	b.n	80098f6 <vTaskStartScheduler+0xae>
}
 80098f8:	bf00      	nop
 80098fa:	3718      	adds	r7, #24
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}
 8009900:	08010e5c 	.word	0x08010e5c
 8009904:	08009f65 	.word	0x08009f65
 8009908:	20001c84 	.word	0x20001c84
 800990c:	20001c80 	.word	0x20001c80
 8009910:	20001c6c 	.word	0x20001c6c
 8009914:	20001c64 	.word	0x20001c64

08009918 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009918:	b480      	push	{r7}
 800991a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800991c:	4b04      	ldr	r3, [pc, #16]	; (8009930 <vTaskSuspendAll+0x18>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	3301      	adds	r3, #1
 8009922:	4a03      	ldr	r2, [pc, #12]	; (8009930 <vTaskSuspendAll+0x18>)
 8009924:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009926:	bf00      	nop
 8009928:	46bd      	mov	sp, r7
 800992a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800992e:	4770      	bx	lr
 8009930:	20001c88 	.word	0x20001c88

08009934 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800993a:	2300      	movs	r3, #0
 800993c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800993e:	2300      	movs	r3, #0
 8009940:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009942:	4b42      	ldr	r3, [pc, #264]	; (8009a4c <xTaskResumeAll+0x118>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d10a      	bne.n	8009960 <xTaskResumeAll+0x2c>
	__asm volatile
 800994a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800994e:	f383 8811 	msr	BASEPRI, r3
 8009952:	f3bf 8f6f 	isb	sy
 8009956:	f3bf 8f4f 	dsb	sy
 800995a:	603b      	str	r3, [r7, #0]
}
 800995c:	bf00      	nop
 800995e:	e7fe      	b.n	800995e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009960:	f001 f930 	bl	800abc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009964:	4b39      	ldr	r3, [pc, #228]	; (8009a4c <xTaskResumeAll+0x118>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	3b01      	subs	r3, #1
 800996a:	4a38      	ldr	r2, [pc, #224]	; (8009a4c <xTaskResumeAll+0x118>)
 800996c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800996e:	4b37      	ldr	r3, [pc, #220]	; (8009a4c <xTaskResumeAll+0x118>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d162      	bne.n	8009a3c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009976:	4b36      	ldr	r3, [pc, #216]	; (8009a50 <xTaskResumeAll+0x11c>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d05e      	beq.n	8009a3c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800997e:	e02f      	b.n	80099e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009980:	4b34      	ldr	r3, [pc, #208]	; (8009a54 <xTaskResumeAll+0x120>)
 8009982:	68db      	ldr	r3, [r3, #12]
 8009984:	68db      	ldr	r3, [r3, #12]
 8009986:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	3318      	adds	r3, #24
 800998c:	4618      	mov	r0, r3
 800998e:	f7fe fdfb 	bl	8008588 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	3304      	adds	r3, #4
 8009996:	4618      	mov	r0, r3
 8009998:	f7fe fdf6 	bl	8008588 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099a0:	4b2d      	ldr	r3, [pc, #180]	; (8009a58 <xTaskResumeAll+0x124>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d903      	bls.n	80099b0 <xTaskResumeAll+0x7c>
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099ac:	4a2a      	ldr	r2, [pc, #168]	; (8009a58 <xTaskResumeAll+0x124>)
 80099ae:	6013      	str	r3, [r2, #0]
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099b4:	4613      	mov	r3, r2
 80099b6:	009b      	lsls	r3, r3, #2
 80099b8:	4413      	add	r3, r2
 80099ba:	009b      	lsls	r3, r3, #2
 80099bc:	4a27      	ldr	r2, [pc, #156]	; (8009a5c <xTaskResumeAll+0x128>)
 80099be:	441a      	add	r2, r3
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	3304      	adds	r3, #4
 80099c4:	4619      	mov	r1, r3
 80099c6:	4610      	mov	r0, r2
 80099c8:	f7fe fd81 	bl	80084ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099d0:	4b23      	ldr	r3, [pc, #140]	; (8009a60 <xTaskResumeAll+0x12c>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d302      	bcc.n	80099e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80099da:	4b22      	ldr	r3, [pc, #136]	; (8009a64 <xTaskResumeAll+0x130>)
 80099dc:	2201      	movs	r2, #1
 80099de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80099e0:	4b1c      	ldr	r3, [pc, #112]	; (8009a54 <xTaskResumeAll+0x120>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d1cb      	bne.n	8009980 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d001      	beq.n	80099f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80099ee:	f000 fb6f 	bl	800a0d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80099f2:	4b1d      	ldr	r3, [pc, #116]	; (8009a68 <xTaskResumeAll+0x134>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d010      	beq.n	8009a20 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80099fe:	f000 f847 	bl	8009a90 <xTaskIncrementTick>
 8009a02:	4603      	mov	r3, r0
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d002      	beq.n	8009a0e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009a08:	4b16      	ldr	r3, [pc, #88]	; (8009a64 <xTaskResumeAll+0x130>)
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	3b01      	subs	r3, #1
 8009a12:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d1f1      	bne.n	80099fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009a1a:	4b13      	ldr	r3, [pc, #76]	; (8009a68 <xTaskResumeAll+0x134>)
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009a20:	4b10      	ldr	r3, [pc, #64]	; (8009a64 <xTaskResumeAll+0x130>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d009      	beq.n	8009a3c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009a2c:	4b0f      	ldr	r3, [pc, #60]	; (8009a6c <xTaskResumeAll+0x138>)
 8009a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a32:	601a      	str	r2, [r3, #0]
 8009a34:	f3bf 8f4f 	dsb	sy
 8009a38:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009a3c:	f001 f8f2 	bl	800ac24 <vPortExitCritical>

	return xAlreadyYielded;
 8009a40:	68bb      	ldr	r3, [r7, #8]
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	3710      	adds	r7, #16
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}
 8009a4a:	bf00      	nop
 8009a4c:	20001c88 	.word	0x20001c88
 8009a50:	20001c60 	.word	0x20001c60
 8009a54:	20001c20 	.word	0x20001c20
 8009a58:	20001c68 	.word	0x20001c68
 8009a5c:	20001790 	.word	0x20001790
 8009a60:	2000178c 	.word	0x2000178c
 8009a64:	20001c74 	.word	0x20001c74
 8009a68:	20001c70 	.word	0x20001c70
 8009a6c:	e000ed04 	.word	0xe000ed04

08009a70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009a70:	b480      	push	{r7}
 8009a72:	b083      	sub	sp, #12
 8009a74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009a76:	4b05      	ldr	r3, [pc, #20]	; (8009a8c <xTaskGetTickCount+0x1c>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009a7c:	687b      	ldr	r3, [r7, #4]
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	370c      	adds	r7, #12
 8009a82:	46bd      	mov	sp, r7
 8009a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a88:	4770      	bx	lr
 8009a8a:	bf00      	nop
 8009a8c:	20001c64 	.word	0x20001c64

08009a90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b086      	sub	sp, #24
 8009a94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009a96:	2300      	movs	r3, #0
 8009a98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a9a:	4b4f      	ldr	r3, [pc, #316]	; (8009bd8 <xTaskIncrementTick+0x148>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	f040 808f 	bne.w	8009bc2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009aa4:	4b4d      	ldr	r3, [pc, #308]	; (8009bdc <xTaskIncrementTick+0x14c>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009aac:	4a4b      	ldr	r2, [pc, #300]	; (8009bdc <xTaskIncrementTick+0x14c>)
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d120      	bne.n	8009afa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009ab8:	4b49      	ldr	r3, [pc, #292]	; (8009be0 <xTaskIncrementTick+0x150>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d00a      	beq.n	8009ad8 <xTaskIncrementTick+0x48>
	__asm volatile
 8009ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ac6:	f383 8811 	msr	BASEPRI, r3
 8009aca:	f3bf 8f6f 	isb	sy
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	603b      	str	r3, [r7, #0]
}
 8009ad4:	bf00      	nop
 8009ad6:	e7fe      	b.n	8009ad6 <xTaskIncrementTick+0x46>
 8009ad8:	4b41      	ldr	r3, [pc, #260]	; (8009be0 <xTaskIncrementTick+0x150>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	60fb      	str	r3, [r7, #12]
 8009ade:	4b41      	ldr	r3, [pc, #260]	; (8009be4 <xTaskIncrementTick+0x154>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a3f      	ldr	r2, [pc, #252]	; (8009be0 <xTaskIncrementTick+0x150>)
 8009ae4:	6013      	str	r3, [r2, #0]
 8009ae6:	4a3f      	ldr	r2, [pc, #252]	; (8009be4 <xTaskIncrementTick+0x154>)
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	6013      	str	r3, [r2, #0]
 8009aec:	4b3e      	ldr	r3, [pc, #248]	; (8009be8 <xTaskIncrementTick+0x158>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	3301      	adds	r3, #1
 8009af2:	4a3d      	ldr	r2, [pc, #244]	; (8009be8 <xTaskIncrementTick+0x158>)
 8009af4:	6013      	str	r3, [r2, #0]
 8009af6:	f000 faeb 	bl	800a0d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009afa:	4b3c      	ldr	r3, [pc, #240]	; (8009bec <xTaskIncrementTick+0x15c>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	693a      	ldr	r2, [r7, #16]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d349      	bcc.n	8009b98 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b04:	4b36      	ldr	r3, [pc, #216]	; (8009be0 <xTaskIncrementTick+0x150>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d104      	bne.n	8009b18 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b0e:	4b37      	ldr	r3, [pc, #220]	; (8009bec <xTaskIncrementTick+0x15c>)
 8009b10:	f04f 32ff 	mov.w	r2, #4294967295
 8009b14:	601a      	str	r2, [r3, #0]
					break;
 8009b16:	e03f      	b.n	8009b98 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b18:	4b31      	ldr	r3, [pc, #196]	; (8009be0 <xTaskIncrementTick+0x150>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	68db      	ldr	r3, [r3, #12]
 8009b1e:	68db      	ldr	r3, [r3, #12]
 8009b20:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009b22:	68bb      	ldr	r3, [r7, #8]
 8009b24:	685b      	ldr	r3, [r3, #4]
 8009b26:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009b28:	693a      	ldr	r2, [r7, #16]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d203      	bcs.n	8009b38 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009b30:	4a2e      	ldr	r2, [pc, #184]	; (8009bec <xTaskIncrementTick+0x15c>)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009b36:	e02f      	b.n	8009b98 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	3304      	adds	r3, #4
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	f7fe fd23 	bl	8008588 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d004      	beq.n	8009b54 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009b4a:	68bb      	ldr	r3, [r7, #8]
 8009b4c:	3318      	adds	r3, #24
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f7fe fd1a 	bl	8008588 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b58:	4b25      	ldr	r3, [pc, #148]	; (8009bf0 <xTaskIncrementTick+0x160>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d903      	bls.n	8009b68 <xTaskIncrementTick+0xd8>
 8009b60:	68bb      	ldr	r3, [r7, #8]
 8009b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b64:	4a22      	ldr	r2, [pc, #136]	; (8009bf0 <xTaskIncrementTick+0x160>)
 8009b66:	6013      	str	r3, [r2, #0]
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b6c:	4613      	mov	r3, r2
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	4413      	add	r3, r2
 8009b72:	009b      	lsls	r3, r3, #2
 8009b74:	4a1f      	ldr	r2, [pc, #124]	; (8009bf4 <xTaskIncrementTick+0x164>)
 8009b76:	441a      	add	r2, r3
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	3304      	adds	r3, #4
 8009b7c:	4619      	mov	r1, r3
 8009b7e:	4610      	mov	r0, r2
 8009b80:	f7fe fca5 	bl	80084ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009b84:	68bb      	ldr	r3, [r7, #8]
 8009b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b88:	4b1b      	ldr	r3, [pc, #108]	; (8009bf8 <xTaskIncrementTick+0x168>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d3b8      	bcc.n	8009b04 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009b92:	2301      	movs	r3, #1
 8009b94:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b96:	e7b5      	b.n	8009b04 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009b98:	4b17      	ldr	r3, [pc, #92]	; (8009bf8 <xTaskIncrementTick+0x168>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b9e:	4915      	ldr	r1, [pc, #84]	; (8009bf4 <xTaskIncrementTick+0x164>)
 8009ba0:	4613      	mov	r3, r2
 8009ba2:	009b      	lsls	r3, r3, #2
 8009ba4:	4413      	add	r3, r2
 8009ba6:	009b      	lsls	r3, r3, #2
 8009ba8:	440b      	add	r3, r1
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d901      	bls.n	8009bb4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009bb4:	4b11      	ldr	r3, [pc, #68]	; (8009bfc <xTaskIncrementTick+0x16c>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d007      	beq.n	8009bcc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	617b      	str	r3, [r7, #20]
 8009bc0:	e004      	b.n	8009bcc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009bc2:	4b0f      	ldr	r3, [pc, #60]	; (8009c00 <xTaskIncrementTick+0x170>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	4a0d      	ldr	r2, [pc, #52]	; (8009c00 <xTaskIncrementTick+0x170>)
 8009bca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009bcc:	697b      	ldr	r3, [r7, #20]
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3718      	adds	r7, #24
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}
 8009bd6:	bf00      	nop
 8009bd8:	20001c88 	.word	0x20001c88
 8009bdc:	20001c64 	.word	0x20001c64
 8009be0:	20001c18 	.word	0x20001c18
 8009be4:	20001c1c 	.word	0x20001c1c
 8009be8:	20001c78 	.word	0x20001c78
 8009bec:	20001c80 	.word	0x20001c80
 8009bf0:	20001c68 	.word	0x20001c68
 8009bf4:	20001790 	.word	0x20001790
 8009bf8:	2000178c 	.word	0x2000178c
 8009bfc:	20001c74 	.word	0x20001c74
 8009c00:	20001c70 	.word	0x20001c70

08009c04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009c0a:	4b33      	ldr	r3, [pc, #204]	; (8009cd8 <vTaskSwitchContext+0xd4>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d003      	beq.n	8009c1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009c12:	4b32      	ldr	r3, [pc, #200]	; (8009cdc <vTaskSwitchContext+0xd8>)
 8009c14:	2201      	movs	r2, #1
 8009c16:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009c18:	e05a      	b.n	8009cd0 <vTaskSwitchContext+0xcc>
		xYieldPending = pdFALSE;
 8009c1a:	4b30      	ldr	r3, [pc, #192]	; (8009cdc <vTaskSwitchContext+0xd8>)
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009c20:	f7f7 fa8d 	bl	800113e <getRunTimeCounterValue>
 8009c24:	4603      	mov	r3, r0
 8009c26:	4a2e      	ldr	r2, [pc, #184]	; (8009ce0 <vTaskSwitchContext+0xdc>)
 8009c28:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009c2a:	4b2d      	ldr	r3, [pc, #180]	; (8009ce0 <vTaskSwitchContext+0xdc>)
 8009c2c:	681a      	ldr	r2, [r3, #0]
 8009c2e:	4b2d      	ldr	r3, [pc, #180]	; (8009ce4 <vTaskSwitchContext+0xe0>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	429a      	cmp	r2, r3
 8009c34:	d909      	bls.n	8009c4a <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009c36:	4b2c      	ldr	r3, [pc, #176]	; (8009ce8 <vTaskSwitchContext+0xe4>)
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8009c3c:	4a28      	ldr	r2, [pc, #160]	; (8009ce0 <vTaskSwitchContext+0xdc>)
 8009c3e:	6810      	ldr	r0, [r2, #0]
 8009c40:	4a28      	ldr	r2, [pc, #160]	; (8009ce4 <vTaskSwitchContext+0xe0>)
 8009c42:	6812      	ldr	r2, [r2, #0]
 8009c44:	1a82      	subs	r2, r0, r2
 8009c46:	440a      	add	r2, r1
 8009c48:	659a      	str	r2, [r3, #88]	; 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 8009c4a:	4b25      	ldr	r3, [pc, #148]	; (8009ce0 <vTaskSwitchContext+0xdc>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a25      	ldr	r2, [pc, #148]	; (8009ce4 <vTaskSwitchContext+0xe0>)
 8009c50:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c52:	4b26      	ldr	r3, [pc, #152]	; (8009cec <vTaskSwitchContext+0xe8>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	60fb      	str	r3, [r7, #12]
 8009c58:	e010      	b.n	8009c7c <vTaskSwitchContext+0x78>
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d10a      	bne.n	8009c76 <vTaskSwitchContext+0x72>
	__asm volatile
 8009c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c64:	f383 8811 	msr	BASEPRI, r3
 8009c68:	f3bf 8f6f 	isb	sy
 8009c6c:	f3bf 8f4f 	dsb	sy
 8009c70:	607b      	str	r3, [r7, #4]
}
 8009c72:	bf00      	nop
 8009c74:	e7fe      	b.n	8009c74 <vTaskSwitchContext+0x70>
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	3b01      	subs	r3, #1
 8009c7a:	60fb      	str	r3, [r7, #12]
 8009c7c:	491c      	ldr	r1, [pc, #112]	; (8009cf0 <vTaskSwitchContext+0xec>)
 8009c7e:	68fa      	ldr	r2, [r7, #12]
 8009c80:	4613      	mov	r3, r2
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	4413      	add	r3, r2
 8009c86:	009b      	lsls	r3, r3, #2
 8009c88:	440b      	add	r3, r1
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d0e4      	beq.n	8009c5a <vTaskSwitchContext+0x56>
 8009c90:	68fa      	ldr	r2, [r7, #12]
 8009c92:	4613      	mov	r3, r2
 8009c94:	009b      	lsls	r3, r3, #2
 8009c96:	4413      	add	r3, r2
 8009c98:	009b      	lsls	r3, r3, #2
 8009c9a:	4a15      	ldr	r2, [pc, #84]	; (8009cf0 <vTaskSwitchContext+0xec>)
 8009c9c:	4413      	add	r3, r2
 8009c9e:	60bb      	str	r3, [r7, #8]
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	685a      	ldr	r2, [r3, #4]
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	605a      	str	r2, [r3, #4]
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	685a      	ldr	r2, [r3, #4]
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	3308      	adds	r3, #8
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d104      	bne.n	8009cc0 <vTaskSwitchContext+0xbc>
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	685b      	ldr	r3, [r3, #4]
 8009cba:	685a      	ldr	r2, [r3, #4]
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	605a      	str	r2, [r3, #4]
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	685b      	ldr	r3, [r3, #4]
 8009cc4:	68db      	ldr	r3, [r3, #12]
 8009cc6:	4a08      	ldr	r2, [pc, #32]	; (8009ce8 <vTaskSwitchContext+0xe4>)
 8009cc8:	6013      	str	r3, [r2, #0]
 8009cca:	4a08      	ldr	r2, [pc, #32]	; (8009cec <vTaskSwitchContext+0xe8>)
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	6013      	str	r3, [r2, #0]
}
 8009cd0:	bf00      	nop
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}
 8009cd8:	20001c88 	.word	0x20001c88
 8009cdc:	20001c74 	.word	0x20001c74
 8009ce0:	20001c90 	.word	0x20001c90
 8009ce4:	20001c8c 	.word	0x20001c8c
 8009ce8:	2000178c 	.word	0x2000178c
 8009cec:	20001c68 	.word	0x20001c68
 8009cf0:	20001790 	.word	0x20001790

08009cf4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b084      	sub	sp, #16
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d10a      	bne.n	8009d1a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d08:	f383 8811 	msr	BASEPRI, r3
 8009d0c:	f3bf 8f6f 	isb	sy
 8009d10:	f3bf 8f4f 	dsb	sy
 8009d14:	60fb      	str	r3, [r7, #12]
}
 8009d16:	bf00      	nop
 8009d18:	e7fe      	b.n	8009d18 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d1a:	4b07      	ldr	r3, [pc, #28]	; (8009d38 <vTaskPlaceOnEventList+0x44>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	3318      	adds	r3, #24
 8009d20:	4619      	mov	r1, r3
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f7fe fbf7 	bl	8008516 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009d28:	2101      	movs	r1, #1
 8009d2a:	6838      	ldr	r0, [r7, #0]
 8009d2c:	f000 fa7c 	bl	800a228 <prvAddCurrentTaskToDelayedList>
}
 8009d30:	bf00      	nop
 8009d32:	3710      	adds	r7, #16
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}
 8009d38:	2000178c 	.word	0x2000178c

08009d3c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b086      	sub	sp, #24
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	60f8      	str	r0, [r7, #12]
 8009d44:	60b9      	str	r1, [r7, #8]
 8009d46:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d10a      	bne.n	8009d64 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
 8009d5e:	617b      	str	r3, [r7, #20]
}
 8009d60:	bf00      	nop
 8009d62:	e7fe      	b.n	8009d62 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d64:	4b0a      	ldr	r3, [pc, #40]	; (8009d90 <vTaskPlaceOnEventListRestricted+0x54>)
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	3318      	adds	r3, #24
 8009d6a:	4619      	mov	r1, r3
 8009d6c:	68f8      	ldr	r0, [r7, #12]
 8009d6e:	f7fe fbae 	bl	80084ce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d002      	beq.n	8009d7e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009d78:	f04f 33ff 	mov.w	r3, #4294967295
 8009d7c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009d7e:	6879      	ldr	r1, [r7, #4]
 8009d80:	68b8      	ldr	r0, [r7, #8]
 8009d82:	f000 fa51 	bl	800a228 <prvAddCurrentTaskToDelayedList>
	}
 8009d86:	bf00      	nop
 8009d88:	3718      	adds	r7, #24
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
 8009d8e:	bf00      	nop
 8009d90:	2000178c 	.word	0x2000178c

08009d94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b086      	sub	sp, #24
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	68db      	ldr	r3, [r3, #12]
 8009da0:	68db      	ldr	r3, [r3, #12]
 8009da2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009da4:	693b      	ldr	r3, [r7, #16]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d10a      	bne.n	8009dc0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dae:	f383 8811 	msr	BASEPRI, r3
 8009db2:	f3bf 8f6f 	isb	sy
 8009db6:	f3bf 8f4f 	dsb	sy
 8009dba:	60fb      	str	r3, [r7, #12]
}
 8009dbc:	bf00      	nop
 8009dbe:	e7fe      	b.n	8009dbe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009dc0:	693b      	ldr	r3, [r7, #16]
 8009dc2:	3318      	adds	r3, #24
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7fe fbdf 	bl	8008588 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009dca:	4b1e      	ldr	r3, [pc, #120]	; (8009e44 <xTaskRemoveFromEventList+0xb0>)
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d11d      	bne.n	8009e0e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	3304      	adds	r3, #4
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	f7fe fbd6 	bl	8008588 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009de0:	4b19      	ldr	r3, [pc, #100]	; (8009e48 <xTaskRemoveFromEventList+0xb4>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	429a      	cmp	r2, r3
 8009de6:	d903      	bls.n	8009df0 <xTaskRemoveFromEventList+0x5c>
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dec:	4a16      	ldr	r2, [pc, #88]	; (8009e48 <xTaskRemoveFromEventList+0xb4>)
 8009dee:	6013      	str	r3, [r2, #0]
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009df4:	4613      	mov	r3, r2
 8009df6:	009b      	lsls	r3, r3, #2
 8009df8:	4413      	add	r3, r2
 8009dfa:	009b      	lsls	r3, r3, #2
 8009dfc:	4a13      	ldr	r2, [pc, #76]	; (8009e4c <xTaskRemoveFromEventList+0xb8>)
 8009dfe:	441a      	add	r2, r3
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	3304      	adds	r3, #4
 8009e04:	4619      	mov	r1, r3
 8009e06:	4610      	mov	r0, r2
 8009e08:	f7fe fb61 	bl	80084ce <vListInsertEnd>
 8009e0c:	e005      	b.n	8009e1a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009e0e:	693b      	ldr	r3, [r7, #16]
 8009e10:	3318      	adds	r3, #24
 8009e12:	4619      	mov	r1, r3
 8009e14:	480e      	ldr	r0, [pc, #56]	; (8009e50 <xTaskRemoveFromEventList+0xbc>)
 8009e16:	f7fe fb5a 	bl	80084ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e1e:	4b0d      	ldr	r3, [pc, #52]	; (8009e54 <xTaskRemoveFromEventList+0xc0>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e24:	429a      	cmp	r2, r3
 8009e26:	d905      	bls.n	8009e34 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009e28:	2301      	movs	r3, #1
 8009e2a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009e2c:	4b0a      	ldr	r3, [pc, #40]	; (8009e58 <xTaskRemoveFromEventList+0xc4>)
 8009e2e:	2201      	movs	r2, #1
 8009e30:	601a      	str	r2, [r3, #0]
 8009e32:	e001      	b.n	8009e38 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009e34:	2300      	movs	r3, #0
 8009e36:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009e38:	697b      	ldr	r3, [r7, #20]
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3718      	adds	r7, #24
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
 8009e42:	bf00      	nop
 8009e44:	20001c88 	.word	0x20001c88
 8009e48:	20001c68 	.word	0x20001c68
 8009e4c:	20001790 	.word	0x20001790
 8009e50:	20001c20 	.word	0x20001c20
 8009e54:	2000178c 	.word	0x2000178c
 8009e58:	20001c74 	.word	0x20001c74

08009e5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b083      	sub	sp, #12
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009e64:	4b06      	ldr	r3, [pc, #24]	; (8009e80 <vTaskInternalSetTimeOutState+0x24>)
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009e6c:	4b05      	ldr	r3, [pc, #20]	; (8009e84 <vTaskInternalSetTimeOutState+0x28>)
 8009e6e:	681a      	ldr	r2, [r3, #0]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	605a      	str	r2, [r3, #4]
}
 8009e74:	bf00      	nop
 8009e76:	370c      	adds	r7, #12
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7e:	4770      	bx	lr
 8009e80:	20001c78 	.word	0x20001c78
 8009e84:	20001c64 	.word	0x20001c64

08009e88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b088      	sub	sp, #32
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d10a      	bne.n	8009eae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e9c:	f383 8811 	msr	BASEPRI, r3
 8009ea0:	f3bf 8f6f 	isb	sy
 8009ea4:	f3bf 8f4f 	dsb	sy
 8009ea8:	613b      	str	r3, [r7, #16]
}
 8009eaa:	bf00      	nop
 8009eac:	e7fe      	b.n	8009eac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d10a      	bne.n	8009eca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb8:	f383 8811 	msr	BASEPRI, r3
 8009ebc:	f3bf 8f6f 	isb	sy
 8009ec0:	f3bf 8f4f 	dsb	sy
 8009ec4:	60fb      	str	r3, [r7, #12]
}
 8009ec6:	bf00      	nop
 8009ec8:	e7fe      	b.n	8009ec8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009eca:	f000 fe7b 	bl	800abc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009ece:	4b1d      	ldr	r3, [pc, #116]	; (8009f44 <xTaskCheckForTimeOut+0xbc>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	685b      	ldr	r3, [r3, #4]
 8009ed8:	69ba      	ldr	r2, [r7, #24]
 8009eda:	1ad3      	subs	r3, r2, r3
 8009edc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ee6:	d102      	bne.n	8009eee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	61fb      	str	r3, [r7, #28]
 8009eec:	e023      	b.n	8009f36 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	4b15      	ldr	r3, [pc, #84]	; (8009f48 <xTaskCheckForTimeOut+0xc0>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	429a      	cmp	r2, r3
 8009ef8:	d007      	beq.n	8009f0a <xTaskCheckForTimeOut+0x82>
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	69ba      	ldr	r2, [r7, #24]
 8009f00:	429a      	cmp	r2, r3
 8009f02:	d302      	bcc.n	8009f0a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009f04:	2301      	movs	r3, #1
 8009f06:	61fb      	str	r3, [r7, #28]
 8009f08:	e015      	b.n	8009f36 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	697a      	ldr	r2, [r7, #20]
 8009f10:	429a      	cmp	r2, r3
 8009f12:	d20b      	bcs.n	8009f2c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	681a      	ldr	r2, [r3, #0]
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	1ad2      	subs	r2, r2, r3
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f7ff ff9b 	bl	8009e5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009f26:	2300      	movs	r3, #0
 8009f28:	61fb      	str	r3, [r7, #28]
 8009f2a:	e004      	b.n	8009f36 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8009f2c:	683b      	ldr	r3, [r7, #0]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009f32:	2301      	movs	r3, #1
 8009f34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009f36:	f000 fe75 	bl	800ac24 <vPortExitCritical>

	return xReturn;
 8009f3a:	69fb      	ldr	r3, [r7, #28]
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3720      	adds	r7, #32
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}
 8009f44:	20001c64 	.word	0x20001c64
 8009f48:	20001c78 	.word	0x20001c78

08009f4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009f4c:	b480      	push	{r7}
 8009f4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009f50:	4b03      	ldr	r3, [pc, #12]	; (8009f60 <vTaskMissedYield+0x14>)
 8009f52:	2201      	movs	r2, #1
 8009f54:	601a      	str	r2, [r3, #0]
}
 8009f56:	bf00      	nop
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5e:	4770      	bx	lr
 8009f60:	20001c74 	.word	0x20001c74

08009f64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b082      	sub	sp, #8
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009f6c:	f000 f852 	bl	800a014 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009f70:	4b06      	ldr	r3, [pc, #24]	; (8009f8c <prvIdleTask+0x28>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d9f9      	bls.n	8009f6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009f78:	4b05      	ldr	r3, [pc, #20]	; (8009f90 <prvIdleTask+0x2c>)
 8009f7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f7e:	601a      	str	r2, [r3, #0]
 8009f80:	f3bf 8f4f 	dsb	sy
 8009f84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009f88:	e7f0      	b.n	8009f6c <prvIdleTask+0x8>
 8009f8a:	bf00      	nop
 8009f8c:	20001790 	.word	0x20001790
 8009f90:	e000ed04 	.word	0xe000ed04

08009f94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b082      	sub	sp, #8
 8009f98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	607b      	str	r3, [r7, #4]
 8009f9e:	e00c      	b.n	8009fba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009fa0:	687a      	ldr	r2, [r7, #4]
 8009fa2:	4613      	mov	r3, r2
 8009fa4:	009b      	lsls	r3, r3, #2
 8009fa6:	4413      	add	r3, r2
 8009fa8:	009b      	lsls	r3, r3, #2
 8009faa:	4a12      	ldr	r2, [pc, #72]	; (8009ff4 <prvInitialiseTaskLists+0x60>)
 8009fac:	4413      	add	r3, r2
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f7fe fa60 	bl	8008474 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	3301      	adds	r3, #1
 8009fb8:	607b      	str	r3, [r7, #4]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2b37      	cmp	r3, #55	; 0x37
 8009fbe:	d9ef      	bls.n	8009fa0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009fc0:	480d      	ldr	r0, [pc, #52]	; (8009ff8 <prvInitialiseTaskLists+0x64>)
 8009fc2:	f7fe fa57 	bl	8008474 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009fc6:	480d      	ldr	r0, [pc, #52]	; (8009ffc <prvInitialiseTaskLists+0x68>)
 8009fc8:	f7fe fa54 	bl	8008474 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009fcc:	480c      	ldr	r0, [pc, #48]	; (800a000 <prvInitialiseTaskLists+0x6c>)
 8009fce:	f7fe fa51 	bl	8008474 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009fd2:	480c      	ldr	r0, [pc, #48]	; (800a004 <prvInitialiseTaskLists+0x70>)
 8009fd4:	f7fe fa4e 	bl	8008474 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009fd8:	480b      	ldr	r0, [pc, #44]	; (800a008 <prvInitialiseTaskLists+0x74>)
 8009fda:	f7fe fa4b 	bl	8008474 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009fde:	4b0b      	ldr	r3, [pc, #44]	; (800a00c <prvInitialiseTaskLists+0x78>)
 8009fe0:	4a05      	ldr	r2, [pc, #20]	; (8009ff8 <prvInitialiseTaskLists+0x64>)
 8009fe2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009fe4:	4b0a      	ldr	r3, [pc, #40]	; (800a010 <prvInitialiseTaskLists+0x7c>)
 8009fe6:	4a05      	ldr	r2, [pc, #20]	; (8009ffc <prvInitialiseTaskLists+0x68>)
 8009fe8:	601a      	str	r2, [r3, #0]
}
 8009fea:	bf00      	nop
 8009fec:	3708      	adds	r7, #8
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	20001790 	.word	0x20001790
 8009ff8:	20001bf0 	.word	0x20001bf0
 8009ffc:	20001c04 	.word	0x20001c04
 800a000:	20001c20 	.word	0x20001c20
 800a004:	20001c34 	.word	0x20001c34
 800a008:	20001c4c 	.word	0x20001c4c
 800a00c:	20001c18 	.word	0x20001c18
 800a010:	20001c1c 	.word	0x20001c1c

0800a014 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b082      	sub	sp, #8
 800a018:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a01a:	e019      	b.n	800a050 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a01c:	f000 fdd2 	bl	800abc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a020:	4b10      	ldr	r3, [pc, #64]	; (800a064 <prvCheckTasksWaitingTermination+0x50>)
 800a022:	68db      	ldr	r3, [r3, #12]
 800a024:	68db      	ldr	r3, [r3, #12]
 800a026:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	3304      	adds	r3, #4
 800a02c:	4618      	mov	r0, r3
 800a02e:	f7fe faab 	bl	8008588 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a032:	4b0d      	ldr	r3, [pc, #52]	; (800a068 <prvCheckTasksWaitingTermination+0x54>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	3b01      	subs	r3, #1
 800a038:	4a0b      	ldr	r2, [pc, #44]	; (800a068 <prvCheckTasksWaitingTermination+0x54>)
 800a03a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a03c:	4b0b      	ldr	r3, [pc, #44]	; (800a06c <prvCheckTasksWaitingTermination+0x58>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	3b01      	subs	r3, #1
 800a042:	4a0a      	ldr	r2, [pc, #40]	; (800a06c <prvCheckTasksWaitingTermination+0x58>)
 800a044:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a046:	f000 fded 	bl	800ac24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f000 f810 	bl	800a070 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a050:	4b06      	ldr	r3, [pc, #24]	; (800a06c <prvCheckTasksWaitingTermination+0x58>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d1e1      	bne.n	800a01c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a058:	bf00      	nop
 800a05a:	bf00      	nop
 800a05c:	3708      	adds	r7, #8
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	20001c34 	.word	0x20001c34
 800a068:	20001c60 	.word	0x20001c60
 800a06c:	20001c48 	.word	0x20001c48

0800a070 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a070:	b580      	push	{r7, lr}
 800a072:	b084      	sub	sp, #16
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d108      	bne.n	800a094 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a086:	4618      	mov	r0, r3
 800a088:	f000 ff8a 	bl	800afa0 <vPortFree>
				vPortFree( pxTCB );
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f000 ff87 	bl	800afa0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a092:	e018      	b.n	800a0c6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800a09a:	2b01      	cmp	r3, #1
 800a09c:	d103      	bne.n	800a0a6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f000 ff7e 	bl	800afa0 <vPortFree>
	}
 800a0a4:	e00f      	b.n	800a0c6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	d00a      	beq.n	800a0c6 <prvDeleteTCB+0x56>
	__asm volatile
 800a0b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0b4:	f383 8811 	msr	BASEPRI, r3
 800a0b8:	f3bf 8f6f 	isb	sy
 800a0bc:	f3bf 8f4f 	dsb	sy
 800a0c0:	60fb      	str	r3, [r7, #12]
}
 800a0c2:	bf00      	nop
 800a0c4:	e7fe      	b.n	800a0c4 <prvDeleteTCB+0x54>
	}
 800a0c6:	bf00      	nop
 800a0c8:	3710      	adds	r7, #16
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
	...

0800a0d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b083      	sub	sp, #12
 800a0d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0d6:	4b0c      	ldr	r3, [pc, #48]	; (800a108 <prvResetNextTaskUnblockTime+0x38>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d104      	bne.n	800a0ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a0e0:	4b0a      	ldr	r3, [pc, #40]	; (800a10c <prvResetNextTaskUnblockTime+0x3c>)
 800a0e2:	f04f 32ff 	mov.w	r2, #4294967295
 800a0e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a0e8:	e008      	b.n	800a0fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0ea:	4b07      	ldr	r3, [pc, #28]	; (800a108 <prvResetNextTaskUnblockTime+0x38>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	4a04      	ldr	r2, [pc, #16]	; (800a10c <prvResetNextTaskUnblockTime+0x3c>)
 800a0fa:	6013      	str	r3, [r2, #0]
}
 800a0fc:	bf00      	nop
 800a0fe:	370c      	adds	r7, #12
 800a100:	46bd      	mov	sp, r7
 800a102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a106:	4770      	bx	lr
 800a108:	20001c18 	.word	0x20001c18
 800a10c:	20001c80 	.word	0x20001c80

0800a110 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a116:	4b0b      	ldr	r3, [pc, #44]	; (800a144 <xTaskGetSchedulerState+0x34>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d102      	bne.n	800a124 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a11e:	2301      	movs	r3, #1
 800a120:	607b      	str	r3, [r7, #4]
 800a122:	e008      	b.n	800a136 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a124:	4b08      	ldr	r3, [pc, #32]	; (800a148 <xTaskGetSchedulerState+0x38>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d102      	bne.n	800a132 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a12c:	2302      	movs	r3, #2
 800a12e:	607b      	str	r3, [r7, #4]
 800a130:	e001      	b.n	800a136 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a132:	2300      	movs	r3, #0
 800a134:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a136:	687b      	ldr	r3, [r7, #4]
	}
 800a138:	4618      	mov	r0, r3
 800a13a:	370c      	adds	r7, #12
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr
 800a144:	20001c6c 	.word	0x20001c6c
 800a148:	20001c88 	.word	0x20001c88

0800a14c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b086      	sub	sp, #24
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a158:	2300      	movs	r3, #0
 800a15a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d056      	beq.n	800a210 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a162:	4b2e      	ldr	r3, [pc, #184]	; (800a21c <xTaskPriorityDisinherit+0xd0>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	693a      	ldr	r2, [r7, #16]
 800a168:	429a      	cmp	r2, r3
 800a16a:	d00a      	beq.n	800a182 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a16c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a170:	f383 8811 	msr	BASEPRI, r3
 800a174:	f3bf 8f6f 	isb	sy
 800a178:	f3bf 8f4f 	dsb	sy
 800a17c:	60fb      	str	r3, [r7, #12]
}
 800a17e:	bf00      	nop
 800a180:	e7fe      	b.n	800a180 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a182:	693b      	ldr	r3, [r7, #16]
 800a184:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a186:	2b00      	cmp	r3, #0
 800a188:	d10a      	bne.n	800a1a0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a18a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a18e:	f383 8811 	msr	BASEPRI, r3
 800a192:	f3bf 8f6f 	isb	sy
 800a196:	f3bf 8f4f 	dsb	sy
 800a19a:	60bb      	str	r3, [r7, #8]
}
 800a19c:	bf00      	nop
 800a19e:	e7fe      	b.n	800a19e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1a4:	1e5a      	subs	r2, r3, #1
 800a1a6:	693b      	ldr	r3, [r7, #16]
 800a1a8:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d02c      	beq.n	800a210 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d128      	bne.n	800a210 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1be:	693b      	ldr	r3, [r7, #16]
 800a1c0:	3304      	adds	r3, #4
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f7fe f9e0 	bl	8008588 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1d0:	693b      	ldr	r3, [r7, #16]
 800a1d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1d4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a1dc:	693b      	ldr	r3, [r7, #16]
 800a1de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1e0:	4b0f      	ldr	r3, [pc, #60]	; (800a220 <xTaskPriorityDisinherit+0xd4>)
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d903      	bls.n	800a1f0 <xTaskPriorityDisinherit+0xa4>
 800a1e8:	693b      	ldr	r3, [r7, #16]
 800a1ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1ec:	4a0c      	ldr	r2, [pc, #48]	; (800a220 <xTaskPriorityDisinherit+0xd4>)
 800a1ee:	6013      	str	r3, [r2, #0]
 800a1f0:	693b      	ldr	r3, [r7, #16]
 800a1f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1f4:	4613      	mov	r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	4413      	add	r3, r2
 800a1fa:	009b      	lsls	r3, r3, #2
 800a1fc:	4a09      	ldr	r2, [pc, #36]	; (800a224 <xTaskPriorityDisinherit+0xd8>)
 800a1fe:	441a      	add	r2, r3
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	3304      	adds	r3, #4
 800a204:	4619      	mov	r1, r3
 800a206:	4610      	mov	r0, r2
 800a208:	f7fe f961 	bl	80084ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a20c:	2301      	movs	r3, #1
 800a20e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a210:	697b      	ldr	r3, [r7, #20]
	}
 800a212:	4618      	mov	r0, r3
 800a214:	3718      	adds	r7, #24
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}
 800a21a:	bf00      	nop
 800a21c:	2000178c 	.word	0x2000178c
 800a220:	20001c68 	.word	0x20001c68
 800a224:	20001790 	.word	0x20001790

0800a228 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b084      	sub	sp, #16
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a232:	4b21      	ldr	r3, [pc, #132]	; (800a2b8 <prvAddCurrentTaskToDelayedList+0x90>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a238:	4b20      	ldr	r3, [pc, #128]	; (800a2bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	3304      	adds	r3, #4
 800a23e:	4618      	mov	r0, r3
 800a240:	f7fe f9a2 	bl	8008588 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a24a:	d10a      	bne.n	800a262 <prvAddCurrentTaskToDelayedList+0x3a>
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d007      	beq.n	800a262 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a252:	4b1a      	ldr	r3, [pc, #104]	; (800a2bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	3304      	adds	r3, #4
 800a258:	4619      	mov	r1, r3
 800a25a:	4819      	ldr	r0, [pc, #100]	; (800a2c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800a25c:	f7fe f937 	bl	80084ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a260:	e026      	b.n	800a2b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a262:	68fa      	ldr	r2, [r7, #12]
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	4413      	add	r3, r2
 800a268:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a26a:	4b14      	ldr	r3, [pc, #80]	; (800a2bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	68ba      	ldr	r2, [r7, #8]
 800a270:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a272:	68ba      	ldr	r2, [r7, #8]
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	429a      	cmp	r2, r3
 800a278:	d209      	bcs.n	800a28e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a27a:	4b12      	ldr	r3, [pc, #72]	; (800a2c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a27c:	681a      	ldr	r2, [r3, #0]
 800a27e:	4b0f      	ldr	r3, [pc, #60]	; (800a2bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	3304      	adds	r3, #4
 800a284:	4619      	mov	r1, r3
 800a286:	4610      	mov	r0, r2
 800a288:	f7fe f945 	bl	8008516 <vListInsert>
}
 800a28c:	e010      	b.n	800a2b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a28e:	4b0e      	ldr	r3, [pc, #56]	; (800a2c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a290:	681a      	ldr	r2, [r3, #0]
 800a292:	4b0a      	ldr	r3, [pc, #40]	; (800a2bc <prvAddCurrentTaskToDelayedList+0x94>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	3304      	adds	r3, #4
 800a298:	4619      	mov	r1, r3
 800a29a:	4610      	mov	r0, r2
 800a29c:	f7fe f93b 	bl	8008516 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a2a0:	4b0a      	ldr	r3, [pc, #40]	; (800a2cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	68ba      	ldr	r2, [r7, #8]
 800a2a6:	429a      	cmp	r2, r3
 800a2a8:	d202      	bcs.n	800a2b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a2aa:	4a08      	ldr	r2, [pc, #32]	; (800a2cc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	6013      	str	r3, [r2, #0]
}
 800a2b0:	bf00      	nop
 800a2b2:	3710      	adds	r7, #16
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}
 800a2b8:	20001c64 	.word	0x20001c64
 800a2bc:	2000178c 	.word	0x2000178c
 800a2c0:	20001c4c 	.word	0x20001c4c
 800a2c4:	20001c1c 	.word	0x20001c1c
 800a2c8:	20001c18 	.word	0x20001c18
 800a2cc:	20001c80 	.word	0x20001c80

0800a2d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b08a      	sub	sp, #40	; 0x28
 800a2d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a2da:	f000 fb07 	bl	800a8ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a2de:	4b1c      	ldr	r3, [pc, #112]	; (800a350 <xTimerCreateTimerTask+0x80>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d021      	beq.n	800a32a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a2ee:	1d3a      	adds	r2, r7, #4
 800a2f0:	f107 0108 	add.w	r1, r7, #8
 800a2f4:	f107 030c 	add.w	r3, r7, #12
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f7fe f8a1 	bl	8008440 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a2fe:	6879      	ldr	r1, [r7, #4]
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	68fa      	ldr	r2, [r7, #12]
 800a304:	9202      	str	r2, [sp, #8]
 800a306:	9301      	str	r3, [sp, #4]
 800a308:	2302      	movs	r3, #2
 800a30a:	9300      	str	r3, [sp, #0]
 800a30c:	2300      	movs	r3, #0
 800a30e:	460a      	mov	r2, r1
 800a310:	4910      	ldr	r1, [pc, #64]	; (800a354 <xTimerCreateTimerTask+0x84>)
 800a312:	4811      	ldr	r0, [pc, #68]	; (800a358 <xTimerCreateTimerTask+0x88>)
 800a314:	f7fe ff44 	bl	80091a0 <xTaskCreateStatic>
 800a318:	4603      	mov	r3, r0
 800a31a:	4a10      	ldr	r2, [pc, #64]	; (800a35c <xTimerCreateTimerTask+0x8c>)
 800a31c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a31e:	4b0f      	ldr	r3, [pc, #60]	; (800a35c <xTimerCreateTimerTask+0x8c>)
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d001      	beq.n	800a32a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a326:	2301      	movs	r3, #1
 800a328:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d10a      	bne.n	800a346 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a330:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a334:	f383 8811 	msr	BASEPRI, r3
 800a338:	f3bf 8f6f 	isb	sy
 800a33c:	f3bf 8f4f 	dsb	sy
 800a340:	613b      	str	r3, [r7, #16]
}
 800a342:	bf00      	nop
 800a344:	e7fe      	b.n	800a344 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a346:	697b      	ldr	r3, [r7, #20]
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3718      	adds	r7, #24
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}
 800a350:	20001cc4 	.word	0x20001cc4
 800a354:	08010e8c 	.word	0x08010e8c
 800a358:	0800a495 	.word	0x0800a495
 800a35c:	20001cc8 	.word	0x20001cc8

0800a360 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b08a      	sub	sp, #40	; 0x28
 800a364:	af00      	add	r7, sp, #0
 800a366:	60f8      	str	r0, [r7, #12]
 800a368:	60b9      	str	r1, [r7, #8]
 800a36a:	607a      	str	r2, [r7, #4]
 800a36c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a36e:	2300      	movs	r3, #0
 800a370:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d10a      	bne.n	800a38e <xTimerGenericCommand+0x2e>
	__asm volatile
 800a378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a37c:	f383 8811 	msr	BASEPRI, r3
 800a380:	f3bf 8f6f 	isb	sy
 800a384:	f3bf 8f4f 	dsb	sy
 800a388:	623b      	str	r3, [r7, #32]
}
 800a38a:	bf00      	nop
 800a38c:	e7fe      	b.n	800a38c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a38e:	4b1a      	ldr	r3, [pc, #104]	; (800a3f8 <xTimerGenericCommand+0x98>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d02a      	beq.n	800a3ec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	2b05      	cmp	r3, #5
 800a3a6:	dc18      	bgt.n	800a3da <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a3a8:	f7ff feb2 	bl	800a110 <xTaskGetSchedulerState>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	2b02      	cmp	r3, #2
 800a3b0:	d109      	bne.n	800a3c6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a3b2:	4b11      	ldr	r3, [pc, #68]	; (800a3f8 <xTimerGenericCommand+0x98>)
 800a3b4:	6818      	ldr	r0, [r3, #0]
 800a3b6:	f107 0110 	add.w	r1, r7, #16
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a3be:	f7fe fa4b 	bl	8008858 <xQueueGenericSend>
 800a3c2:	6278      	str	r0, [r7, #36]	; 0x24
 800a3c4:	e012      	b.n	800a3ec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a3c6:	4b0c      	ldr	r3, [pc, #48]	; (800a3f8 <xTimerGenericCommand+0x98>)
 800a3c8:	6818      	ldr	r0, [r3, #0]
 800a3ca:	f107 0110 	add.w	r1, r7, #16
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	f7fe fa41 	bl	8008858 <xQueueGenericSend>
 800a3d6:	6278      	str	r0, [r7, #36]	; 0x24
 800a3d8:	e008      	b.n	800a3ec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a3da:	4b07      	ldr	r3, [pc, #28]	; (800a3f8 <xTimerGenericCommand+0x98>)
 800a3dc:	6818      	ldr	r0, [r3, #0]
 800a3de:	f107 0110 	add.w	r1, r7, #16
 800a3e2:	2300      	movs	r3, #0
 800a3e4:	683a      	ldr	r2, [r7, #0]
 800a3e6:	f7fe fb35 	bl	8008a54 <xQueueGenericSendFromISR>
 800a3ea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a3ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3728      	adds	r7, #40	; 0x28
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	20001cc4 	.word	0x20001cc4

0800a3fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b088      	sub	sp, #32
 800a400:	af02      	add	r7, sp, #8
 800a402:	6078      	str	r0, [r7, #4]
 800a404:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a406:	4b22      	ldr	r3, [pc, #136]	; (800a490 <prvProcessExpiredTimer+0x94>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	68db      	ldr	r3, [r3, #12]
 800a40c:	68db      	ldr	r3, [r3, #12]
 800a40e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	3304      	adds	r3, #4
 800a414:	4618      	mov	r0, r3
 800a416:	f7fe f8b7 	bl	8008588 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a41a:	697b      	ldr	r3, [r7, #20]
 800a41c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a420:	f003 0304 	and.w	r3, r3, #4
 800a424:	2b00      	cmp	r3, #0
 800a426:	d022      	beq.n	800a46e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	699a      	ldr	r2, [r3, #24]
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	18d1      	adds	r1, r2, r3
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	683a      	ldr	r2, [r7, #0]
 800a434:	6978      	ldr	r0, [r7, #20]
 800a436:	f000 f8d1 	bl	800a5dc <prvInsertTimerInActiveList>
 800a43a:	4603      	mov	r3, r0
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d01f      	beq.n	800a480 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a440:	2300      	movs	r3, #0
 800a442:	9300      	str	r3, [sp, #0]
 800a444:	2300      	movs	r3, #0
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	2100      	movs	r1, #0
 800a44a:	6978      	ldr	r0, [r7, #20]
 800a44c:	f7ff ff88 	bl	800a360 <xTimerGenericCommand>
 800a450:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a452:	693b      	ldr	r3, [r7, #16]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d113      	bne.n	800a480 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a45c:	f383 8811 	msr	BASEPRI, r3
 800a460:	f3bf 8f6f 	isb	sy
 800a464:	f3bf 8f4f 	dsb	sy
 800a468:	60fb      	str	r3, [r7, #12]
}
 800a46a:	bf00      	nop
 800a46c:	e7fe      	b.n	800a46c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a46e:	697b      	ldr	r3, [r7, #20]
 800a470:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a474:	f023 0301 	bic.w	r3, r3, #1
 800a478:	b2da      	uxtb	r2, r3
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	6a1b      	ldr	r3, [r3, #32]
 800a484:	6978      	ldr	r0, [r7, #20]
 800a486:	4798      	blx	r3
}
 800a488:	bf00      	nop
 800a48a:	3718      	adds	r7, #24
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	20001cbc 	.word	0x20001cbc

0800a494 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b084      	sub	sp, #16
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a49c:	f107 0308 	add.w	r3, r7, #8
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	f000 f857 	bl	800a554 <prvGetNextExpireTime>
 800a4a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	4619      	mov	r1, r3
 800a4ac:	68f8      	ldr	r0, [r7, #12]
 800a4ae:	f000 f803 	bl	800a4b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a4b2:	f000 f8d5 	bl	800a660 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a4b6:	e7f1      	b.n	800a49c <prvTimerTask+0x8>

0800a4b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a4c2:	f7ff fa29 	bl	8009918 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a4c6:	f107 0308 	add.w	r3, r7, #8
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f000 f866 	bl	800a59c <prvSampleTimeNow>
 800a4d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d130      	bne.n	800a53a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d10a      	bne.n	800a4f4 <prvProcessTimerOrBlockTask+0x3c>
 800a4de:	687a      	ldr	r2, [r7, #4]
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d806      	bhi.n	800a4f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a4e6:	f7ff fa25 	bl	8009934 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a4ea:	68f9      	ldr	r1, [r7, #12]
 800a4ec:	6878      	ldr	r0, [r7, #4]
 800a4ee:	f7ff ff85 	bl	800a3fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a4f2:	e024      	b.n	800a53e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d008      	beq.n	800a50c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a4fa:	4b13      	ldr	r3, [pc, #76]	; (800a548 <prvProcessTimerOrBlockTask+0x90>)
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d101      	bne.n	800a508 <prvProcessTimerOrBlockTask+0x50>
 800a504:	2301      	movs	r3, #1
 800a506:	e000      	b.n	800a50a <prvProcessTimerOrBlockTask+0x52>
 800a508:	2300      	movs	r3, #0
 800a50a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a50c:	4b0f      	ldr	r3, [pc, #60]	; (800a54c <prvProcessTimerOrBlockTask+0x94>)
 800a50e:	6818      	ldr	r0, [r3, #0]
 800a510:	687a      	ldr	r2, [r7, #4]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	1ad3      	subs	r3, r2, r3
 800a516:	683a      	ldr	r2, [r7, #0]
 800a518:	4619      	mov	r1, r3
 800a51a:	f7fe fe0d 	bl	8009138 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a51e:	f7ff fa09 	bl	8009934 <xTaskResumeAll>
 800a522:	4603      	mov	r3, r0
 800a524:	2b00      	cmp	r3, #0
 800a526:	d10a      	bne.n	800a53e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a528:	4b09      	ldr	r3, [pc, #36]	; (800a550 <prvProcessTimerOrBlockTask+0x98>)
 800a52a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a52e:	601a      	str	r2, [r3, #0]
 800a530:	f3bf 8f4f 	dsb	sy
 800a534:	f3bf 8f6f 	isb	sy
}
 800a538:	e001      	b.n	800a53e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a53a:	f7ff f9fb 	bl	8009934 <xTaskResumeAll>
}
 800a53e:	bf00      	nop
 800a540:	3710      	adds	r7, #16
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}
 800a546:	bf00      	nop
 800a548:	20001cc0 	.word	0x20001cc0
 800a54c:	20001cc4 	.word	0x20001cc4
 800a550:	e000ed04 	.word	0xe000ed04

0800a554 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a554:	b480      	push	{r7}
 800a556:	b085      	sub	sp, #20
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a55c:	4b0e      	ldr	r3, [pc, #56]	; (800a598 <prvGetNextExpireTime+0x44>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d101      	bne.n	800a56a <prvGetNextExpireTime+0x16>
 800a566:	2201      	movs	r2, #1
 800a568:	e000      	b.n	800a56c <prvGetNextExpireTime+0x18>
 800a56a:	2200      	movs	r2, #0
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d105      	bne.n	800a584 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a578:	4b07      	ldr	r3, [pc, #28]	; (800a598 <prvGetNextExpireTime+0x44>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	68db      	ldr	r3, [r3, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	60fb      	str	r3, [r7, #12]
 800a582:	e001      	b.n	800a588 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a584:	2300      	movs	r3, #0
 800a586:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a588:	68fb      	ldr	r3, [r7, #12]
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	3714      	adds	r7, #20
 800a58e:	46bd      	mov	sp, r7
 800a590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a594:	4770      	bx	lr
 800a596:	bf00      	nop
 800a598:	20001cbc 	.word	0x20001cbc

0800a59c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a5a4:	f7ff fa64 	bl	8009a70 <xTaskGetTickCount>
 800a5a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a5aa:	4b0b      	ldr	r3, [pc, #44]	; (800a5d8 <prvSampleTimeNow+0x3c>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	68fa      	ldr	r2, [r7, #12]
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d205      	bcs.n	800a5c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a5b4:	f000 f936 	bl	800a824 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	601a      	str	r2, [r3, #0]
 800a5be:	e002      	b.n	800a5c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a5c6:	4a04      	ldr	r2, [pc, #16]	; (800a5d8 <prvSampleTimeNow+0x3c>)
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3710      	adds	r7, #16
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	20001ccc 	.word	0x20001ccc

0800a5dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b086      	sub	sp, #24
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	60f8      	str	r0, [r7, #12]
 800a5e4:	60b9      	str	r1, [r7, #8]
 800a5e6:	607a      	str	r2, [r7, #4]
 800a5e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	68ba      	ldr	r2, [r7, #8]
 800a5f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	68fa      	ldr	r2, [r7, #12]
 800a5f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a5fa:	68ba      	ldr	r2, [r7, #8]
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d812      	bhi.n	800a628 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a602:	687a      	ldr	r2, [r7, #4]
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	1ad2      	subs	r2, r2, r3
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	699b      	ldr	r3, [r3, #24]
 800a60c:	429a      	cmp	r2, r3
 800a60e:	d302      	bcc.n	800a616 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a610:	2301      	movs	r3, #1
 800a612:	617b      	str	r3, [r7, #20]
 800a614:	e01b      	b.n	800a64e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a616:	4b10      	ldr	r3, [pc, #64]	; (800a658 <prvInsertTimerInActiveList+0x7c>)
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	3304      	adds	r3, #4
 800a61e:	4619      	mov	r1, r3
 800a620:	4610      	mov	r0, r2
 800a622:	f7fd ff78 	bl	8008516 <vListInsert>
 800a626:	e012      	b.n	800a64e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d206      	bcs.n	800a63e <prvInsertTimerInActiveList+0x62>
 800a630:	68ba      	ldr	r2, [r7, #8]
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	429a      	cmp	r2, r3
 800a636:	d302      	bcc.n	800a63e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a638:	2301      	movs	r3, #1
 800a63a:	617b      	str	r3, [r7, #20]
 800a63c:	e007      	b.n	800a64e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a63e:	4b07      	ldr	r3, [pc, #28]	; (800a65c <prvInsertTimerInActiveList+0x80>)
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	3304      	adds	r3, #4
 800a646:	4619      	mov	r1, r3
 800a648:	4610      	mov	r0, r2
 800a64a:	f7fd ff64 	bl	8008516 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a64e:	697b      	ldr	r3, [r7, #20]
}
 800a650:	4618      	mov	r0, r3
 800a652:	3718      	adds	r7, #24
 800a654:	46bd      	mov	sp, r7
 800a656:	bd80      	pop	{r7, pc}
 800a658:	20001cc0 	.word	0x20001cc0
 800a65c:	20001cbc 	.word	0x20001cbc

0800a660 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b08e      	sub	sp, #56	; 0x38
 800a664:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a666:	e0ca      	b.n	800a7fe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	da18      	bge.n	800a6a0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a66e:	1d3b      	adds	r3, r7, #4
 800a670:	3304      	adds	r3, #4
 800a672:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a674:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a676:	2b00      	cmp	r3, #0
 800a678:	d10a      	bne.n	800a690 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a67a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a67e:	f383 8811 	msr	BASEPRI, r3
 800a682:	f3bf 8f6f 	isb	sy
 800a686:	f3bf 8f4f 	dsb	sy
 800a68a:	61fb      	str	r3, [r7, #28]
}
 800a68c:	bf00      	nop
 800a68e:	e7fe      	b.n	800a68e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a696:	6850      	ldr	r0, [r2, #4]
 800a698:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a69a:	6892      	ldr	r2, [r2, #8]
 800a69c:	4611      	mov	r1, r2
 800a69e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	f2c0 80ab 	blt.w	800a7fe <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a6ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6ae:	695b      	ldr	r3, [r3, #20]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d004      	beq.n	800a6be <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a6b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6b6:	3304      	adds	r3, #4
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f7fd ff65 	bl	8008588 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a6be:	463b      	mov	r3, r7
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f7ff ff6b 	bl	800a59c <prvSampleTimeNow>
 800a6c6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2b09      	cmp	r3, #9
 800a6cc:	f200 8096 	bhi.w	800a7fc <prvProcessReceivedCommands+0x19c>
 800a6d0:	a201      	add	r2, pc, #4	; (adr r2, 800a6d8 <prvProcessReceivedCommands+0x78>)
 800a6d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6d6:	bf00      	nop
 800a6d8:	0800a701 	.word	0x0800a701
 800a6dc:	0800a701 	.word	0x0800a701
 800a6e0:	0800a701 	.word	0x0800a701
 800a6e4:	0800a775 	.word	0x0800a775
 800a6e8:	0800a789 	.word	0x0800a789
 800a6ec:	0800a7d3 	.word	0x0800a7d3
 800a6f0:	0800a701 	.word	0x0800a701
 800a6f4:	0800a701 	.word	0x0800a701
 800a6f8:	0800a775 	.word	0x0800a775
 800a6fc:	0800a789 	.word	0x0800a789
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a702:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a706:	f043 0301 	orr.w	r3, r3, #1
 800a70a:	b2da      	uxtb	r2, r3
 800a70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a70e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a712:	68ba      	ldr	r2, [r7, #8]
 800a714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a716:	699b      	ldr	r3, [r3, #24]
 800a718:	18d1      	adds	r1, r2, r3
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a71e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a720:	f7ff ff5c 	bl	800a5dc <prvInsertTimerInActiveList>
 800a724:	4603      	mov	r3, r0
 800a726:	2b00      	cmp	r3, #0
 800a728:	d069      	beq.n	800a7fe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a72a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a72c:	6a1b      	ldr	r3, [r3, #32]
 800a72e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a730:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a732:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a734:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a738:	f003 0304 	and.w	r3, r3, #4
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d05e      	beq.n	800a7fe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a740:	68ba      	ldr	r2, [r7, #8]
 800a742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a744:	699b      	ldr	r3, [r3, #24]
 800a746:	441a      	add	r2, r3
 800a748:	2300      	movs	r3, #0
 800a74a:	9300      	str	r3, [sp, #0]
 800a74c:	2300      	movs	r3, #0
 800a74e:	2100      	movs	r1, #0
 800a750:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a752:	f7ff fe05 	bl	800a360 <xTimerGenericCommand>
 800a756:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a758:	6a3b      	ldr	r3, [r7, #32]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d14f      	bne.n	800a7fe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a75e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a762:	f383 8811 	msr	BASEPRI, r3
 800a766:	f3bf 8f6f 	isb	sy
 800a76a:	f3bf 8f4f 	dsb	sy
 800a76e:	61bb      	str	r3, [r7, #24]
}
 800a770:	bf00      	nop
 800a772:	e7fe      	b.n	800a772 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a776:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a77a:	f023 0301 	bic.w	r3, r3, #1
 800a77e:	b2da      	uxtb	r2, r3
 800a780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a782:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a786:	e03a      	b.n	800a7fe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a78a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a78e:	f043 0301 	orr.w	r3, r3, #1
 800a792:	b2da      	uxtb	r2, r3
 800a794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a796:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a79a:	68ba      	ldr	r2, [r7, #8]
 800a79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a79e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7a2:	699b      	ldr	r3, [r3, #24]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d10a      	bne.n	800a7be <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a7a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7ac:	f383 8811 	msr	BASEPRI, r3
 800a7b0:	f3bf 8f6f 	isb	sy
 800a7b4:	f3bf 8f4f 	dsb	sy
 800a7b8:	617b      	str	r3, [r7, #20]
}
 800a7ba:	bf00      	nop
 800a7bc:	e7fe      	b.n	800a7bc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a7be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7c0:	699a      	ldr	r2, [r3, #24]
 800a7c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c4:	18d1      	adds	r1, r2, r3
 800a7c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7cc:	f7ff ff06 	bl	800a5dc <prvInsertTimerInActiveList>
					break;
 800a7d0:	e015      	b.n	800a7fe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a7d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a7d8:	f003 0302 	and.w	r3, r3, #2
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d103      	bne.n	800a7e8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a7e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7e2:	f000 fbdd 	bl	800afa0 <vPortFree>
 800a7e6:	e00a      	b.n	800a7fe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a7e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a7ee:	f023 0301 	bic.w	r3, r3, #1
 800a7f2:	b2da      	uxtb	r2, r3
 800a7f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a7fa:	e000      	b.n	800a7fe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800a7fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a7fe:	4b08      	ldr	r3, [pc, #32]	; (800a820 <prvProcessReceivedCommands+0x1c0>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	1d39      	adds	r1, r7, #4
 800a804:	2200      	movs	r2, #0
 800a806:	4618      	mov	r0, r3
 800a808:	f7fe f9c0 	bl	8008b8c <xQueueReceive>
 800a80c:	4603      	mov	r3, r0
 800a80e:	2b00      	cmp	r3, #0
 800a810:	f47f af2a 	bne.w	800a668 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a814:	bf00      	nop
 800a816:	bf00      	nop
 800a818:	3730      	adds	r7, #48	; 0x30
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}
 800a81e:	bf00      	nop
 800a820:	20001cc4 	.word	0x20001cc4

0800a824 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b088      	sub	sp, #32
 800a828:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a82a:	e048      	b.n	800a8be <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a82c:	4b2d      	ldr	r3, [pc, #180]	; (800a8e4 <prvSwitchTimerLists+0xc0>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	68db      	ldr	r3, [r3, #12]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a836:	4b2b      	ldr	r3, [pc, #172]	; (800a8e4 <prvSwitchTimerLists+0xc0>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	68db      	ldr	r3, [r3, #12]
 800a83c:	68db      	ldr	r3, [r3, #12]
 800a83e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	3304      	adds	r3, #4
 800a844:	4618      	mov	r0, r3
 800a846:	f7fd fe9f 	bl	8008588 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	6a1b      	ldr	r3, [r3, #32]
 800a84e:	68f8      	ldr	r0, [r7, #12]
 800a850:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a858:	f003 0304 	and.w	r3, r3, #4
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d02e      	beq.n	800a8be <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	699b      	ldr	r3, [r3, #24]
 800a864:	693a      	ldr	r2, [r7, #16]
 800a866:	4413      	add	r3, r2
 800a868:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a86a:	68ba      	ldr	r2, [r7, #8]
 800a86c:	693b      	ldr	r3, [r7, #16]
 800a86e:	429a      	cmp	r2, r3
 800a870:	d90e      	bls.n	800a890 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	68ba      	ldr	r2, [r7, #8]
 800a876:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	68fa      	ldr	r2, [r7, #12]
 800a87c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a87e:	4b19      	ldr	r3, [pc, #100]	; (800a8e4 <prvSwitchTimerLists+0xc0>)
 800a880:	681a      	ldr	r2, [r3, #0]
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	3304      	adds	r3, #4
 800a886:	4619      	mov	r1, r3
 800a888:	4610      	mov	r0, r2
 800a88a:	f7fd fe44 	bl	8008516 <vListInsert>
 800a88e:	e016      	b.n	800a8be <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a890:	2300      	movs	r3, #0
 800a892:	9300      	str	r3, [sp, #0]
 800a894:	2300      	movs	r3, #0
 800a896:	693a      	ldr	r2, [r7, #16]
 800a898:	2100      	movs	r1, #0
 800a89a:	68f8      	ldr	r0, [r7, #12]
 800a89c:	f7ff fd60 	bl	800a360 <xTimerGenericCommand>
 800a8a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d10a      	bne.n	800a8be <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a8a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ac:	f383 8811 	msr	BASEPRI, r3
 800a8b0:	f3bf 8f6f 	isb	sy
 800a8b4:	f3bf 8f4f 	dsb	sy
 800a8b8:	603b      	str	r3, [r7, #0]
}
 800a8ba:	bf00      	nop
 800a8bc:	e7fe      	b.n	800a8bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a8be:	4b09      	ldr	r3, [pc, #36]	; (800a8e4 <prvSwitchTimerLists+0xc0>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d1b1      	bne.n	800a82c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a8c8:	4b06      	ldr	r3, [pc, #24]	; (800a8e4 <prvSwitchTimerLists+0xc0>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a8ce:	4b06      	ldr	r3, [pc, #24]	; (800a8e8 <prvSwitchTimerLists+0xc4>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	4a04      	ldr	r2, [pc, #16]	; (800a8e4 <prvSwitchTimerLists+0xc0>)
 800a8d4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a8d6:	4a04      	ldr	r2, [pc, #16]	; (800a8e8 <prvSwitchTimerLists+0xc4>)
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	6013      	str	r3, [r2, #0]
}
 800a8dc:	bf00      	nop
 800a8de:	3718      	adds	r7, #24
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}
 800a8e4:	20001cbc 	.word	0x20001cbc
 800a8e8:	20001cc0 	.word	0x20001cc0

0800a8ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b082      	sub	sp, #8
 800a8f0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a8f2:	f000 f967 	bl	800abc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a8f6:	4b15      	ldr	r3, [pc, #84]	; (800a94c <prvCheckForValidListAndQueue+0x60>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d120      	bne.n	800a940 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a8fe:	4814      	ldr	r0, [pc, #80]	; (800a950 <prvCheckForValidListAndQueue+0x64>)
 800a900:	f7fd fdb8 	bl	8008474 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a904:	4813      	ldr	r0, [pc, #76]	; (800a954 <prvCheckForValidListAndQueue+0x68>)
 800a906:	f7fd fdb5 	bl	8008474 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a90a:	4b13      	ldr	r3, [pc, #76]	; (800a958 <prvCheckForValidListAndQueue+0x6c>)
 800a90c:	4a10      	ldr	r2, [pc, #64]	; (800a950 <prvCheckForValidListAndQueue+0x64>)
 800a90e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a910:	4b12      	ldr	r3, [pc, #72]	; (800a95c <prvCheckForValidListAndQueue+0x70>)
 800a912:	4a10      	ldr	r2, [pc, #64]	; (800a954 <prvCheckForValidListAndQueue+0x68>)
 800a914:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a916:	2300      	movs	r3, #0
 800a918:	9300      	str	r3, [sp, #0]
 800a91a:	4b11      	ldr	r3, [pc, #68]	; (800a960 <prvCheckForValidListAndQueue+0x74>)
 800a91c:	4a11      	ldr	r2, [pc, #68]	; (800a964 <prvCheckForValidListAndQueue+0x78>)
 800a91e:	2110      	movs	r1, #16
 800a920:	200a      	movs	r0, #10
 800a922:	f7fd fec3 	bl	80086ac <xQueueGenericCreateStatic>
 800a926:	4603      	mov	r3, r0
 800a928:	4a08      	ldr	r2, [pc, #32]	; (800a94c <prvCheckForValidListAndQueue+0x60>)
 800a92a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a92c:	4b07      	ldr	r3, [pc, #28]	; (800a94c <prvCheckForValidListAndQueue+0x60>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d005      	beq.n	800a940 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a934:	4b05      	ldr	r3, [pc, #20]	; (800a94c <prvCheckForValidListAndQueue+0x60>)
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	490b      	ldr	r1, [pc, #44]	; (800a968 <prvCheckForValidListAndQueue+0x7c>)
 800a93a:	4618      	mov	r0, r3
 800a93c:	f7fe fbd2 	bl	80090e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a940:	f000 f970 	bl	800ac24 <vPortExitCritical>
}
 800a944:	bf00      	nop
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}
 800a94a:	bf00      	nop
 800a94c:	20001cc4 	.word	0x20001cc4
 800a950:	20001c94 	.word	0x20001c94
 800a954:	20001ca8 	.word	0x20001ca8
 800a958:	20001cbc 	.word	0x20001cbc
 800a95c:	20001cc0 	.word	0x20001cc0
 800a960:	20001d70 	.word	0x20001d70
 800a964:	20001cd0 	.word	0x20001cd0
 800a968:	08010e94 	.word	0x08010e94

0800a96c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a96c:	b480      	push	{r7}
 800a96e:	b085      	sub	sp, #20
 800a970:	af00      	add	r7, sp, #0
 800a972:	60f8      	str	r0, [r7, #12]
 800a974:	60b9      	str	r1, [r7, #8]
 800a976:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	3b04      	subs	r3, #4
 800a97c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a984:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	3b04      	subs	r3, #4
 800a98a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	f023 0201 	bic.w	r2, r3, #1
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	3b04      	subs	r3, #4
 800a99a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a99c:	4a0c      	ldr	r2, [pc, #48]	; (800a9d0 <pxPortInitialiseStack+0x64>)
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	3b14      	subs	r3, #20
 800a9a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	3b04      	subs	r3, #4
 800a9b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f06f 0202 	mvn.w	r2, #2
 800a9ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	3b20      	subs	r3, #32
 800a9c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3714      	adds	r7, #20
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr
 800a9d0:	0800a9d5 	.word	0x0800a9d5

0800a9d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b085      	sub	sp, #20
 800a9d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a9de:	4b12      	ldr	r3, [pc, #72]	; (800aa28 <prvTaskExitError+0x54>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9e6:	d00a      	beq.n	800a9fe <prvTaskExitError+0x2a>
	__asm volatile
 800a9e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ec:	f383 8811 	msr	BASEPRI, r3
 800a9f0:	f3bf 8f6f 	isb	sy
 800a9f4:	f3bf 8f4f 	dsb	sy
 800a9f8:	60fb      	str	r3, [r7, #12]
}
 800a9fa:	bf00      	nop
 800a9fc:	e7fe      	b.n	800a9fc <prvTaskExitError+0x28>
	__asm volatile
 800a9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa02:	f383 8811 	msr	BASEPRI, r3
 800aa06:	f3bf 8f6f 	isb	sy
 800aa0a:	f3bf 8f4f 	dsb	sy
 800aa0e:	60bb      	str	r3, [r7, #8]
}
 800aa10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aa12:	bf00      	nop
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d0fc      	beq.n	800aa14 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aa1a:	bf00      	nop
 800aa1c:	bf00      	nop
 800aa1e:	3714      	adds	r7, #20
 800aa20:	46bd      	mov	sp, r7
 800aa22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa26:	4770      	bx	lr
 800aa28:	200000c4 	.word	0x200000c4
 800aa2c:	00000000 	.word	0x00000000

0800aa30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aa30:	4b07      	ldr	r3, [pc, #28]	; (800aa50 <pxCurrentTCBConst2>)
 800aa32:	6819      	ldr	r1, [r3, #0]
 800aa34:	6808      	ldr	r0, [r1, #0]
 800aa36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa3a:	f380 8809 	msr	PSP, r0
 800aa3e:	f3bf 8f6f 	isb	sy
 800aa42:	f04f 0000 	mov.w	r0, #0
 800aa46:	f380 8811 	msr	BASEPRI, r0
 800aa4a:	4770      	bx	lr
 800aa4c:	f3af 8000 	nop.w

0800aa50 <pxCurrentTCBConst2>:
 800aa50:	2000178c 	.word	0x2000178c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aa54:	bf00      	nop
 800aa56:	bf00      	nop

0800aa58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aa58:	4808      	ldr	r0, [pc, #32]	; (800aa7c <prvPortStartFirstTask+0x24>)
 800aa5a:	6800      	ldr	r0, [r0, #0]
 800aa5c:	6800      	ldr	r0, [r0, #0]
 800aa5e:	f380 8808 	msr	MSP, r0
 800aa62:	f04f 0000 	mov.w	r0, #0
 800aa66:	f380 8814 	msr	CONTROL, r0
 800aa6a:	b662      	cpsie	i
 800aa6c:	b661      	cpsie	f
 800aa6e:	f3bf 8f4f 	dsb	sy
 800aa72:	f3bf 8f6f 	isb	sy
 800aa76:	df00      	svc	0
 800aa78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aa7a:	bf00      	nop
 800aa7c:	e000ed08 	.word	0xe000ed08

0800aa80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b086      	sub	sp, #24
 800aa84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aa86:	4b46      	ldr	r3, [pc, #280]	; (800aba0 <xPortStartScheduler+0x120>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	4a46      	ldr	r2, [pc, #280]	; (800aba4 <xPortStartScheduler+0x124>)
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d10a      	bne.n	800aaa6 <xPortStartScheduler+0x26>
	__asm volatile
 800aa90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa94:	f383 8811 	msr	BASEPRI, r3
 800aa98:	f3bf 8f6f 	isb	sy
 800aa9c:	f3bf 8f4f 	dsb	sy
 800aaa0:	613b      	str	r3, [r7, #16]
}
 800aaa2:	bf00      	nop
 800aaa4:	e7fe      	b.n	800aaa4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aaa6:	4b3e      	ldr	r3, [pc, #248]	; (800aba0 <xPortStartScheduler+0x120>)
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	4a3f      	ldr	r2, [pc, #252]	; (800aba8 <xPortStartScheduler+0x128>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d10a      	bne.n	800aac6 <xPortStartScheduler+0x46>
	__asm volatile
 800aab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab4:	f383 8811 	msr	BASEPRI, r3
 800aab8:	f3bf 8f6f 	isb	sy
 800aabc:	f3bf 8f4f 	dsb	sy
 800aac0:	60fb      	str	r3, [r7, #12]
}
 800aac2:	bf00      	nop
 800aac4:	e7fe      	b.n	800aac4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aac6:	4b39      	ldr	r3, [pc, #228]	; (800abac <xPortStartScheduler+0x12c>)
 800aac8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	b2db      	uxtb	r3, r3
 800aad0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aad2:	697b      	ldr	r3, [r7, #20]
 800aad4:	22ff      	movs	r2, #255	; 0xff
 800aad6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aad8:	697b      	ldr	r3, [r7, #20]
 800aada:	781b      	ldrb	r3, [r3, #0]
 800aadc:	b2db      	uxtb	r3, r3
 800aade:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aae0:	78fb      	ldrb	r3, [r7, #3]
 800aae2:	b2db      	uxtb	r3, r3
 800aae4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800aae8:	b2da      	uxtb	r2, r3
 800aaea:	4b31      	ldr	r3, [pc, #196]	; (800abb0 <xPortStartScheduler+0x130>)
 800aaec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aaee:	4b31      	ldr	r3, [pc, #196]	; (800abb4 <xPortStartScheduler+0x134>)
 800aaf0:	2207      	movs	r2, #7
 800aaf2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aaf4:	e009      	b.n	800ab0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800aaf6:	4b2f      	ldr	r3, [pc, #188]	; (800abb4 <xPortStartScheduler+0x134>)
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	3b01      	subs	r3, #1
 800aafc:	4a2d      	ldr	r2, [pc, #180]	; (800abb4 <xPortStartScheduler+0x134>)
 800aafe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ab00:	78fb      	ldrb	r3, [r7, #3]
 800ab02:	b2db      	uxtb	r3, r3
 800ab04:	005b      	lsls	r3, r3, #1
 800ab06:	b2db      	uxtb	r3, r3
 800ab08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ab0a:	78fb      	ldrb	r3, [r7, #3]
 800ab0c:	b2db      	uxtb	r3, r3
 800ab0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab12:	2b80      	cmp	r3, #128	; 0x80
 800ab14:	d0ef      	beq.n	800aaf6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ab16:	4b27      	ldr	r3, [pc, #156]	; (800abb4 <xPortStartScheduler+0x134>)
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f1c3 0307 	rsb	r3, r3, #7
 800ab1e:	2b04      	cmp	r3, #4
 800ab20:	d00a      	beq.n	800ab38 <xPortStartScheduler+0xb8>
	__asm volatile
 800ab22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab26:	f383 8811 	msr	BASEPRI, r3
 800ab2a:	f3bf 8f6f 	isb	sy
 800ab2e:	f3bf 8f4f 	dsb	sy
 800ab32:	60bb      	str	r3, [r7, #8]
}
 800ab34:	bf00      	nop
 800ab36:	e7fe      	b.n	800ab36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ab38:	4b1e      	ldr	r3, [pc, #120]	; (800abb4 <xPortStartScheduler+0x134>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	021b      	lsls	r3, r3, #8
 800ab3e:	4a1d      	ldr	r2, [pc, #116]	; (800abb4 <xPortStartScheduler+0x134>)
 800ab40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ab42:	4b1c      	ldr	r3, [pc, #112]	; (800abb4 <xPortStartScheduler+0x134>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ab4a:	4a1a      	ldr	r2, [pc, #104]	; (800abb4 <xPortStartScheduler+0x134>)
 800ab4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	b2da      	uxtb	r2, r3
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ab56:	4b18      	ldr	r3, [pc, #96]	; (800abb8 <xPortStartScheduler+0x138>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	4a17      	ldr	r2, [pc, #92]	; (800abb8 <xPortStartScheduler+0x138>)
 800ab5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ab60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ab62:	4b15      	ldr	r3, [pc, #84]	; (800abb8 <xPortStartScheduler+0x138>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	4a14      	ldr	r2, [pc, #80]	; (800abb8 <xPortStartScheduler+0x138>)
 800ab68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ab6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ab6e:	f000 f8dd 	bl	800ad2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ab72:	4b12      	ldr	r3, [pc, #72]	; (800abbc <xPortStartScheduler+0x13c>)
 800ab74:	2200      	movs	r2, #0
 800ab76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ab78:	f000 f8fc 	bl	800ad74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ab7c:	4b10      	ldr	r3, [pc, #64]	; (800abc0 <xPortStartScheduler+0x140>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	4a0f      	ldr	r2, [pc, #60]	; (800abc0 <xPortStartScheduler+0x140>)
 800ab82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ab86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ab88:	f7ff ff66 	bl	800aa58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ab8c:	f7ff f83a 	bl	8009c04 <vTaskSwitchContext>
	prvTaskExitError();
 800ab90:	f7ff ff20 	bl	800a9d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ab94:	2300      	movs	r3, #0
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3718      	adds	r7, #24
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}
 800ab9e:	bf00      	nop
 800aba0:	e000ed00 	.word	0xe000ed00
 800aba4:	410fc271 	.word	0x410fc271
 800aba8:	410fc270 	.word	0x410fc270
 800abac:	e000e400 	.word	0xe000e400
 800abb0:	20001dc0 	.word	0x20001dc0
 800abb4:	20001dc4 	.word	0x20001dc4
 800abb8:	e000ed20 	.word	0xe000ed20
 800abbc:	200000c4 	.word	0x200000c4
 800abc0:	e000ef34 	.word	0xe000ef34

0800abc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800abc4:	b480      	push	{r7}
 800abc6:	b083      	sub	sp, #12
 800abc8:	af00      	add	r7, sp, #0
	__asm volatile
 800abca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abce:	f383 8811 	msr	BASEPRI, r3
 800abd2:	f3bf 8f6f 	isb	sy
 800abd6:	f3bf 8f4f 	dsb	sy
 800abda:	607b      	str	r3, [r7, #4]
}
 800abdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800abde:	4b0f      	ldr	r3, [pc, #60]	; (800ac1c <vPortEnterCritical+0x58>)
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	3301      	adds	r3, #1
 800abe4:	4a0d      	ldr	r2, [pc, #52]	; (800ac1c <vPortEnterCritical+0x58>)
 800abe6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800abe8:	4b0c      	ldr	r3, [pc, #48]	; (800ac1c <vPortEnterCritical+0x58>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	2b01      	cmp	r3, #1
 800abee:	d10f      	bne.n	800ac10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800abf0:	4b0b      	ldr	r3, [pc, #44]	; (800ac20 <vPortEnterCritical+0x5c>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	b2db      	uxtb	r3, r3
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d00a      	beq.n	800ac10 <vPortEnterCritical+0x4c>
	__asm volatile
 800abfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abfe:	f383 8811 	msr	BASEPRI, r3
 800ac02:	f3bf 8f6f 	isb	sy
 800ac06:	f3bf 8f4f 	dsb	sy
 800ac0a:	603b      	str	r3, [r7, #0]
}
 800ac0c:	bf00      	nop
 800ac0e:	e7fe      	b.n	800ac0e <vPortEnterCritical+0x4a>
	}
}
 800ac10:	bf00      	nop
 800ac12:	370c      	adds	r7, #12
 800ac14:	46bd      	mov	sp, r7
 800ac16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1a:	4770      	bx	lr
 800ac1c:	200000c4 	.word	0x200000c4
 800ac20:	e000ed04 	.word	0xe000ed04

0800ac24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ac24:	b480      	push	{r7}
 800ac26:	b083      	sub	sp, #12
 800ac28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ac2a:	4b12      	ldr	r3, [pc, #72]	; (800ac74 <vPortExitCritical+0x50>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d10a      	bne.n	800ac48 <vPortExitCritical+0x24>
	__asm volatile
 800ac32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac36:	f383 8811 	msr	BASEPRI, r3
 800ac3a:	f3bf 8f6f 	isb	sy
 800ac3e:	f3bf 8f4f 	dsb	sy
 800ac42:	607b      	str	r3, [r7, #4]
}
 800ac44:	bf00      	nop
 800ac46:	e7fe      	b.n	800ac46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ac48:	4b0a      	ldr	r3, [pc, #40]	; (800ac74 <vPortExitCritical+0x50>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	3b01      	subs	r3, #1
 800ac4e:	4a09      	ldr	r2, [pc, #36]	; (800ac74 <vPortExitCritical+0x50>)
 800ac50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ac52:	4b08      	ldr	r3, [pc, #32]	; (800ac74 <vPortExitCritical+0x50>)
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d105      	bne.n	800ac66 <vPortExitCritical+0x42>
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	f383 8811 	msr	BASEPRI, r3
}
 800ac64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ac66:	bf00      	nop
 800ac68:	370c      	adds	r7, #12
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac70:	4770      	bx	lr
 800ac72:	bf00      	nop
 800ac74:	200000c4 	.word	0x200000c4
	...

0800ac80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ac80:	f3ef 8009 	mrs	r0, PSP
 800ac84:	f3bf 8f6f 	isb	sy
 800ac88:	4b15      	ldr	r3, [pc, #84]	; (800ace0 <pxCurrentTCBConst>)
 800ac8a:	681a      	ldr	r2, [r3, #0]
 800ac8c:	f01e 0f10 	tst.w	lr, #16
 800ac90:	bf08      	it	eq
 800ac92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ac96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac9a:	6010      	str	r0, [r2, #0]
 800ac9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aca0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800aca4:	f380 8811 	msr	BASEPRI, r0
 800aca8:	f3bf 8f4f 	dsb	sy
 800acac:	f3bf 8f6f 	isb	sy
 800acb0:	f7fe ffa8 	bl	8009c04 <vTaskSwitchContext>
 800acb4:	f04f 0000 	mov.w	r0, #0
 800acb8:	f380 8811 	msr	BASEPRI, r0
 800acbc:	bc09      	pop	{r0, r3}
 800acbe:	6819      	ldr	r1, [r3, #0]
 800acc0:	6808      	ldr	r0, [r1, #0]
 800acc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acc6:	f01e 0f10 	tst.w	lr, #16
 800acca:	bf08      	it	eq
 800accc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800acd0:	f380 8809 	msr	PSP, r0
 800acd4:	f3bf 8f6f 	isb	sy
 800acd8:	4770      	bx	lr
 800acda:	bf00      	nop
 800acdc:	f3af 8000 	nop.w

0800ace0 <pxCurrentTCBConst>:
 800ace0:	2000178c 	.word	0x2000178c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ace4:	bf00      	nop
 800ace6:	bf00      	nop

0800ace8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b082      	sub	sp, #8
 800acec:	af00      	add	r7, sp, #0
	__asm volatile
 800acee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf2:	f383 8811 	msr	BASEPRI, r3
 800acf6:	f3bf 8f6f 	isb	sy
 800acfa:	f3bf 8f4f 	dsb	sy
 800acfe:	607b      	str	r3, [r7, #4]
}
 800ad00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ad02:	f7fe fec5 	bl	8009a90 <xTaskIncrementTick>
 800ad06:	4603      	mov	r3, r0
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d003      	beq.n	800ad14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ad0c:	4b06      	ldr	r3, [pc, #24]	; (800ad28 <xPortSysTickHandler+0x40>)
 800ad0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ad12:	601a      	str	r2, [r3, #0]
 800ad14:	2300      	movs	r3, #0
 800ad16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	f383 8811 	msr	BASEPRI, r3
}
 800ad1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ad20:	bf00      	nop
 800ad22:	3708      	adds	r7, #8
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}
 800ad28:	e000ed04 	.word	0xe000ed04

0800ad2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ad30:	4b0b      	ldr	r3, [pc, #44]	; (800ad60 <vPortSetupTimerInterrupt+0x34>)
 800ad32:	2200      	movs	r2, #0
 800ad34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ad36:	4b0b      	ldr	r3, [pc, #44]	; (800ad64 <vPortSetupTimerInterrupt+0x38>)
 800ad38:	2200      	movs	r2, #0
 800ad3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ad3c:	4b0a      	ldr	r3, [pc, #40]	; (800ad68 <vPortSetupTimerInterrupt+0x3c>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	4a0a      	ldr	r2, [pc, #40]	; (800ad6c <vPortSetupTimerInterrupt+0x40>)
 800ad42:	fba2 2303 	umull	r2, r3, r2, r3
 800ad46:	099b      	lsrs	r3, r3, #6
 800ad48:	4a09      	ldr	r2, [pc, #36]	; (800ad70 <vPortSetupTimerInterrupt+0x44>)
 800ad4a:	3b01      	subs	r3, #1
 800ad4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ad4e:	4b04      	ldr	r3, [pc, #16]	; (800ad60 <vPortSetupTimerInterrupt+0x34>)
 800ad50:	2207      	movs	r2, #7
 800ad52:	601a      	str	r2, [r3, #0]
}
 800ad54:	bf00      	nop
 800ad56:	46bd      	mov	sp, r7
 800ad58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5c:	4770      	bx	lr
 800ad5e:	bf00      	nop
 800ad60:	e000e010 	.word	0xe000e010
 800ad64:	e000e018 	.word	0xe000e018
 800ad68:	200000b8 	.word	0x200000b8
 800ad6c:	10624dd3 	.word	0x10624dd3
 800ad70:	e000e014 	.word	0xe000e014

0800ad74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ad74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ad84 <vPortEnableVFP+0x10>
 800ad78:	6801      	ldr	r1, [r0, #0]
 800ad7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ad7e:	6001      	str	r1, [r0, #0]
 800ad80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ad82:	bf00      	nop
 800ad84:	e000ed88 	.word	0xe000ed88

0800ad88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ad88:	b480      	push	{r7}
 800ad8a:	b085      	sub	sp, #20
 800ad8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ad8e:	f3ef 8305 	mrs	r3, IPSR
 800ad92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	2b0f      	cmp	r3, #15
 800ad98:	d914      	bls.n	800adc4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ad9a:	4a17      	ldr	r2, [pc, #92]	; (800adf8 <vPortValidateInterruptPriority+0x70>)
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	4413      	add	r3, r2
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ada4:	4b15      	ldr	r3, [pc, #84]	; (800adfc <vPortValidateInterruptPriority+0x74>)
 800ada6:	781b      	ldrb	r3, [r3, #0]
 800ada8:	7afa      	ldrb	r2, [r7, #11]
 800adaa:	429a      	cmp	r2, r3
 800adac:	d20a      	bcs.n	800adc4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800adae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adb2:	f383 8811 	msr	BASEPRI, r3
 800adb6:	f3bf 8f6f 	isb	sy
 800adba:	f3bf 8f4f 	dsb	sy
 800adbe:	607b      	str	r3, [r7, #4]
}
 800adc0:	bf00      	nop
 800adc2:	e7fe      	b.n	800adc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800adc4:	4b0e      	ldr	r3, [pc, #56]	; (800ae00 <vPortValidateInterruptPriority+0x78>)
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800adcc:	4b0d      	ldr	r3, [pc, #52]	; (800ae04 <vPortValidateInterruptPriority+0x7c>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	429a      	cmp	r2, r3
 800add2:	d90a      	bls.n	800adea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800add4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800add8:	f383 8811 	msr	BASEPRI, r3
 800addc:	f3bf 8f6f 	isb	sy
 800ade0:	f3bf 8f4f 	dsb	sy
 800ade4:	603b      	str	r3, [r7, #0]
}
 800ade6:	bf00      	nop
 800ade8:	e7fe      	b.n	800ade8 <vPortValidateInterruptPriority+0x60>
	}
 800adea:	bf00      	nop
 800adec:	3714      	adds	r7, #20
 800adee:	46bd      	mov	sp, r7
 800adf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf4:	4770      	bx	lr
 800adf6:	bf00      	nop
 800adf8:	e000e3f0 	.word	0xe000e3f0
 800adfc:	20001dc0 	.word	0x20001dc0
 800ae00:	e000ed0c 	.word	0xe000ed0c
 800ae04:	20001dc4 	.word	0x20001dc4

0800ae08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b08a      	sub	sp, #40	; 0x28
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ae10:	2300      	movs	r3, #0
 800ae12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ae14:	f7fe fd80 	bl	8009918 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ae18:	4b5b      	ldr	r3, [pc, #364]	; (800af88 <pvPortMalloc+0x180>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d101      	bne.n	800ae24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ae20:	f000 f920 	bl	800b064 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ae24:	4b59      	ldr	r3, [pc, #356]	; (800af8c <pvPortMalloc+0x184>)
 800ae26:	681a      	ldr	r2, [r3, #0]
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	4013      	ands	r3, r2
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	f040 8093 	bne.w	800af58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d01d      	beq.n	800ae74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ae38:	2208      	movs	r2, #8
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f003 0307 	and.w	r3, r3, #7
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d014      	beq.n	800ae74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	f023 0307 	bic.w	r3, r3, #7
 800ae50:	3308      	adds	r3, #8
 800ae52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f003 0307 	and.w	r3, r3, #7
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d00a      	beq.n	800ae74 <pvPortMalloc+0x6c>
	__asm volatile
 800ae5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae62:	f383 8811 	msr	BASEPRI, r3
 800ae66:	f3bf 8f6f 	isb	sy
 800ae6a:	f3bf 8f4f 	dsb	sy
 800ae6e:	617b      	str	r3, [r7, #20]
}
 800ae70:	bf00      	nop
 800ae72:	e7fe      	b.n	800ae72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d06e      	beq.n	800af58 <pvPortMalloc+0x150>
 800ae7a:	4b45      	ldr	r3, [pc, #276]	; (800af90 <pvPortMalloc+0x188>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	687a      	ldr	r2, [r7, #4]
 800ae80:	429a      	cmp	r2, r3
 800ae82:	d869      	bhi.n	800af58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ae84:	4b43      	ldr	r3, [pc, #268]	; (800af94 <pvPortMalloc+0x18c>)
 800ae86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ae88:	4b42      	ldr	r3, [pc, #264]	; (800af94 <pvPortMalloc+0x18c>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae8e:	e004      	b.n	800ae9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800ae90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ae94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae9c:	685b      	ldr	r3, [r3, #4]
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d903      	bls.n	800aeac <pvPortMalloc+0xa4>
 800aea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d1f1      	bne.n	800ae90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aeac:	4b36      	ldr	r3, [pc, #216]	; (800af88 <pvPortMalloc+0x180>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d050      	beq.n	800af58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aeb6:	6a3b      	ldr	r3, [r7, #32]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	2208      	movs	r2, #8
 800aebc:	4413      	add	r3, r2
 800aebe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aec2:	681a      	ldr	r2, [r3, #0]
 800aec4:	6a3b      	ldr	r3, [r7, #32]
 800aec6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeca:	685a      	ldr	r2, [r3, #4]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	1ad2      	subs	r2, r2, r3
 800aed0:	2308      	movs	r3, #8
 800aed2:	005b      	lsls	r3, r3, #1
 800aed4:	429a      	cmp	r2, r3
 800aed6:	d91f      	bls.n	800af18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	4413      	add	r3, r2
 800aede:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aee0:	69bb      	ldr	r3, [r7, #24]
 800aee2:	f003 0307 	and.w	r3, r3, #7
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d00a      	beq.n	800af00 <pvPortMalloc+0xf8>
	__asm volatile
 800aeea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aeee:	f383 8811 	msr	BASEPRI, r3
 800aef2:	f3bf 8f6f 	isb	sy
 800aef6:	f3bf 8f4f 	dsb	sy
 800aefa:	613b      	str	r3, [r7, #16]
}
 800aefc:	bf00      	nop
 800aefe:	e7fe      	b.n	800aefe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800af00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af02:	685a      	ldr	r2, [r3, #4]
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	1ad2      	subs	r2, r2, r3
 800af08:	69bb      	ldr	r3, [r7, #24]
 800af0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800af0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af0e:	687a      	ldr	r2, [r7, #4]
 800af10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800af12:	69b8      	ldr	r0, [r7, #24]
 800af14:	f000 f908 	bl	800b128 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800af18:	4b1d      	ldr	r3, [pc, #116]	; (800af90 <pvPortMalloc+0x188>)
 800af1a:	681a      	ldr	r2, [r3, #0]
 800af1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af1e:	685b      	ldr	r3, [r3, #4]
 800af20:	1ad3      	subs	r3, r2, r3
 800af22:	4a1b      	ldr	r2, [pc, #108]	; (800af90 <pvPortMalloc+0x188>)
 800af24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800af26:	4b1a      	ldr	r3, [pc, #104]	; (800af90 <pvPortMalloc+0x188>)
 800af28:	681a      	ldr	r2, [r3, #0]
 800af2a:	4b1b      	ldr	r3, [pc, #108]	; (800af98 <pvPortMalloc+0x190>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	429a      	cmp	r2, r3
 800af30:	d203      	bcs.n	800af3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800af32:	4b17      	ldr	r3, [pc, #92]	; (800af90 <pvPortMalloc+0x188>)
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	4a18      	ldr	r2, [pc, #96]	; (800af98 <pvPortMalloc+0x190>)
 800af38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800af3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af3c:	685a      	ldr	r2, [r3, #4]
 800af3e:	4b13      	ldr	r3, [pc, #76]	; (800af8c <pvPortMalloc+0x184>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	431a      	orrs	r2, r3
 800af44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800af48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af4a:	2200      	movs	r2, #0
 800af4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800af4e:	4b13      	ldr	r3, [pc, #76]	; (800af9c <pvPortMalloc+0x194>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	3301      	adds	r3, #1
 800af54:	4a11      	ldr	r2, [pc, #68]	; (800af9c <pvPortMalloc+0x194>)
 800af56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800af58:	f7fe fcec 	bl	8009934 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800af5c:	69fb      	ldr	r3, [r7, #28]
 800af5e:	f003 0307 	and.w	r3, r3, #7
 800af62:	2b00      	cmp	r3, #0
 800af64:	d00a      	beq.n	800af7c <pvPortMalloc+0x174>
	__asm volatile
 800af66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af6a:	f383 8811 	msr	BASEPRI, r3
 800af6e:	f3bf 8f6f 	isb	sy
 800af72:	f3bf 8f4f 	dsb	sy
 800af76:	60fb      	str	r3, [r7, #12]
}
 800af78:	bf00      	nop
 800af7a:	e7fe      	b.n	800af7a <pvPortMalloc+0x172>
	return pvReturn;
 800af7c:	69fb      	ldr	r3, [r7, #28]
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3728      	adds	r7, #40	; 0x28
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
 800af86:	bf00      	nop
 800af88:	200059d0 	.word	0x200059d0
 800af8c:	200059e4 	.word	0x200059e4
 800af90:	200059d4 	.word	0x200059d4
 800af94:	200059c8 	.word	0x200059c8
 800af98:	200059d8 	.word	0x200059d8
 800af9c:	200059dc 	.word	0x200059dc

0800afa0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b086      	sub	sp, #24
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d04d      	beq.n	800b04e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800afb2:	2308      	movs	r3, #8
 800afb4:	425b      	negs	r3, r3
 800afb6:	697a      	ldr	r2, [r7, #20]
 800afb8:	4413      	add	r3, r2
 800afba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800afc0:	693b      	ldr	r3, [r7, #16]
 800afc2:	685a      	ldr	r2, [r3, #4]
 800afc4:	4b24      	ldr	r3, [pc, #144]	; (800b058 <vPortFree+0xb8>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4013      	ands	r3, r2
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d10a      	bne.n	800afe4 <vPortFree+0x44>
	__asm volatile
 800afce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd2:	f383 8811 	msr	BASEPRI, r3
 800afd6:	f3bf 8f6f 	isb	sy
 800afda:	f3bf 8f4f 	dsb	sy
 800afde:	60fb      	str	r3, [r7, #12]
}
 800afe0:	bf00      	nop
 800afe2:	e7fe      	b.n	800afe2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800afe4:	693b      	ldr	r3, [r7, #16]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d00a      	beq.n	800b002 <vPortFree+0x62>
	__asm volatile
 800afec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aff0:	f383 8811 	msr	BASEPRI, r3
 800aff4:	f3bf 8f6f 	isb	sy
 800aff8:	f3bf 8f4f 	dsb	sy
 800affc:	60bb      	str	r3, [r7, #8]
}
 800affe:	bf00      	nop
 800b000:	e7fe      	b.n	800b000 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	685a      	ldr	r2, [r3, #4]
 800b006:	4b14      	ldr	r3, [pc, #80]	; (800b058 <vPortFree+0xb8>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4013      	ands	r3, r2
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d01e      	beq.n	800b04e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b010:	693b      	ldr	r3, [r7, #16]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d11a      	bne.n	800b04e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	685a      	ldr	r2, [r3, #4]
 800b01c:	4b0e      	ldr	r3, [pc, #56]	; (800b058 <vPortFree+0xb8>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	43db      	mvns	r3, r3
 800b022:	401a      	ands	r2, r3
 800b024:	693b      	ldr	r3, [r7, #16]
 800b026:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b028:	f7fe fc76 	bl	8009918 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b02c:	693b      	ldr	r3, [r7, #16]
 800b02e:	685a      	ldr	r2, [r3, #4]
 800b030:	4b0a      	ldr	r3, [pc, #40]	; (800b05c <vPortFree+0xbc>)
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	4413      	add	r3, r2
 800b036:	4a09      	ldr	r2, [pc, #36]	; (800b05c <vPortFree+0xbc>)
 800b038:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b03a:	6938      	ldr	r0, [r7, #16]
 800b03c:	f000 f874 	bl	800b128 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b040:	4b07      	ldr	r3, [pc, #28]	; (800b060 <vPortFree+0xc0>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	3301      	adds	r3, #1
 800b046:	4a06      	ldr	r2, [pc, #24]	; (800b060 <vPortFree+0xc0>)
 800b048:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b04a:	f7fe fc73 	bl	8009934 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b04e:	bf00      	nop
 800b050:	3718      	adds	r7, #24
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}
 800b056:	bf00      	nop
 800b058:	200059e4 	.word	0x200059e4
 800b05c:	200059d4 	.word	0x200059d4
 800b060:	200059e0 	.word	0x200059e0

0800b064 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b064:	b480      	push	{r7}
 800b066:	b085      	sub	sp, #20
 800b068:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b06a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b06e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b070:	4b27      	ldr	r3, [pc, #156]	; (800b110 <prvHeapInit+0xac>)
 800b072:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	f003 0307 	and.w	r3, r3, #7
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00c      	beq.n	800b098 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	3307      	adds	r3, #7
 800b082:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	f023 0307 	bic.w	r3, r3, #7
 800b08a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b08c:	68ba      	ldr	r2, [r7, #8]
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	1ad3      	subs	r3, r2, r3
 800b092:	4a1f      	ldr	r2, [pc, #124]	; (800b110 <prvHeapInit+0xac>)
 800b094:	4413      	add	r3, r2
 800b096:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b09c:	4a1d      	ldr	r2, [pc, #116]	; (800b114 <prvHeapInit+0xb0>)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b0a2:	4b1c      	ldr	r3, [pc, #112]	; (800b114 <prvHeapInit+0xb0>)
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	68ba      	ldr	r2, [r7, #8]
 800b0ac:	4413      	add	r3, r2
 800b0ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b0b0:	2208      	movs	r2, #8
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	1a9b      	subs	r3, r3, r2
 800b0b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	f023 0307 	bic.w	r3, r3, #7
 800b0be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	4a15      	ldr	r2, [pc, #84]	; (800b118 <prvHeapInit+0xb4>)
 800b0c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b0c6:	4b14      	ldr	r3, [pc, #80]	; (800b118 <prvHeapInit+0xb4>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b0ce:	4b12      	ldr	r3, [pc, #72]	; (800b118 <prvHeapInit+0xb4>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	68fa      	ldr	r2, [r7, #12]
 800b0de:	1ad2      	subs	r2, r2, r3
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b0e4:	4b0c      	ldr	r3, [pc, #48]	; (800b118 <prvHeapInit+0xb4>)
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	4a0a      	ldr	r2, [pc, #40]	; (800b11c <prvHeapInit+0xb8>)
 800b0f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	685b      	ldr	r3, [r3, #4]
 800b0f8:	4a09      	ldr	r2, [pc, #36]	; (800b120 <prvHeapInit+0xbc>)
 800b0fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b0fc:	4b09      	ldr	r3, [pc, #36]	; (800b124 <prvHeapInit+0xc0>)
 800b0fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b102:	601a      	str	r2, [r3, #0]
}
 800b104:	bf00      	nop
 800b106:	3714      	adds	r7, #20
 800b108:	46bd      	mov	sp, r7
 800b10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10e:	4770      	bx	lr
 800b110:	20001dc8 	.word	0x20001dc8
 800b114:	200059c8 	.word	0x200059c8
 800b118:	200059d0 	.word	0x200059d0
 800b11c:	200059d8 	.word	0x200059d8
 800b120:	200059d4 	.word	0x200059d4
 800b124:	200059e4 	.word	0x200059e4

0800b128 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b128:	b480      	push	{r7}
 800b12a:	b085      	sub	sp, #20
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b130:	4b28      	ldr	r3, [pc, #160]	; (800b1d4 <prvInsertBlockIntoFreeList+0xac>)
 800b132:	60fb      	str	r3, [r7, #12]
 800b134:	e002      	b.n	800b13c <prvInsertBlockIntoFreeList+0x14>
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	60fb      	str	r3, [r7, #12]
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	687a      	ldr	r2, [r7, #4]
 800b142:	429a      	cmp	r2, r3
 800b144:	d8f7      	bhi.n	800b136 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	685b      	ldr	r3, [r3, #4]
 800b14e:	68ba      	ldr	r2, [r7, #8]
 800b150:	4413      	add	r3, r2
 800b152:	687a      	ldr	r2, [r7, #4]
 800b154:	429a      	cmp	r2, r3
 800b156:	d108      	bne.n	800b16a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	685a      	ldr	r2, [r3, #4]
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	685b      	ldr	r3, [r3, #4]
 800b160:	441a      	add	r2, r3
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	685b      	ldr	r3, [r3, #4]
 800b172:	68ba      	ldr	r2, [r7, #8]
 800b174:	441a      	add	r2, r3
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d118      	bne.n	800b1b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	681a      	ldr	r2, [r3, #0]
 800b182:	4b15      	ldr	r3, [pc, #84]	; (800b1d8 <prvInsertBlockIntoFreeList+0xb0>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	429a      	cmp	r2, r3
 800b188:	d00d      	beq.n	800b1a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	685a      	ldr	r2, [r3, #4]
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	685b      	ldr	r3, [r3, #4]
 800b194:	441a      	add	r2, r3
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	681a      	ldr	r2, [r3, #0]
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	601a      	str	r2, [r3, #0]
 800b1a4:	e008      	b.n	800b1b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b1a6:	4b0c      	ldr	r3, [pc, #48]	; (800b1d8 <prvInsertBlockIntoFreeList+0xb0>)
 800b1a8:	681a      	ldr	r2, [r3, #0]
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	601a      	str	r2, [r3, #0]
 800b1ae:	e003      	b.n	800b1b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	681a      	ldr	r2, [r3, #0]
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b1b8:	68fa      	ldr	r2, [r7, #12]
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d002      	beq.n	800b1c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	687a      	ldr	r2, [r7, #4]
 800b1c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b1c6:	bf00      	nop
 800b1c8:	3714      	adds	r7, #20
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	200059c8 	.word	0x200059c8
 800b1d8:	200059d0 	.word	0x200059d0

0800b1dc <__cvt>:
 800b1dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1e0:	ec55 4b10 	vmov	r4, r5, d0
 800b1e4:	2d00      	cmp	r5, #0
 800b1e6:	460e      	mov	r6, r1
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	462b      	mov	r3, r5
 800b1ec:	bfbb      	ittet	lt
 800b1ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b1f2:	461d      	movlt	r5, r3
 800b1f4:	2300      	movge	r3, #0
 800b1f6:	232d      	movlt	r3, #45	; 0x2d
 800b1f8:	700b      	strb	r3, [r1, #0]
 800b1fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1fc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b200:	4691      	mov	r9, r2
 800b202:	f023 0820 	bic.w	r8, r3, #32
 800b206:	bfbc      	itt	lt
 800b208:	4622      	movlt	r2, r4
 800b20a:	4614      	movlt	r4, r2
 800b20c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b210:	d005      	beq.n	800b21e <__cvt+0x42>
 800b212:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b216:	d100      	bne.n	800b21a <__cvt+0x3e>
 800b218:	3601      	adds	r6, #1
 800b21a:	2102      	movs	r1, #2
 800b21c:	e000      	b.n	800b220 <__cvt+0x44>
 800b21e:	2103      	movs	r1, #3
 800b220:	ab03      	add	r3, sp, #12
 800b222:	9301      	str	r3, [sp, #4]
 800b224:	ab02      	add	r3, sp, #8
 800b226:	9300      	str	r3, [sp, #0]
 800b228:	ec45 4b10 	vmov	d0, r4, r5
 800b22c:	4653      	mov	r3, sl
 800b22e:	4632      	mov	r2, r6
 800b230:	f001 f88e 	bl	800c350 <_dtoa_r>
 800b234:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b238:	4607      	mov	r7, r0
 800b23a:	d102      	bne.n	800b242 <__cvt+0x66>
 800b23c:	f019 0f01 	tst.w	r9, #1
 800b240:	d022      	beq.n	800b288 <__cvt+0xac>
 800b242:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b246:	eb07 0906 	add.w	r9, r7, r6
 800b24a:	d110      	bne.n	800b26e <__cvt+0x92>
 800b24c:	783b      	ldrb	r3, [r7, #0]
 800b24e:	2b30      	cmp	r3, #48	; 0x30
 800b250:	d10a      	bne.n	800b268 <__cvt+0x8c>
 800b252:	2200      	movs	r2, #0
 800b254:	2300      	movs	r3, #0
 800b256:	4620      	mov	r0, r4
 800b258:	4629      	mov	r1, r5
 800b25a:	f7f5 fc35 	bl	8000ac8 <__aeabi_dcmpeq>
 800b25e:	b918      	cbnz	r0, 800b268 <__cvt+0x8c>
 800b260:	f1c6 0601 	rsb	r6, r6, #1
 800b264:	f8ca 6000 	str.w	r6, [sl]
 800b268:	f8da 3000 	ldr.w	r3, [sl]
 800b26c:	4499      	add	r9, r3
 800b26e:	2200      	movs	r2, #0
 800b270:	2300      	movs	r3, #0
 800b272:	4620      	mov	r0, r4
 800b274:	4629      	mov	r1, r5
 800b276:	f7f5 fc27 	bl	8000ac8 <__aeabi_dcmpeq>
 800b27a:	b108      	cbz	r0, 800b280 <__cvt+0xa4>
 800b27c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b280:	2230      	movs	r2, #48	; 0x30
 800b282:	9b03      	ldr	r3, [sp, #12]
 800b284:	454b      	cmp	r3, r9
 800b286:	d307      	bcc.n	800b298 <__cvt+0xbc>
 800b288:	9b03      	ldr	r3, [sp, #12]
 800b28a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b28c:	1bdb      	subs	r3, r3, r7
 800b28e:	4638      	mov	r0, r7
 800b290:	6013      	str	r3, [r2, #0]
 800b292:	b004      	add	sp, #16
 800b294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b298:	1c59      	adds	r1, r3, #1
 800b29a:	9103      	str	r1, [sp, #12]
 800b29c:	701a      	strb	r2, [r3, #0]
 800b29e:	e7f0      	b.n	800b282 <__cvt+0xa6>

0800b2a0 <__exponent>:
 800b2a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	2900      	cmp	r1, #0
 800b2a6:	bfb8      	it	lt
 800b2a8:	4249      	neglt	r1, r1
 800b2aa:	f803 2b02 	strb.w	r2, [r3], #2
 800b2ae:	bfb4      	ite	lt
 800b2b0:	222d      	movlt	r2, #45	; 0x2d
 800b2b2:	222b      	movge	r2, #43	; 0x2b
 800b2b4:	2909      	cmp	r1, #9
 800b2b6:	7042      	strb	r2, [r0, #1]
 800b2b8:	dd2a      	ble.n	800b310 <__exponent+0x70>
 800b2ba:	f10d 0207 	add.w	r2, sp, #7
 800b2be:	4617      	mov	r7, r2
 800b2c0:	260a      	movs	r6, #10
 800b2c2:	4694      	mov	ip, r2
 800b2c4:	fb91 f5f6 	sdiv	r5, r1, r6
 800b2c8:	fb06 1415 	mls	r4, r6, r5, r1
 800b2cc:	3430      	adds	r4, #48	; 0x30
 800b2ce:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b2d2:	460c      	mov	r4, r1
 800b2d4:	2c63      	cmp	r4, #99	; 0x63
 800b2d6:	f102 32ff 	add.w	r2, r2, #4294967295
 800b2da:	4629      	mov	r1, r5
 800b2dc:	dcf1      	bgt.n	800b2c2 <__exponent+0x22>
 800b2de:	3130      	adds	r1, #48	; 0x30
 800b2e0:	f1ac 0402 	sub.w	r4, ip, #2
 800b2e4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b2e8:	1c41      	adds	r1, r0, #1
 800b2ea:	4622      	mov	r2, r4
 800b2ec:	42ba      	cmp	r2, r7
 800b2ee:	d30a      	bcc.n	800b306 <__exponent+0x66>
 800b2f0:	f10d 0209 	add.w	r2, sp, #9
 800b2f4:	eba2 020c 	sub.w	r2, r2, ip
 800b2f8:	42bc      	cmp	r4, r7
 800b2fa:	bf88      	it	hi
 800b2fc:	2200      	movhi	r2, #0
 800b2fe:	4413      	add	r3, r2
 800b300:	1a18      	subs	r0, r3, r0
 800b302:	b003      	add	sp, #12
 800b304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b306:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b30a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b30e:	e7ed      	b.n	800b2ec <__exponent+0x4c>
 800b310:	2330      	movs	r3, #48	; 0x30
 800b312:	3130      	adds	r1, #48	; 0x30
 800b314:	7083      	strb	r3, [r0, #2]
 800b316:	70c1      	strb	r1, [r0, #3]
 800b318:	1d03      	adds	r3, r0, #4
 800b31a:	e7f1      	b.n	800b300 <__exponent+0x60>

0800b31c <_printf_float>:
 800b31c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b320:	ed2d 8b02 	vpush	{d8}
 800b324:	b08d      	sub	sp, #52	; 0x34
 800b326:	460c      	mov	r4, r1
 800b328:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b32c:	4616      	mov	r6, r2
 800b32e:	461f      	mov	r7, r3
 800b330:	4605      	mov	r5, r0
 800b332:	f000 fef7 	bl	800c124 <_localeconv_r>
 800b336:	f8d0 a000 	ldr.w	sl, [r0]
 800b33a:	4650      	mov	r0, sl
 800b33c:	f7f4 ff98 	bl	8000270 <strlen>
 800b340:	2300      	movs	r3, #0
 800b342:	930a      	str	r3, [sp, #40]	; 0x28
 800b344:	6823      	ldr	r3, [r4, #0]
 800b346:	9305      	str	r3, [sp, #20]
 800b348:	f8d8 3000 	ldr.w	r3, [r8]
 800b34c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b350:	3307      	adds	r3, #7
 800b352:	f023 0307 	bic.w	r3, r3, #7
 800b356:	f103 0208 	add.w	r2, r3, #8
 800b35a:	f8c8 2000 	str.w	r2, [r8]
 800b35e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b362:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b366:	9307      	str	r3, [sp, #28]
 800b368:	f8cd 8018 	str.w	r8, [sp, #24]
 800b36c:	ee08 0a10 	vmov	s16, r0
 800b370:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b374:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b378:	4b9e      	ldr	r3, [pc, #632]	; (800b5f4 <_printf_float+0x2d8>)
 800b37a:	f04f 32ff 	mov.w	r2, #4294967295
 800b37e:	f7f5 fbd5 	bl	8000b2c <__aeabi_dcmpun>
 800b382:	bb88      	cbnz	r0, 800b3e8 <_printf_float+0xcc>
 800b384:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b388:	4b9a      	ldr	r3, [pc, #616]	; (800b5f4 <_printf_float+0x2d8>)
 800b38a:	f04f 32ff 	mov.w	r2, #4294967295
 800b38e:	f7f5 fbaf 	bl	8000af0 <__aeabi_dcmple>
 800b392:	bb48      	cbnz	r0, 800b3e8 <_printf_float+0xcc>
 800b394:	2200      	movs	r2, #0
 800b396:	2300      	movs	r3, #0
 800b398:	4640      	mov	r0, r8
 800b39a:	4649      	mov	r1, r9
 800b39c:	f7f5 fb9e 	bl	8000adc <__aeabi_dcmplt>
 800b3a0:	b110      	cbz	r0, 800b3a8 <_printf_float+0x8c>
 800b3a2:	232d      	movs	r3, #45	; 0x2d
 800b3a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3a8:	4a93      	ldr	r2, [pc, #588]	; (800b5f8 <_printf_float+0x2dc>)
 800b3aa:	4b94      	ldr	r3, [pc, #592]	; (800b5fc <_printf_float+0x2e0>)
 800b3ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b3b0:	bf94      	ite	ls
 800b3b2:	4690      	movls	r8, r2
 800b3b4:	4698      	movhi	r8, r3
 800b3b6:	2303      	movs	r3, #3
 800b3b8:	6123      	str	r3, [r4, #16]
 800b3ba:	9b05      	ldr	r3, [sp, #20]
 800b3bc:	f023 0304 	bic.w	r3, r3, #4
 800b3c0:	6023      	str	r3, [r4, #0]
 800b3c2:	f04f 0900 	mov.w	r9, #0
 800b3c6:	9700      	str	r7, [sp, #0]
 800b3c8:	4633      	mov	r3, r6
 800b3ca:	aa0b      	add	r2, sp, #44	; 0x2c
 800b3cc:	4621      	mov	r1, r4
 800b3ce:	4628      	mov	r0, r5
 800b3d0:	f000 f9da 	bl	800b788 <_printf_common>
 800b3d4:	3001      	adds	r0, #1
 800b3d6:	f040 8090 	bne.w	800b4fa <_printf_float+0x1de>
 800b3da:	f04f 30ff 	mov.w	r0, #4294967295
 800b3de:	b00d      	add	sp, #52	; 0x34
 800b3e0:	ecbd 8b02 	vpop	{d8}
 800b3e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3e8:	4642      	mov	r2, r8
 800b3ea:	464b      	mov	r3, r9
 800b3ec:	4640      	mov	r0, r8
 800b3ee:	4649      	mov	r1, r9
 800b3f0:	f7f5 fb9c 	bl	8000b2c <__aeabi_dcmpun>
 800b3f4:	b140      	cbz	r0, 800b408 <_printf_float+0xec>
 800b3f6:	464b      	mov	r3, r9
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	bfbc      	itt	lt
 800b3fc:	232d      	movlt	r3, #45	; 0x2d
 800b3fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b402:	4a7f      	ldr	r2, [pc, #508]	; (800b600 <_printf_float+0x2e4>)
 800b404:	4b7f      	ldr	r3, [pc, #508]	; (800b604 <_printf_float+0x2e8>)
 800b406:	e7d1      	b.n	800b3ac <_printf_float+0x90>
 800b408:	6863      	ldr	r3, [r4, #4]
 800b40a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b40e:	9206      	str	r2, [sp, #24]
 800b410:	1c5a      	adds	r2, r3, #1
 800b412:	d13f      	bne.n	800b494 <_printf_float+0x178>
 800b414:	2306      	movs	r3, #6
 800b416:	6063      	str	r3, [r4, #4]
 800b418:	9b05      	ldr	r3, [sp, #20]
 800b41a:	6861      	ldr	r1, [r4, #4]
 800b41c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b420:	2300      	movs	r3, #0
 800b422:	9303      	str	r3, [sp, #12]
 800b424:	ab0a      	add	r3, sp, #40	; 0x28
 800b426:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b42a:	ab09      	add	r3, sp, #36	; 0x24
 800b42c:	ec49 8b10 	vmov	d0, r8, r9
 800b430:	9300      	str	r3, [sp, #0]
 800b432:	6022      	str	r2, [r4, #0]
 800b434:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b438:	4628      	mov	r0, r5
 800b43a:	f7ff fecf 	bl	800b1dc <__cvt>
 800b43e:	9b06      	ldr	r3, [sp, #24]
 800b440:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b442:	2b47      	cmp	r3, #71	; 0x47
 800b444:	4680      	mov	r8, r0
 800b446:	d108      	bne.n	800b45a <_printf_float+0x13e>
 800b448:	1cc8      	adds	r0, r1, #3
 800b44a:	db02      	blt.n	800b452 <_printf_float+0x136>
 800b44c:	6863      	ldr	r3, [r4, #4]
 800b44e:	4299      	cmp	r1, r3
 800b450:	dd41      	ble.n	800b4d6 <_printf_float+0x1ba>
 800b452:	f1ab 0302 	sub.w	r3, fp, #2
 800b456:	fa5f fb83 	uxtb.w	fp, r3
 800b45a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b45e:	d820      	bhi.n	800b4a2 <_printf_float+0x186>
 800b460:	3901      	subs	r1, #1
 800b462:	465a      	mov	r2, fp
 800b464:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b468:	9109      	str	r1, [sp, #36]	; 0x24
 800b46a:	f7ff ff19 	bl	800b2a0 <__exponent>
 800b46e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b470:	1813      	adds	r3, r2, r0
 800b472:	2a01      	cmp	r2, #1
 800b474:	4681      	mov	r9, r0
 800b476:	6123      	str	r3, [r4, #16]
 800b478:	dc02      	bgt.n	800b480 <_printf_float+0x164>
 800b47a:	6822      	ldr	r2, [r4, #0]
 800b47c:	07d2      	lsls	r2, r2, #31
 800b47e:	d501      	bpl.n	800b484 <_printf_float+0x168>
 800b480:	3301      	adds	r3, #1
 800b482:	6123      	str	r3, [r4, #16]
 800b484:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d09c      	beq.n	800b3c6 <_printf_float+0xaa>
 800b48c:	232d      	movs	r3, #45	; 0x2d
 800b48e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b492:	e798      	b.n	800b3c6 <_printf_float+0xaa>
 800b494:	9a06      	ldr	r2, [sp, #24]
 800b496:	2a47      	cmp	r2, #71	; 0x47
 800b498:	d1be      	bne.n	800b418 <_printf_float+0xfc>
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d1bc      	bne.n	800b418 <_printf_float+0xfc>
 800b49e:	2301      	movs	r3, #1
 800b4a0:	e7b9      	b.n	800b416 <_printf_float+0xfa>
 800b4a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b4a6:	d118      	bne.n	800b4da <_printf_float+0x1be>
 800b4a8:	2900      	cmp	r1, #0
 800b4aa:	6863      	ldr	r3, [r4, #4]
 800b4ac:	dd0b      	ble.n	800b4c6 <_printf_float+0x1aa>
 800b4ae:	6121      	str	r1, [r4, #16]
 800b4b0:	b913      	cbnz	r3, 800b4b8 <_printf_float+0x19c>
 800b4b2:	6822      	ldr	r2, [r4, #0]
 800b4b4:	07d0      	lsls	r0, r2, #31
 800b4b6:	d502      	bpl.n	800b4be <_printf_float+0x1a2>
 800b4b8:	3301      	adds	r3, #1
 800b4ba:	440b      	add	r3, r1
 800b4bc:	6123      	str	r3, [r4, #16]
 800b4be:	65a1      	str	r1, [r4, #88]	; 0x58
 800b4c0:	f04f 0900 	mov.w	r9, #0
 800b4c4:	e7de      	b.n	800b484 <_printf_float+0x168>
 800b4c6:	b913      	cbnz	r3, 800b4ce <_printf_float+0x1b2>
 800b4c8:	6822      	ldr	r2, [r4, #0]
 800b4ca:	07d2      	lsls	r2, r2, #31
 800b4cc:	d501      	bpl.n	800b4d2 <_printf_float+0x1b6>
 800b4ce:	3302      	adds	r3, #2
 800b4d0:	e7f4      	b.n	800b4bc <_printf_float+0x1a0>
 800b4d2:	2301      	movs	r3, #1
 800b4d4:	e7f2      	b.n	800b4bc <_printf_float+0x1a0>
 800b4d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b4da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4dc:	4299      	cmp	r1, r3
 800b4de:	db05      	blt.n	800b4ec <_printf_float+0x1d0>
 800b4e0:	6823      	ldr	r3, [r4, #0]
 800b4e2:	6121      	str	r1, [r4, #16]
 800b4e4:	07d8      	lsls	r0, r3, #31
 800b4e6:	d5ea      	bpl.n	800b4be <_printf_float+0x1a2>
 800b4e8:	1c4b      	adds	r3, r1, #1
 800b4ea:	e7e7      	b.n	800b4bc <_printf_float+0x1a0>
 800b4ec:	2900      	cmp	r1, #0
 800b4ee:	bfd4      	ite	le
 800b4f0:	f1c1 0202 	rsble	r2, r1, #2
 800b4f4:	2201      	movgt	r2, #1
 800b4f6:	4413      	add	r3, r2
 800b4f8:	e7e0      	b.n	800b4bc <_printf_float+0x1a0>
 800b4fa:	6823      	ldr	r3, [r4, #0]
 800b4fc:	055a      	lsls	r2, r3, #21
 800b4fe:	d407      	bmi.n	800b510 <_printf_float+0x1f4>
 800b500:	6923      	ldr	r3, [r4, #16]
 800b502:	4642      	mov	r2, r8
 800b504:	4631      	mov	r1, r6
 800b506:	4628      	mov	r0, r5
 800b508:	47b8      	blx	r7
 800b50a:	3001      	adds	r0, #1
 800b50c:	d12c      	bne.n	800b568 <_printf_float+0x24c>
 800b50e:	e764      	b.n	800b3da <_printf_float+0xbe>
 800b510:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b514:	f240 80e0 	bls.w	800b6d8 <_printf_float+0x3bc>
 800b518:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b51c:	2200      	movs	r2, #0
 800b51e:	2300      	movs	r3, #0
 800b520:	f7f5 fad2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b524:	2800      	cmp	r0, #0
 800b526:	d034      	beq.n	800b592 <_printf_float+0x276>
 800b528:	4a37      	ldr	r2, [pc, #220]	; (800b608 <_printf_float+0x2ec>)
 800b52a:	2301      	movs	r3, #1
 800b52c:	4631      	mov	r1, r6
 800b52e:	4628      	mov	r0, r5
 800b530:	47b8      	blx	r7
 800b532:	3001      	adds	r0, #1
 800b534:	f43f af51 	beq.w	800b3da <_printf_float+0xbe>
 800b538:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b53c:	429a      	cmp	r2, r3
 800b53e:	db02      	blt.n	800b546 <_printf_float+0x22a>
 800b540:	6823      	ldr	r3, [r4, #0]
 800b542:	07d8      	lsls	r0, r3, #31
 800b544:	d510      	bpl.n	800b568 <_printf_float+0x24c>
 800b546:	ee18 3a10 	vmov	r3, s16
 800b54a:	4652      	mov	r2, sl
 800b54c:	4631      	mov	r1, r6
 800b54e:	4628      	mov	r0, r5
 800b550:	47b8      	blx	r7
 800b552:	3001      	adds	r0, #1
 800b554:	f43f af41 	beq.w	800b3da <_printf_float+0xbe>
 800b558:	f04f 0800 	mov.w	r8, #0
 800b55c:	f104 091a 	add.w	r9, r4, #26
 800b560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b562:	3b01      	subs	r3, #1
 800b564:	4543      	cmp	r3, r8
 800b566:	dc09      	bgt.n	800b57c <_printf_float+0x260>
 800b568:	6823      	ldr	r3, [r4, #0]
 800b56a:	079b      	lsls	r3, r3, #30
 800b56c:	f100 8107 	bmi.w	800b77e <_printf_float+0x462>
 800b570:	68e0      	ldr	r0, [r4, #12]
 800b572:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b574:	4298      	cmp	r0, r3
 800b576:	bfb8      	it	lt
 800b578:	4618      	movlt	r0, r3
 800b57a:	e730      	b.n	800b3de <_printf_float+0xc2>
 800b57c:	2301      	movs	r3, #1
 800b57e:	464a      	mov	r2, r9
 800b580:	4631      	mov	r1, r6
 800b582:	4628      	mov	r0, r5
 800b584:	47b8      	blx	r7
 800b586:	3001      	adds	r0, #1
 800b588:	f43f af27 	beq.w	800b3da <_printf_float+0xbe>
 800b58c:	f108 0801 	add.w	r8, r8, #1
 800b590:	e7e6      	b.n	800b560 <_printf_float+0x244>
 800b592:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b594:	2b00      	cmp	r3, #0
 800b596:	dc39      	bgt.n	800b60c <_printf_float+0x2f0>
 800b598:	4a1b      	ldr	r2, [pc, #108]	; (800b608 <_printf_float+0x2ec>)
 800b59a:	2301      	movs	r3, #1
 800b59c:	4631      	mov	r1, r6
 800b59e:	4628      	mov	r0, r5
 800b5a0:	47b8      	blx	r7
 800b5a2:	3001      	adds	r0, #1
 800b5a4:	f43f af19 	beq.w	800b3da <_printf_float+0xbe>
 800b5a8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b5ac:	4313      	orrs	r3, r2
 800b5ae:	d102      	bne.n	800b5b6 <_printf_float+0x29a>
 800b5b0:	6823      	ldr	r3, [r4, #0]
 800b5b2:	07d9      	lsls	r1, r3, #31
 800b5b4:	d5d8      	bpl.n	800b568 <_printf_float+0x24c>
 800b5b6:	ee18 3a10 	vmov	r3, s16
 800b5ba:	4652      	mov	r2, sl
 800b5bc:	4631      	mov	r1, r6
 800b5be:	4628      	mov	r0, r5
 800b5c0:	47b8      	blx	r7
 800b5c2:	3001      	adds	r0, #1
 800b5c4:	f43f af09 	beq.w	800b3da <_printf_float+0xbe>
 800b5c8:	f04f 0900 	mov.w	r9, #0
 800b5cc:	f104 0a1a 	add.w	sl, r4, #26
 800b5d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5d2:	425b      	negs	r3, r3
 800b5d4:	454b      	cmp	r3, r9
 800b5d6:	dc01      	bgt.n	800b5dc <_printf_float+0x2c0>
 800b5d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5da:	e792      	b.n	800b502 <_printf_float+0x1e6>
 800b5dc:	2301      	movs	r3, #1
 800b5de:	4652      	mov	r2, sl
 800b5e0:	4631      	mov	r1, r6
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	47b8      	blx	r7
 800b5e6:	3001      	adds	r0, #1
 800b5e8:	f43f aef7 	beq.w	800b3da <_printf_float+0xbe>
 800b5ec:	f109 0901 	add.w	r9, r9, #1
 800b5f0:	e7ee      	b.n	800b5d0 <_printf_float+0x2b4>
 800b5f2:	bf00      	nop
 800b5f4:	7fefffff 	.word	0x7fefffff
 800b5f8:	08011081 	.word	0x08011081
 800b5fc:	08011085 	.word	0x08011085
 800b600:	08011089 	.word	0x08011089
 800b604:	0801108d 	.word	0x0801108d
 800b608:	08011091 	.word	0x08011091
 800b60c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b60e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b610:	429a      	cmp	r2, r3
 800b612:	bfa8      	it	ge
 800b614:	461a      	movge	r2, r3
 800b616:	2a00      	cmp	r2, #0
 800b618:	4691      	mov	r9, r2
 800b61a:	dc37      	bgt.n	800b68c <_printf_float+0x370>
 800b61c:	f04f 0b00 	mov.w	fp, #0
 800b620:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b624:	f104 021a 	add.w	r2, r4, #26
 800b628:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b62a:	9305      	str	r3, [sp, #20]
 800b62c:	eba3 0309 	sub.w	r3, r3, r9
 800b630:	455b      	cmp	r3, fp
 800b632:	dc33      	bgt.n	800b69c <_printf_float+0x380>
 800b634:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b638:	429a      	cmp	r2, r3
 800b63a:	db3b      	blt.n	800b6b4 <_printf_float+0x398>
 800b63c:	6823      	ldr	r3, [r4, #0]
 800b63e:	07da      	lsls	r2, r3, #31
 800b640:	d438      	bmi.n	800b6b4 <_printf_float+0x398>
 800b642:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b646:	eba2 0903 	sub.w	r9, r2, r3
 800b64a:	9b05      	ldr	r3, [sp, #20]
 800b64c:	1ad2      	subs	r2, r2, r3
 800b64e:	4591      	cmp	r9, r2
 800b650:	bfa8      	it	ge
 800b652:	4691      	movge	r9, r2
 800b654:	f1b9 0f00 	cmp.w	r9, #0
 800b658:	dc35      	bgt.n	800b6c6 <_printf_float+0x3aa>
 800b65a:	f04f 0800 	mov.w	r8, #0
 800b65e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b662:	f104 0a1a 	add.w	sl, r4, #26
 800b666:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b66a:	1a9b      	subs	r3, r3, r2
 800b66c:	eba3 0309 	sub.w	r3, r3, r9
 800b670:	4543      	cmp	r3, r8
 800b672:	f77f af79 	ble.w	800b568 <_printf_float+0x24c>
 800b676:	2301      	movs	r3, #1
 800b678:	4652      	mov	r2, sl
 800b67a:	4631      	mov	r1, r6
 800b67c:	4628      	mov	r0, r5
 800b67e:	47b8      	blx	r7
 800b680:	3001      	adds	r0, #1
 800b682:	f43f aeaa 	beq.w	800b3da <_printf_float+0xbe>
 800b686:	f108 0801 	add.w	r8, r8, #1
 800b68a:	e7ec      	b.n	800b666 <_printf_float+0x34a>
 800b68c:	4613      	mov	r3, r2
 800b68e:	4631      	mov	r1, r6
 800b690:	4642      	mov	r2, r8
 800b692:	4628      	mov	r0, r5
 800b694:	47b8      	blx	r7
 800b696:	3001      	adds	r0, #1
 800b698:	d1c0      	bne.n	800b61c <_printf_float+0x300>
 800b69a:	e69e      	b.n	800b3da <_printf_float+0xbe>
 800b69c:	2301      	movs	r3, #1
 800b69e:	4631      	mov	r1, r6
 800b6a0:	4628      	mov	r0, r5
 800b6a2:	9205      	str	r2, [sp, #20]
 800b6a4:	47b8      	blx	r7
 800b6a6:	3001      	adds	r0, #1
 800b6a8:	f43f ae97 	beq.w	800b3da <_printf_float+0xbe>
 800b6ac:	9a05      	ldr	r2, [sp, #20]
 800b6ae:	f10b 0b01 	add.w	fp, fp, #1
 800b6b2:	e7b9      	b.n	800b628 <_printf_float+0x30c>
 800b6b4:	ee18 3a10 	vmov	r3, s16
 800b6b8:	4652      	mov	r2, sl
 800b6ba:	4631      	mov	r1, r6
 800b6bc:	4628      	mov	r0, r5
 800b6be:	47b8      	blx	r7
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	d1be      	bne.n	800b642 <_printf_float+0x326>
 800b6c4:	e689      	b.n	800b3da <_printf_float+0xbe>
 800b6c6:	9a05      	ldr	r2, [sp, #20]
 800b6c8:	464b      	mov	r3, r9
 800b6ca:	4442      	add	r2, r8
 800b6cc:	4631      	mov	r1, r6
 800b6ce:	4628      	mov	r0, r5
 800b6d0:	47b8      	blx	r7
 800b6d2:	3001      	adds	r0, #1
 800b6d4:	d1c1      	bne.n	800b65a <_printf_float+0x33e>
 800b6d6:	e680      	b.n	800b3da <_printf_float+0xbe>
 800b6d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b6da:	2a01      	cmp	r2, #1
 800b6dc:	dc01      	bgt.n	800b6e2 <_printf_float+0x3c6>
 800b6de:	07db      	lsls	r3, r3, #31
 800b6e0:	d53a      	bpl.n	800b758 <_printf_float+0x43c>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	4642      	mov	r2, r8
 800b6e6:	4631      	mov	r1, r6
 800b6e8:	4628      	mov	r0, r5
 800b6ea:	47b8      	blx	r7
 800b6ec:	3001      	adds	r0, #1
 800b6ee:	f43f ae74 	beq.w	800b3da <_printf_float+0xbe>
 800b6f2:	ee18 3a10 	vmov	r3, s16
 800b6f6:	4652      	mov	r2, sl
 800b6f8:	4631      	mov	r1, r6
 800b6fa:	4628      	mov	r0, r5
 800b6fc:	47b8      	blx	r7
 800b6fe:	3001      	adds	r0, #1
 800b700:	f43f ae6b 	beq.w	800b3da <_printf_float+0xbe>
 800b704:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b708:	2200      	movs	r2, #0
 800b70a:	2300      	movs	r3, #0
 800b70c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b710:	f7f5 f9da 	bl	8000ac8 <__aeabi_dcmpeq>
 800b714:	b9d8      	cbnz	r0, 800b74e <_printf_float+0x432>
 800b716:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b71a:	f108 0201 	add.w	r2, r8, #1
 800b71e:	4631      	mov	r1, r6
 800b720:	4628      	mov	r0, r5
 800b722:	47b8      	blx	r7
 800b724:	3001      	adds	r0, #1
 800b726:	d10e      	bne.n	800b746 <_printf_float+0x42a>
 800b728:	e657      	b.n	800b3da <_printf_float+0xbe>
 800b72a:	2301      	movs	r3, #1
 800b72c:	4652      	mov	r2, sl
 800b72e:	4631      	mov	r1, r6
 800b730:	4628      	mov	r0, r5
 800b732:	47b8      	blx	r7
 800b734:	3001      	adds	r0, #1
 800b736:	f43f ae50 	beq.w	800b3da <_printf_float+0xbe>
 800b73a:	f108 0801 	add.w	r8, r8, #1
 800b73e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b740:	3b01      	subs	r3, #1
 800b742:	4543      	cmp	r3, r8
 800b744:	dcf1      	bgt.n	800b72a <_printf_float+0x40e>
 800b746:	464b      	mov	r3, r9
 800b748:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b74c:	e6da      	b.n	800b504 <_printf_float+0x1e8>
 800b74e:	f04f 0800 	mov.w	r8, #0
 800b752:	f104 0a1a 	add.w	sl, r4, #26
 800b756:	e7f2      	b.n	800b73e <_printf_float+0x422>
 800b758:	2301      	movs	r3, #1
 800b75a:	4642      	mov	r2, r8
 800b75c:	e7df      	b.n	800b71e <_printf_float+0x402>
 800b75e:	2301      	movs	r3, #1
 800b760:	464a      	mov	r2, r9
 800b762:	4631      	mov	r1, r6
 800b764:	4628      	mov	r0, r5
 800b766:	47b8      	blx	r7
 800b768:	3001      	adds	r0, #1
 800b76a:	f43f ae36 	beq.w	800b3da <_printf_float+0xbe>
 800b76e:	f108 0801 	add.w	r8, r8, #1
 800b772:	68e3      	ldr	r3, [r4, #12]
 800b774:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b776:	1a5b      	subs	r3, r3, r1
 800b778:	4543      	cmp	r3, r8
 800b77a:	dcf0      	bgt.n	800b75e <_printf_float+0x442>
 800b77c:	e6f8      	b.n	800b570 <_printf_float+0x254>
 800b77e:	f04f 0800 	mov.w	r8, #0
 800b782:	f104 0919 	add.w	r9, r4, #25
 800b786:	e7f4      	b.n	800b772 <_printf_float+0x456>

0800b788 <_printf_common>:
 800b788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b78c:	4616      	mov	r6, r2
 800b78e:	4699      	mov	r9, r3
 800b790:	688a      	ldr	r2, [r1, #8]
 800b792:	690b      	ldr	r3, [r1, #16]
 800b794:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b798:	4293      	cmp	r3, r2
 800b79a:	bfb8      	it	lt
 800b79c:	4613      	movlt	r3, r2
 800b79e:	6033      	str	r3, [r6, #0]
 800b7a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b7a4:	4607      	mov	r7, r0
 800b7a6:	460c      	mov	r4, r1
 800b7a8:	b10a      	cbz	r2, 800b7ae <_printf_common+0x26>
 800b7aa:	3301      	adds	r3, #1
 800b7ac:	6033      	str	r3, [r6, #0]
 800b7ae:	6823      	ldr	r3, [r4, #0]
 800b7b0:	0699      	lsls	r1, r3, #26
 800b7b2:	bf42      	ittt	mi
 800b7b4:	6833      	ldrmi	r3, [r6, #0]
 800b7b6:	3302      	addmi	r3, #2
 800b7b8:	6033      	strmi	r3, [r6, #0]
 800b7ba:	6825      	ldr	r5, [r4, #0]
 800b7bc:	f015 0506 	ands.w	r5, r5, #6
 800b7c0:	d106      	bne.n	800b7d0 <_printf_common+0x48>
 800b7c2:	f104 0a19 	add.w	sl, r4, #25
 800b7c6:	68e3      	ldr	r3, [r4, #12]
 800b7c8:	6832      	ldr	r2, [r6, #0]
 800b7ca:	1a9b      	subs	r3, r3, r2
 800b7cc:	42ab      	cmp	r3, r5
 800b7ce:	dc26      	bgt.n	800b81e <_printf_common+0x96>
 800b7d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b7d4:	1e13      	subs	r3, r2, #0
 800b7d6:	6822      	ldr	r2, [r4, #0]
 800b7d8:	bf18      	it	ne
 800b7da:	2301      	movne	r3, #1
 800b7dc:	0692      	lsls	r2, r2, #26
 800b7de:	d42b      	bmi.n	800b838 <_printf_common+0xb0>
 800b7e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b7e4:	4649      	mov	r1, r9
 800b7e6:	4638      	mov	r0, r7
 800b7e8:	47c0      	blx	r8
 800b7ea:	3001      	adds	r0, #1
 800b7ec:	d01e      	beq.n	800b82c <_printf_common+0xa4>
 800b7ee:	6823      	ldr	r3, [r4, #0]
 800b7f0:	6922      	ldr	r2, [r4, #16]
 800b7f2:	f003 0306 	and.w	r3, r3, #6
 800b7f6:	2b04      	cmp	r3, #4
 800b7f8:	bf02      	ittt	eq
 800b7fa:	68e5      	ldreq	r5, [r4, #12]
 800b7fc:	6833      	ldreq	r3, [r6, #0]
 800b7fe:	1aed      	subeq	r5, r5, r3
 800b800:	68a3      	ldr	r3, [r4, #8]
 800b802:	bf0c      	ite	eq
 800b804:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b808:	2500      	movne	r5, #0
 800b80a:	4293      	cmp	r3, r2
 800b80c:	bfc4      	itt	gt
 800b80e:	1a9b      	subgt	r3, r3, r2
 800b810:	18ed      	addgt	r5, r5, r3
 800b812:	2600      	movs	r6, #0
 800b814:	341a      	adds	r4, #26
 800b816:	42b5      	cmp	r5, r6
 800b818:	d11a      	bne.n	800b850 <_printf_common+0xc8>
 800b81a:	2000      	movs	r0, #0
 800b81c:	e008      	b.n	800b830 <_printf_common+0xa8>
 800b81e:	2301      	movs	r3, #1
 800b820:	4652      	mov	r2, sl
 800b822:	4649      	mov	r1, r9
 800b824:	4638      	mov	r0, r7
 800b826:	47c0      	blx	r8
 800b828:	3001      	adds	r0, #1
 800b82a:	d103      	bne.n	800b834 <_printf_common+0xac>
 800b82c:	f04f 30ff 	mov.w	r0, #4294967295
 800b830:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b834:	3501      	adds	r5, #1
 800b836:	e7c6      	b.n	800b7c6 <_printf_common+0x3e>
 800b838:	18e1      	adds	r1, r4, r3
 800b83a:	1c5a      	adds	r2, r3, #1
 800b83c:	2030      	movs	r0, #48	; 0x30
 800b83e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b842:	4422      	add	r2, r4
 800b844:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b848:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b84c:	3302      	adds	r3, #2
 800b84e:	e7c7      	b.n	800b7e0 <_printf_common+0x58>
 800b850:	2301      	movs	r3, #1
 800b852:	4622      	mov	r2, r4
 800b854:	4649      	mov	r1, r9
 800b856:	4638      	mov	r0, r7
 800b858:	47c0      	blx	r8
 800b85a:	3001      	adds	r0, #1
 800b85c:	d0e6      	beq.n	800b82c <_printf_common+0xa4>
 800b85e:	3601      	adds	r6, #1
 800b860:	e7d9      	b.n	800b816 <_printf_common+0x8e>
	...

0800b864 <_printf_i>:
 800b864:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b868:	7e0f      	ldrb	r7, [r1, #24]
 800b86a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b86c:	2f78      	cmp	r7, #120	; 0x78
 800b86e:	4691      	mov	r9, r2
 800b870:	4680      	mov	r8, r0
 800b872:	460c      	mov	r4, r1
 800b874:	469a      	mov	sl, r3
 800b876:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b87a:	d807      	bhi.n	800b88c <_printf_i+0x28>
 800b87c:	2f62      	cmp	r7, #98	; 0x62
 800b87e:	d80a      	bhi.n	800b896 <_printf_i+0x32>
 800b880:	2f00      	cmp	r7, #0
 800b882:	f000 80d4 	beq.w	800ba2e <_printf_i+0x1ca>
 800b886:	2f58      	cmp	r7, #88	; 0x58
 800b888:	f000 80c0 	beq.w	800ba0c <_printf_i+0x1a8>
 800b88c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b890:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b894:	e03a      	b.n	800b90c <_printf_i+0xa8>
 800b896:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b89a:	2b15      	cmp	r3, #21
 800b89c:	d8f6      	bhi.n	800b88c <_printf_i+0x28>
 800b89e:	a101      	add	r1, pc, #4	; (adr r1, 800b8a4 <_printf_i+0x40>)
 800b8a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b8a4:	0800b8fd 	.word	0x0800b8fd
 800b8a8:	0800b911 	.word	0x0800b911
 800b8ac:	0800b88d 	.word	0x0800b88d
 800b8b0:	0800b88d 	.word	0x0800b88d
 800b8b4:	0800b88d 	.word	0x0800b88d
 800b8b8:	0800b88d 	.word	0x0800b88d
 800b8bc:	0800b911 	.word	0x0800b911
 800b8c0:	0800b88d 	.word	0x0800b88d
 800b8c4:	0800b88d 	.word	0x0800b88d
 800b8c8:	0800b88d 	.word	0x0800b88d
 800b8cc:	0800b88d 	.word	0x0800b88d
 800b8d0:	0800ba15 	.word	0x0800ba15
 800b8d4:	0800b93d 	.word	0x0800b93d
 800b8d8:	0800b9cf 	.word	0x0800b9cf
 800b8dc:	0800b88d 	.word	0x0800b88d
 800b8e0:	0800b88d 	.word	0x0800b88d
 800b8e4:	0800ba37 	.word	0x0800ba37
 800b8e8:	0800b88d 	.word	0x0800b88d
 800b8ec:	0800b93d 	.word	0x0800b93d
 800b8f0:	0800b88d 	.word	0x0800b88d
 800b8f4:	0800b88d 	.word	0x0800b88d
 800b8f8:	0800b9d7 	.word	0x0800b9d7
 800b8fc:	682b      	ldr	r3, [r5, #0]
 800b8fe:	1d1a      	adds	r2, r3, #4
 800b900:	681b      	ldr	r3, [r3, #0]
 800b902:	602a      	str	r2, [r5, #0]
 800b904:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b908:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b90c:	2301      	movs	r3, #1
 800b90e:	e09f      	b.n	800ba50 <_printf_i+0x1ec>
 800b910:	6820      	ldr	r0, [r4, #0]
 800b912:	682b      	ldr	r3, [r5, #0]
 800b914:	0607      	lsls	r7, r0, #24
 800b916:	f103 0104 	add.w	r1, r3, #4
 800b91a:	6029      	str	r1, [r5, #0]
 800b91c:	d501      	bpl.n	800b922 <_printf_i+0xbe>
 800b91e:	681e      	ldr	r6, [r3, #0]
 800b920:	e003      	b.n	800b92a <_printf_i+0xc6>
 800b922:	0646      	lsls	r6, r0, #25
 800b924:	d5fb      	bpl.n	800b91e <_printf_i+0xba>
 800b926:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b92a:	2e00      	cmp	r6, #0
 800b92c:	da03      	bge.n	800b936 <_printf_i+0xd2>
 800b92e:	232d      	movs	r3, #45	; 0x2d
 800b930:	4276      	negs	r6, r6
 800b932:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b936:	485a      	ldr	r0, [pc, #360]	; (800baa0 <_printf_i+0x23c>)
 800b938:	230a      	movs	r3, #10
 800b93a:	e012      	b.n	800b962 <_printf_i+0xfe>
 800b93c:	682b      	ldr	r3, [r5, #0]
 800b93e:	6820      	ldr	r0, [r4, #0]
 800b940:	1d19      	adds	r1, r3, #4
 800b942:	6029      	str	r1, [r5, #0]
 800b944:	0605      	lsls	r5, r0, #24
 800b946:	d501      	bpl.n	800b94c <_printf_i+0xe8>
 800b948:	681e      	ldr	r6, [r3, #0]
 800b94a:	e002      	b.n	800b952 <_printf_i+0xee>
 800b94c:	0641      	lsls	r1, r0, #25
 800b94e:	d5fb      	bpl.n	800b948 <_printf_i+0xe4>
 800b950:	881e      	ldrh	r6, [r3, #0]
 800b952:	4853      	ldr	r0, [pc, #332]	; (800baa0 <_printf_i+0x23c>)
 800b954:	2f6f      	cmp	r7, #111	; 0x6f
 800b956:	bf0c      	ite	eq
 800b958:	2308      	moveq	r3, #8
 800b95a:	230a      	movne	r3, #10
 800b95c:	2100      	movs	r1, #0
 800b95e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b962:	6865      	ldr	r5, [r4, #4]
 800b964:	60a5      	str	r5, [r4, #8]
 800b966:	2d00      	cmp	r5, #0
 800b968:	bfa2      	ittt	ge
 800b96a:	6821      	ldrge	r1, [r4, #0]
 800b96c:	f021 0104 	bicge.w	r1, r1, #4
 800b970:	6021      	strge	r1, [r4, #0]
 800b972:	b90e      	cbnz	r6, 800b978 <_printf_i+0x114>
 800b974:	2d00      	cmp	r5, #0
 800b976:	d04b      	beq.n	800ba10 <_printf_i+0x1ac>
 800b978:	4615      	mov	r5, r2
 800b97a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b97e:	fb03 6711 	mls	r7, r3, r1, r6
 800b982:	5dc7      	ldrb	r7, [r0, r7]
 800b984:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b988:	4637      	mov	r7, r6
 800b98a:	42bb      	cmp	r3, r7
 800b98c:	460e      	mov	r6, r1
 800b98e:	d9f4      	bls.n	800b97a <_printf_i+0x116>
 800b990:	2b08      	cmp	r3, #8
 800b992:	d10b      	bne.n	800b9ac <_printf_i+0x148>
 800b994:	6823      	ldr	r3, [r4, #0]
 800b996:	07de      	lsls	r6, r3, #31
 800b998:	d508      	bpl.n	800b9ac <_printf_i+0x148>
 800b99a:	6923      	ldr	r3, [r4, #16]
 800b99c:	6861      	ldr	r1, [r4, #4]
 800b99e:	4299      	cmp	r1, r3
 800b9a0:	bfde      	ittt	le
 800b9a2:	2330      	movle	r3, #48	; 0x30
 800b9a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b9a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b9ac:	1b52      	subs	r2, r2, r5
 800b9ae:	6122      	str	r2, [r4, #16]
 800b9b0:	f8cd a000 	str.w	sl, [sp]
 800b9b4:	464b      	mov	r3, r9
 800b9b6:	aa03      	add	r2, sp, #12
 800b9b8:	4621      	mov	r1, r4
 800b9ba:	4640      	mov	r0, r8
 800b9bc:	f7ff fee4 	bl	800b788 <_printf_common>
 800b9c0:	3001      	adds	r0, #1
 800b9c2:	d14a      	bne.n	800ba5a <_printf_i+0x1f6>
 800b9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b9c8:	b004      	add	sp, #16
 800b9ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9ce:	6823      	ldr	r3, [r4, #0]
 800b9d0:	f043 0320 	orr.w	r3, r3, #32
 800b9d4:	6023      	str	r3, [r4, #0]
 800b9d6:	4833      	ldr	r0, [pc, #204]	; (800baa4 <_printf_i+0x240>)
 800b9d8:	2778      	movs	r7, #120	; 0x78
 800b9da:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b9de:	6823      	ldr	r3, [r4, #0]
 800b9e0:	6829      	ldr	r1, [r5, #0]
 800b9e2:	061f      	lsls	r7, r3, #24
 800b9e4:	f851 6b04 	ldr.w	r6, [r1], #4
 800b9e8:	d402      	bmi.n	800b9f0 <_printf_i+0x18c>
 800b9ea:	065f      	lsls	r7, r3, #25
 800b9ec:	bf48      	it	mi
 800b9ee:	b2b6      	uxthmi	r6, r6
 800b9f0:	07df      	lsls	r7, r3, #31
 800b9f2:	bf48      	it	mi
 800b9f4:	f043 0320 	orrmi.w	r3, r3, #32
 800b9f8:	6029      	str	r1, [r5, #0]
 800b9fa:	bf48      	it	mi
 800b9fc:	6023      	strmi	r3, [r4, #0]
 800b9fe:	b91e      	cbnz	r6, 800ba08 <_printf_i+0x1a4>
 800ba00:	6823      	ldr	r3, [r4, #0]
 800ba02:	f023 0320 	bic.w	r3, r3, #32
 800ba06:	6023      	str	r3, [r4, #0]
 800ba08:	2310      	movs	r3, #16
 800ba0a:	e7a7      	b.n	800b95c <_printf_i+0xf8>
 800ba0c:	4824      	ldr	r0, [pc, #144]	; (800baa0 <_printf_i+0x23c>)
 800ba0e:	e7e4      	b.n	800b9da <_printf_i+0x176>
 800ba10:	4615      	mov	r5, r2
 800ba12:	e7bd      	b.n	800b990 <_printf_i+0x12c>
 800ba14:	682b      	ldr	r3, [r5, #0]
 800ba16:	6826      	ldr	r6, [r4, #0]
 800ba18:	6961      	ldr	r1, [r4, #20]
 800ba1a:	1d18      	adds	r0, r3, #4
 800ba1c:	6028      	str	r0, [r5, #0]
 800ba1e:	0635      	lsls	r5, r6, #24
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	d501      	bpl.n	800ba28 <_printf_i+0x1c4>
 800ba24:	6019      	str	r1, [r3, #0]
 800ba26:	e002      	b.n	800ba2e <_printf_i+0x1ca>
 800ba28:	0670      	lsls	r0, r6, #25
 800ba2a:	d5fb      	bpl.n	800ba24 <_printf_i+0x1c0>
 800ba2c:	8019      	strh	r1, [r3, #0]
 800ba2e:	2300      	movs	r3, #0
 800ba30:	6123      	str	r3, [r4, #16]
 800ba32:	4615      	mov	r5, r2
 800ba34:	e7bc      	b.n	800b9b0 <_printf_i+0x14c>
 800ba36:	682b      	ldr	r3, [r5, #0]
 800ba38:	1d1a      	adds	r2, r3, #4
 800ba3a:	602a      	str	r2, [r5, #0]
 800ba3c:	681d      	ldr	r5, [r3, #0]
 800ba3e:	6862      	ldr	r2, [r4, #4]
 800ba40:	2100      	movs	r1, #0
 800ba42:	4628      	mov	r0, r5
 800ba44:	f7f4 fbc4 	bl	80001d0 <memchr>
 800ba48:	b108      	cbz	r0, 800ba4e <_printf_i+0x1ea>
 800ba4a:	1b40      	subs	r0, r0, r5
 800ba4c:	6060      	str	r0, [r4, #4]
 800ba4e:	6863      	ldr	r3, [r4, #4]
 800ba50:	6123      	str	r3, [r4, #16]
 800ba52:	2300      	movs	r3, #0
 800ba54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba58:	e7aa      	b.n	800b9b0 <_printf_i+0x14c>
 800ba5a:	6923      	ldr	r3, [r4, #16]
 800ba5c:	462a      	mov	r2, r5
 800ba5e:	4649      	mov	r1, r9
 800ba60:	4640      	mov	r0, r8
 800ba62:	47d0      	blx	sl
 800ba64:	3001      	adds	r0, #1
 800ba66:	d0ad      	beq.n	800b9c4 <_printf_i+0x160>
 800ba68:	6823      	ldr	r3, [r4, #0]
 800ba6a:	079b      	lsls	r3, r3, #30
 800ba6c:	d413      	bmi.n	800ba96 <_printf_i+0x232>
 800ba6e:	68e0      	ldr	r0, [r4, #12]
 800ba70:	9b03      	ldr	r3, [sp, #12]
 800ba72:	4298      	cmp	r0, r3
 800ba74:	bfb8      	it	lt
 800ba76:	4618      	movlt	r0, r3
 800ba78:	e7a6      	b.n	800b9c8 <_printf_i+0x164>
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	4632      	mov	r2, r6
 800ba7e:	4649      	mov	r1, r9
 800ba80:	4640      	mov	r0, r8
 800ba82:	47d0      	blx	sl
 800ba84:	3001      	adds	r0, #1
 800ba86:	d09d      	beq.n	800b9c4 <_printf_i+0x160>
 800ba88:	3501      	adds	r5, #1
 800ba8a:	68e3      	ldr	r3, [r4, #12]
 800ba8c:	9903      	ldr	r1, [sp, #12]
 800ba8e:	1a5b      	subs	r3, r3, r1
 800ba90:	42ab      	cmp	r3, r5
 800ba92:	dcf2      	bgt.n	800ba7a <_printf_i+0x216>
 800ba94:	e7eb      	b.n	800ba6e <_printf_i+0x20a>
 800ba96:	2500      	movs	r5, #0
 800ba98:	f104 0619 	add.w	r6, r4, #25
 800ba9c:	e7f5      	b.n	800ba8a <_printf_i+0x226>
 800ba9e:	bf00      	nop
 800baa0:	08011093 	.word	0x08011093
 800baa4:	080110a4 	.word	0x080110a4

0800baa8 <_scanf_float>:
 800baa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baac:	b087      	sub	sp, #28
 800baae:	4617      	mov	r7, r2
 800bab0:	9303      	str	r3, [sp, #12]
 800bab2:	688b      	ldr	r3, [r1, #8]
 800bab4:	1e5a      	subs	r2, r3, #1
 800bab6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800baba:	bf83      	ittte	hi
 800babc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bac0:	195b      	addhi	r3, r3, r5
 800bac2:	9302      	strhi	r3, [sp, #8]
 800bac4:	2300      	movls	r3, #0
 800bac6:	bf86      	itte	hi
 800bac8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bacc:	608b      	strhi	r3, [r1, #8]
 800bace:	9302      	strls	r3, [sp, #8]
 800bad0:	680b      	ldr	r3, [r1, #0]
 800bad2:	468b      	mov	fp, r1
 800bad4:	2500      	movs	r5, #0
 800bad6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800bada:	f84b 3b1c 	str.w	r3, [fp], #28
 800bade:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bae2:	4680      	mov	r8, r0
 800bae4:	460c      	mov	r4, r1
 800bae6:	465e      	mov	r6, fp
 800bae8:	46aa      	mov	sl, r5
 800baea:	46a9      	mov	r9, r5
 800baec:	9501      	str	r5, [sp, #4]
 800baee:	68a2      	ldr	r2, [r4, #8]
 800baf0:	b152      	cbz	r2, 800bb08 <_scanf_float+0x60>
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	2b4e      	cmp	r3, #78	; 0x4e
 800baf8:	d864      	bhi.n	800bbc4 <_scanf_float+0x11c>
 800bafa:	2b40      	cmp	r3, #64	; 0x40
 800bafc:	d83c      	bhi.n	800bb78 <_scanf_float+0xd0>
 800bafe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800bb02:	b2c8      	uxtb	r0, r1
 800bb04:	280e      	cmp	r0, #14
 800bb06:	d93a      	bls.n	800bb7e <_scanf_float+0xd6>
 800bb08:	f1b9 0f00 	cmp.w	r9, #0
 800bb0c:	d003      	beq.n	800bb16 <_scanf_float+0x6e>
 800bb0e:	6823      	ldr	r3, [r4, #0]
 800bb10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800bb14:	6023      	str	r3, [r4, #0]
 800bb16:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb1a:	f1ba 0f01 	cmp.w	sl, #1
 800bb1e:	f200 8113 	bhi.w	800bd48 <_scanf_float+0x2a0>
 800bb22:	455e      	cmp	r6, fp
 800bb24:	f200 8105 	bhi.w	800bd32 <_scanf_float+0x28a>
 800bb28:	2501      	movs	r5, #1
 800bb2a:	4628      	mov	r0, r5
 800bb2c:	b007      	add	sp, #28
 800bb2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb32:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800bb36:	2a0d      	cmp	r2, #13
 800bb38:	d8e6      	bhi.n	800bb08 <_scanf_float+0x60>
 800bb3a:	a101      	add	r1, pc, #4	; (adr r1, 800bb40 <_scanf_float+0x98>)
 800bb3c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bb40:	0800bc7f 	.word	0x0800bc7f
 800bb44:	0800bb09 	.word	0x0800bb09
 800bb48:	0800bb09 	.word	0x0800bb09
 800bb4c:	0800bb09 	.word	0x0800bb09
 800bb50:	0800bcdf 	.word	0x0800bcdf
 800bb54:	0800bcb7 	.word	0x0800bcb7
 800bb58:	0800bb09 	.word	0x0800bb09
 800bb5c:	0800bb09 	.word	0x0800bb09
 800bb60:	0800bc8d 	.word	0x0800bc8d
 800bb64:	0800bb09 	.word	0x0800bb09
 800bb68:	0800bb09 	.word	0x0800bb09
 800bb6c:	0800bb09 	.word	0x0800bb09
 800bb70:	0800bb09 	.word	0x0800bb09
 800bb74:	0800bc45 	.word	0x0800bc45
 800bb78:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800bb7c:	e7db      	b.n	800bb36 <_scanf_float+0x8e>
 800bb7e:	290e      	cmp	r1, #14
 800bb80:	d8c2      	bhi.n	800bb08 <_scanf_float+0x60>
 800bb82:	a001      	add	r0, pc, #4	; (adr r0, 800bb88 <_scanf_float+0xe0>)
 800bb84:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bb88:	0800bc37 	.word	0x0800bc37
 800bb8c:	0800bb09 	.word	0x0800bb09
 800bb90:	0800bc37 	.word	0x0800bc37
 800bb94:	0800bccb 	.word	0x0800bccb
 800bb98:	0800bb09 	.word	0x0800bb09
 800bb9c:	0800bbe5 	.word	0x0800bbe5
 800bba0:	0800bc21 	.word	0x0800bc21
 800bba4:	0800bc21 	.word	0x0800bc21
 800bba8:	0800bc21 	.word	0x0800bc21
 800bbac:	0800bc21 	.word	0x0800bc21
 800bbb0:	0800bc21 	.word	0x0800bc21
 800bbb4:	0800bc21 	.word	0x0800bc21
 800bbb8:	0800bc21 	.word	0x0800bc21
 800bbbc:	0800bc21 	.word	0x0800bc21
 800bbc0:	0800bc21 	.word	0x0800bc21
 800bbc4:	2b6e      	cmp	r3, #110	; 0x6e
 800bbc6:	d809      	bhi.n	800bbdc <_scanf_float+0x134>
 800bbc8:	2b60      	cmp	r3, #96	; 0x60
 800bbca:	d8b2      	bhi.n	800bb32 <_scanf_float+0x8a>
 800bbcc:	2b54      	cmp	r3, #84	; 0x54
 800bbce:	d077      	beq.n	800bcc0 <_scanf_float+0x218>
 800bbd0:	2b59      	cmp	r3, #89	; 0x59
 800bbd2:	d199      	bne.n	800bb08 <_scanf_float+0x60>
 800bbd4:	2d07      	cmp	r5, #7
 800bbd6:	d197      	bne.n	800bb08 <_scanf_float+0x60>
 800bbd8:	2508      	movs	r5, #8
 800bbda:	e029      	b.n	800bc30 <_scanf_float+0x188>
 800bbdc:	2b74      	cmp	r3, #116	; 0x74
 800bbde:	d06f      	beq.n	800bcc0 <_scanf_float+0x218>
 800bbe0:	2b79      	cmp	r3, #121	; 0x79
 800bbe2:	e7f6      	b.n	800bbd2 <_scanf_float+0x12a>
 800bbe4:	6821      	ldr	r1, [r4, #0]
 800bbe6:	05c8      	lsls	r0, r1, #23
 800bbe8:	d51a      	bpl.n	800bc20 <_scanf_float+0x178>
 800bbea:	9b02      	ldr	r3, [sp, #8]
 800bbec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800bbf0:	6021      	str	r1, [r4, #0]
 800bbf2:	f109 0901 	add.w	r9, r9, #1
 800bbf6:	b11b      	cbz	r3, 800bc00 <_scanf_float+0x158>
 800bbf8:	3b01      	subs	r3, #1
 800bbfa:	3201      	adds	r2, #1
 800bbfc:	9302      	str	r3, [sp, #8]
 800bbfe:	60a2      	str	r2, [r4, #8]
 800bc00:	68a3      	ldr	r3, [r4, #8]
 800bc02:	3b01      	subs	r3, #1
 800bc04:	60a3      	str	r3, [r4, #8]
 800bc06:	6923      	ldr	r3, [r4, #16]
 800bc08:	3301      	adds	r3, #1
 800bc0a:	6123      	str	r3, [r4, #16]
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	3b01      	subs	r3, #1
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	607b      	str	r3, [r7, #4]
 800bc14:	f340 8084 	ble.w	800bd20 <_scanf_float+0x278>
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	3301      	adds	r3, #1
 800bc1c:	603b      	str	r3, [r7, #0]
 800bc1e:	e766      	b.n	800baee <_scanf_float+0x46>
 800bc20:	eb1a 0f05 	cmn.w	sl, r5
 800bc24:	f47f af70 	bne.w	800bb08 <_scanf_float+0x60>
 800bc28:	6822      	ldr	r2, [r4, #0]
 800bc2a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800bc2e:	6022      	str	r2, [r4, #0]
 800bc30:	f806 3b01 	strb.w	r3, [r6], #1
 800bc34:	e7e4      	b.n	800bc00 <_scanf_float+0x158>
 800bc36:	6822      	ldr	r2, [r4, #0]
 800bc38:	0610      	lsls	r0, r2, #24
 800bc3a:	f57f af65 	bpl.w	800bb08 <_scanf_float+0x60>
 800bc3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bc42:	e7f4      	b.n	800bc2e <_scanf_float+0x186>
 800bc44:	f1ba 0f00 	cmp.w	sl, #0
 800bc48:	d10e      	bne.n	800bc68 <_scanf_float+0x1c0>
 800bc4a:	f1b9 0f00 	cmp.w	r9, #0
 800bc4e:	d10e      	bne.n	800bc6e <_scanf_float+0x1c6>
 800bc50:	6822      	ldr	r2, [r4, #0]
 800bc52:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bc56:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bc5a:	d108      	bne.n	800bc6e <_scanf_float+0x1c6>
 800bc5c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bc60:	6022      	str	r2, [r4, #0]
 800bc62:	f04f 0a01 	mov.w	sl, #1
 800bc66:	e7e3      	b.n	800bc30 <_scanf_float+0x188>
 800bc68:	f1ba 0f02 	cmp.w	sl, #2
 800bc6c:	d055      	beq.n	800bd1a <_scanf_float+0x272>
 800bc6e:	2d01      	cmp	r5, #1
 800bc70:	d002      	beq.n	800bc78 <_scanf_float+0x1d0>
 800bc72:	2d04      	cmp	r5, #4
 800bc74:	f47f af48 	bne.w	800bb08 <_scanf_float+0x60>
 800bc78:	3501      	adds	r5, #1
 800bc7a:	b2ed      	uxtb	r5, r5
 800bc7c:	e7d8      	b.n	800bc30 <_scanf_float+0x188>
 800bc7e:	f1ba 0f01 	cmp.w	sl, #1
 800bc82:	f47f af41 	bne.w	800bb08 <_scanf_float+0x60>
 800bc86:	f04f 0a02 	mov.w	sl, #2
 800bc8a:	e7d1      	b.n	800bc30 <_scanf_float+0x188>
 800bc8c:	b97d      	cbnz	r5, 800bcae <_scanf_float+0x206>
 800bc8e:	f1b9 0f00 	cmp.w	r9, #0
 800bc92:	f47f af3c 	bne.w	800bb0e <_scanf_float+0x66>
 800bc96:	6822      	ldr	r2, [r4, #0]
 800bc98:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bc9c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bca0:	f47f af39 	bne.w	800bb16 <_scanf_float+0x6e>
 800bca4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bca8:	6022      	str	r2, [r4, #0]
 800bcaa:	2501      	movs	r5, #1
 800bcac:	e7c0      	b.n	800bc30 <_scanf_float+0x188>
 800bcae:	2d03      	cmp	r5, #3
 800bcb0:	d0e2      	beq.n	800bc78 <_scanf_float+0x1d0>
 800bcb2:	2d05      	cmp	r5, #5
 800bcb4:	e7de      	b.n	800bc74 <_scanf_float+0x1cc>
 800bcb6:	2d02      	cmp	r5, #2
 800bcb8:	f47f af26 	bne.w	800bb08 <_scanf_float+0x60>
 800bcbc:	2503      	movs	r5, #3
 800bcbe:	e7b7      	b.n	800bc30 <_scanf_float+0x188>
 800bcc0:	2d06      	cmp	r5, #6
 800bcc2:	f47f af21 	bne.w	800bb08 <_scanf_float+0x60>
 800bcc6:	2507      	movs	r5, #7
 800bcc8:	e7b2      	b.n	800bc30 <_scanf_float+0x188>
 800bcca:	6822      	ldr	r2, [r4, #0]
 800bccc:	0591      	lsls	r1, r2, #22
 800bcce:	f57f af1b 	bpl.w	800bb08 <_scanf_float+0x60>
 800bcd2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800bcd6:	6022      	str	r2, [r4, #0]
 800bcd8:	f8cd 9004 	str.w	r9, [sp, #4]
 800bcdc:	e7a8      	b.n	800bc30 <_scanf_float+0x188>
 800bcde:	6822      	ldr	r2, [r4, #0]
 800bce0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bce4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800bce8:	d006      	beq.n	800bcf8 <_scanf_float+0x250>
 800bcea:	0550      	lsls	r0, r2, #21
 800bcec:	f57f af0c 	bpl.w	800bb08 <_scanf_float+0x60>
 800bcf0:	f1b9 0f00 	cmp.w	r9, #0
 800bcf4:	f43f af0f 	beq.w	800bb16 <_scanf_float+0x6e>
 800bcf8:	0591      	lsls	r1, r2, #22
 800bcfa:	bf58      	it	pl
 800bcfc:	9901      	ldrpl	r1, [sp, #4]
 800bcfe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bd02:	bf58      	it	pl
 800bd04:	eba9 0101 	subpl.w	r1, r9, r1
 800bd08:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bd0c:	bf58      	it	pl
 800bd0e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bd12:	6022      	str	r2, [r4, #0]
 800bd14:	f04f 0900 	mov.w	r9, #0
 800bd18:	e78a      	b.n	800bc30 <_scanf_float+0x188>
 800bd1a:	f04f 0a03 	mov.w	sl, #3
 800bd1e:	e787      	b.n	800bc30 <_scanf_float+0x188>
 800bd20:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bd24:	4639      	mov	r1, r7
 800bd26:	4640      	mov	r0, r8
 800bd28:	4798      	blx	r3
 800bd2a:	2800      	cmp	r0, #0
 800bd2c:	f43f aedf 	beq.w	800baee <_scanf_float+0x46>
 800bd30:	e6ea      	b.n	800bb08 <_scanf_float+0x60>
 800bd32:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd36:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bd3a:	463a      	mov	r2, r7
 800bd3c:	4640      	mov	r0, r8
 800bd3e:	4798      	blx	r3
 800bd40:	6923      	ldr	r3, [r4, #16]
 800bd42:	3b01      	subs	r3, #1
 800bd44:	6123      	str	r3, [r4, #16]
 800bd46:	e6ec      	b.n	800bb22 <_scanf_float+0x7a>
 800bd48:	1e6b      	subs	r3, r5, #1
 800bd4a:	2b06      	cmp	r3, #6
 800bd4c:	d825      	bhi.n	800bd9a <_scanf_float+0x2f2>
 800bd4e:	2d02      	cmp	r5, #2
 800bd50:	d836      	bhi.n	800bdc0 <_scanf_float+0x318>
 800bd52:	455e      	cmp	r6, fp
 800bd54:	f67f aee8 	bls.w	800bb28 <_scanf_float+0x80>
 800bd58:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd5c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bd60:	463a      	mov	r2, r7
 800bd62:	4640      	mov	r0, r8
 800bd64:	4798      	blx	r3
 800bd66:	6923      	ldr	r3, [r4, #16]
 800bd68:	3b01      	subs	r3, #1
 800bd6a:	6123      	str	r3, [r4, #16]
 800bd6c:	e7f1      	b.n	800bd52 <_scanf_float+0x2aa>
 800bd6e:	9802      	ldr	r0, [sp, #8]
 800bd70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bd74:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bd78:	9002      	str	r0, [sp, #8]
 800bd7a:	463a      	mov	r2, r7
 800bd7c:	4640      	mov	r0, r8
 800bd7e:	4798      	blx	r3
 800bd80:	6923      	ldr	r3, [r4, #16]
 800bd82:	3b01      	subs	r3, #1
 800bd84:	6123      	str	r3, [r4, #16]
 800bd86:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bd8a:	fa5f fa8a 	uxtb.w	sl, sl
 800bd8e:	f1ba 0f02 	cmp.w	sl, #2
 800bd92:	d1ec      	bne.n	800bd6e <_scanf_float+0x2c6>
 800bd94:	3d03      	subs	r5, #3
 800bd96:	b2ed      	uxtb	r5, r5
 800bd98:	1b76      	subs	r6, r6, r5
 800bd9a:	6823      	ldr	r3, [r4, #0]
 800bd9c:	05da      	lsls	r2, r3, #23
 800bd9e:	d52f      	bpl.n	800be00 <_scanf_float+0x358>
 800bda0:	055b      	lsls	r3, r3, #21
 800bda2:	d510      	bpl.n	800bdc6 <_scanf_float+0x31e>
 800bda4:	455e      	cmp	r6, fp
 800bda6:	f67f aebf 	bls.w	800bb28 <_scanf_float+0x80>
 800bdaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bdae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bdb2:	463a      	mov	r2, r7
 800bdb4:	4640      	mov	r0, r8
 800bdb6:	4798      	blx	r3
 800bdb8:	6923      	ldr	r3, [r4, #16]
 800bdba:	3b01      	subs	r3, #1
 800bdbc:	6123      	str	r3, [r4, #16]
 800bdbe:	e7f1      	b.n	800bda4 <_scanf_float+0x2fc>
 800bdc0:	46aa      	mov	sl, r5
 800bdc2:	9602      	str	r6, [sp, #8]
 800bdc4:	e7df      	b.n	800bd86 <_scanf_float+0x2de>
 800bdc6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bdca:	6923      	ldr	r3, [r4, #16]
 800bdcc:	2965      	cmp	r1, #101	; 0x65
 800bdce:	f103 33ff 	add.w	r3, r3, #4294967295
 800bdd2:	f106 35ff 	add.w	r5, r6, #4294967295
 800bdd6:	6123      	str	r3, [r4, #16]
 800bdd8:	d00c      	beq.n	800bdf4 <_scanf_float+0x34c>
 800bdda:	2945      	cmp	r1, #69	; 0x45
 800bddc:	d00a      	beq.n	800bdf4 <_scanf_float+0x34c>
 800bdde:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bde2:	463a      	mov	r2, r7
 800bde4:	4640      	mov	r0, r8
 800bde6:	4798      	blx	r3
 800bde8:	6923      	ldr	r3, [r4, #16]
 800bdea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bdee:	3b01      	subs	r3, #1
 800bdf0:	1eb5      	subs	r5, r6, #2
 800bdf2:	6123      	str	r3, [r4, #16]
 800bdf4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bdf8:	463a      	mov	r2, r7
 800bdfa:	4640      	mov	r0, r8
 800bdfc:	4798      	blx	r3
 800bdfe:	462e      	mov	r6, r5
 800be00:	6825      	ldr	r5, [r4, #0]
 800be02:	f015 0510 	ands.w	r5, r5, #16
 800be06:	d158      	bne.n	800beba <_scanf_float+0x412>
 800be08:	7035      	strb	r5, [r6, #0]
 800be0a:	6823      	ldr	r3, [r4, #0]
 800be0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800be10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be14:	d11c      	bne.n	800be50 <_scanf_float+0x3a8>
 800be16:	9b01      	ldr	r3, [sp, #4]
 800be18:	454b      	cmp	r3, r9
 800be1a:	eba3 0209 	sub.w	r2, r3, r9
 800be1e:	d124      	bne.n	800be6a <_scanf_float+0x3c2>
 800be20:	2200      	movs	r2, #0
 800be22:	4659      	mov	r1, fp
 800be24:	4640      	mov	r0, r8
 800be26:	f002 fc3f 	bl	800e6a8 <_strtod_r>
 800be2a:	9b03      	ldr	r3, [sp, #12]
 800be2c:	6821      	ldr	r1, [r4, #0]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f011 0f02 	tst.w	r1, #2
 800be34:	ec57 6b10 	vmov	r6, r7, d0
 800be38:	f103 0204 	add.w	r2, r3, #4
 800be3c:	d020      	beq.n	800be80 <_scanf_float+0x3d8>
 800be3e:	9903      	ldr	r1, [sp, #12]
 800be40:	600a      	str	r2, [r1, #0]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	e9c3 6700 	strd	r6, r7, [r3]
 800be48:	68e3      	ldr	r3, [r4, #12]
 800be4a:	3301      	adds	r3, #1
 800be4c:	60e3      	str	r3, [r4, #12]
 800be4e:	e66c      	b.n	800bb2a <_scanf_float+0x82>
 800be50:	9b04      	ldr	r3, [sp, #16]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d0e4      	beq.n	800be20 <_scanf_float+0x378>
 800be56:	9905      	ldr	r1, [sp, #20]
 800be58:	230a      	movs	r3, #10
 800be5a:	462a      	mov	r2, r5
 800be5c:	3101      	adds	r1, #1
 800be5e:	4640      	mov	r0, r8
 800be60:	f002 fcaa 	bl	800e7b8 <_strtol_r>
 800be64:	9b04      	ldr	r3, [sp, #16]
 800be66:	9e05      	ldr	r6, [sp, #20]
 800be68:	1ac2      	subs	r2, r0, r3
 800be6a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800be6e:	429e      	cmp	r6, r3
 800be70:	bf28      	it	cs
 800be72:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800be76:	4912      	ldr	r1, [pc, #72]	; (800bec0 <_scanf_float+0x418>)
 800be78:	4630      	mov	r0, r6
 800be7a:	f000 f8e7 	bl	800c04c <siprintf>
 800be7e:	e7cf      	b.n	800be20 <_scanf_float+0x378>
 800be80:	f011 0f04 	tst.w	r1, #4
 800be84:	9903      	ldr	r1, [sp, #12]
 800be86:	600a      	str	r2, [r1, #0]
 800be88:	d1db      	bne.n	800be42 <_scanf_float+0x39a>
 800be8a:	f8d3 8000 	ldr.w	r8, [r3]
 800be8e:	ee10 2a10 	vmov	r2, s0
 800be92:	ee10 0a10 	vmov	r0, s0
 800be96:	463b      	mov	r3, r7
 800be98:	4639      	mov	r1, r7
 800be9a:	f7f4 fe47 	bl	8000b2c <__aeabi_dcmpun>
 800be9e:	b128      	cbz	r0, 800beac <_scanf_float+0x404>
 800bea0:	4808      	ldr	r0, [pc, #32]	; (800bec4 <_scanf_float+0x41c>)
 800bea2:	f000 f9c5 	bl	800c230 <nanf>
 800bea6:	ed88 0a00 	vstr	s0, [r8]
 800beaa:	e7cd      	b.n	800be48 <_scanf_float+0x3a0>
 800beac:	4630      	mov	r0, r6
 800beae:	4639      	mov	r1, r7
 800beb0:	f7f4 fe9a 	bl	8000be8 <__aeabi_d2f>
 800beb4:	f8c8 0000 	str.w	r0, [r8]
 800beb8:	e7c6      	b.n	800be48 <_scanf_float+0x3a0>
 800beba:	2500      	movs	r5, #0
 800bebc:	e635      	b.n	800bb2a <_scanf_float+0x82>
 800bebe:	bf00      	nop
 800bec0:	080110b5 	.word	0x080110b5
 800bec4:	08011344 	.word	0x08011344

0800bec8 <std>:
 800bec8:	2300      	movs	r3, #0
 800beca:	b510      	push	{r4, lr}
 800becc:	4604      	mov	r4, r0
 800bece:	e9c0 3300 	strd	r3, r3, [r0]
 800bed2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bed6:	6083      	str	r3, [r0, #8]
 800bed8:	8181      	strh	r1, [r0, #12]
 800beda:	6643      	str	r3, [r0, #100]	; 0x64
 800bedc:	81c2      	strh	r2, [r0, #14]
 800bede:	6183      	str	r3, [r0, #24]
 800bee0:	4619      	mov	r1, r3
 800bee2:	2208      	movs	r2, #8
 800bee4:	305c      	adds	r0, #92	; 0x5c
 800bee6:	f000 f914 	bl	800c112 <memset>
 800beea:	4b0d      	ldr	r3, [pc, #52]	; (800bf20 <std+0x58>)
 800beec:	6263      	str	r3, [r4, #36]	; 0x24
 800beee:	4b0d      	ldr	r3, [pc, #52]	; (800bf24 <std+0x5c>)
 800bef0:	62a3      	str	r3, [r4, #40]	; 0x28
 800bef2:	4b0d      	ldr	r3, [pc, #52]	; (800bf28 <std+0x60>)
 800bef4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bef6:	4b0d      	ldr	r3, [pc, #52]	; (800bf2c <std+0x64>)
 800bef8:	6323      	str	r3, [r4, #48]	; 0x30
 800befa:	4b0d      	ldr	r3, [pc, #52]	; (800bf30 <std+0x68>)
 800befc:	6224      	str	r4, [r4, #32]
 800befe:	429c      	cmp	r4, r3
 800bf00:	d006      	beq.n	800bf10 <std+0x48>
 800bf02:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800bf06:	4294      	cmp	r4, r2
 800bf08:	d002      	beq.n	800bf10 <std+0x48>
 800bf0a:	33d0      	adds	r3, #208	; 0xd0
 800bf0c:	429c      	cmp	r4, r3
 800bf0e:	d105      	bne.n	800bf1c <std+0x54>
 800bf10:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bf14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf18:	f000 b978 	b.w	800c20c <__retarget_lock_init_recursive>
 800bf1c:	bd10      	pop	{r4, pc}
 800bf1e:	bf00      	nop
 800bf20:	0800c08d 	.word	0x0800c08d
 800bf24:	0800c0af 	.word	0x0800c0af
 800bf28:	0800c0e7 	.word	0x0800c0e7
 800bf2c:	0800c10b 	.word	0x0800c10b
 800bf30:	200059e8 	.word	0x200059e8

0800bf34 <stdio_exit_handler>:
 800bf34:	4a02      	ldr	r2, [pc, #8]	; (800bf40 <stdio_exit_handler+0xc>)
 800bf36:	4903      	ldr	r1, [pc, #12]	; (800bf44 <stdio_exit_handler+0x10>)
 800bf38:	4803      	ldr	r0, [pc, #12]	; (800bf48 <stdio_exit_handler+0x14>)
 800bf3a:	f000 b869 	b.w	800c010 <_fwalk_sglue>
 800bf3e:	bf00      	nop
 800bf40:	200000c8 	.word	0x200000c8
 800bf44:	0800eb79 	.word	0x0800eb79
 800bf48:	200000d4 	.word	0x200000d4

0800bf4c <cleanup_stdio>:
 800bf4c:	6841      	ldr	r1, [r0, #4]
 800bf4e:	4b0c      	ldr	r3, [pc, #48]	; (800bf80 <cleanup_stdio+0x34>)
 800bf50:	4299      	cmp	r1, r3
 800bf52:	b510      	push	{r4, lr}
 800bf54:	4604      	mov	r4, r0
 800bf56:	d001      	beq.n	800bf5c <cleanup_stdio+0x10>
 800bf58:	f002 fe0e 	bl	800eb78 <_fflush_r>
 800bf5c:	68a1      	ldr	r1, [r4, #8]
 800bf5e:	4b09      	ldr	r3, [pc, #36]	; (800bf84 <cleanup_stdio+0x38>)
 800bf60:	4299      	cmp	r1, r3
 800bf62:	d002      	beq.n	800bf6a <cleanup_stdio+0x1e>
 800bf64:	4620      	mov	r0, r4
 800bf66:	f002 fe07 	bl	800eb78 <_fflush_r>
 800bf6a:	68e1      	ldr	r1, [r4, #12]
 800bf6c:	4b06      	ldr	r3, [pc, #24]	; (800bf88 <cleanup_stdio+0x3c>)
 800bf6e:	4299      	cmp	r1, r3
 800bf70:	d004      	beq.n	800bf7c <cleanup_stdio+0x30>
 800bf72:	4620      	mov	r0, r4
 800bf74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf78:	f002 bdfe 	b.w	800eb78 <_fflush_r>
 800bf7c:	bd10      	pop	{r4, pc}
 800bf7e:	bf00      	nop
 800bf80:	200059e8 	.word	0x200059e8
 800bf84:	20005a50 	.word	0x20005a50
 800bf88:	20005ab8 	.word	0x20005ab8

0800bf8c <global_stdio_init.part.0>:
 800bf8c:	b510      	push	{r4, lr}
 800bf8e:	4b0b      	ldr	r3, [pc, #44]	; (800bfbc <global_stdio_init.part.0+0x30>)
 800bf90:	4c0b      	ldr	r4, [pc, #44]	; (800bfc0 <global_stdio_init.part.0+0x34>)
 800bf92:	4a0c      	ldr	r2, [pc, #48]	; (800bfc4 <global_stdio_init.part.0+0x38>)
 800bf94:	601a      	str	r2, [r3, #0]
 800bf96:	4620      	mov	r0, r4
 800bf98:	2200      	movs	r2, #0
 800bf9a:	2104      	movs	r1, #4
 800bf9c:	f7ff ff94 	bl	800bec8 <std>
 800bfa0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bfa4:	2201      	movs	r2, #1
 800bfa6:	2109      	movs	r1, #9
 800bfa8:	f7ff ff8e 	bl	800bec8 <std>
 800bfac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bfb0:	2202      	movs	r2, #2
 800bfb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfb6:	2112      	movs	r1, #18
 800bfb8:	f7ff bf86 	b.w	800bec8 <std>
 800bfbc:	20005b20 	.word	0x20005b20
 800bfc0:	200059e8 	.word	0x200059e8
 800bfc4:	0800bf35 	.word	0x0800bf35

0800bfc8 <__sfp_lock_acquire>:
 800bfc8:	4801      	ldr	r0, [pc, #4]	; (800bfd0 <__sfp_lock_acquire+0x8>)
 800bfca:	f000 b920 	b.w	800c20e <__retarget_lock_acquire_recursive>
 800bfce:	bf00      	nop
 800bfd0:	20005b29 	.word	0x20005b29

0800bfd4 <__sfp_lock_release>:
 800bfd4:	4801      	ldr	r0, [pc, #4]	; (800bfdc <__sfp_lock_release+0x8>)
 800bfd6:	f000 b91b 	b.w	800c210 <__retarget_lock_release_recursive>
 800bfda:	bf00      	nop
 800bfdc:	20005b29 	.word	0x20005b29

0800bfe0 <__sinit>:
 800bfe0:	b510      	push	{r4, lr}
 800bfe2:	4604      	mov	r4, r0
 800bfe4:	f7ff fff0 	bl	800bfc8 <__sfp_lock_acquire>
 800bfe8:	6a23      	ldr	r3, [r4, #32]
 800bfea:	b11b      	cbz	r3, 800bff4 <__sinit+0x14>
 800bfec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bff0:	f7ff bff0 	b.w	800bfd4 <__sfp_lock_release>
 800bff4:	4b04      	ldr	r3, [pc, #16]	; (800c008 <__sinit+0x28>)
 800bff6:	6223      	str	r3, [r4, #32]
 800bff8:	4b04      	ldr	r3, [pc, #16]	; (800c00c <__sinit+0x2c>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d1f5      	bne.n	800bfec <__sinit+0xc>
 800c000:	f7ff ffc4 	bl	800bf8c <global_stdio_init.part.0>
 800c004:	e7f2      	b.n	800bfec <__sinit+0xc>
 800c006:	bf00      	nop
 800c008:	0800bf4d 	.word	0x0800bf4d
 800c00c:	20005b20 	.word	0x20005b20

0800c010 <_fwalk_sglue>:
 800c010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c014:	4607      	mov	r7, r0
 800c016:	4688      	mov	r8, r1
 800c018:	4614      	mov	r4, r2
 800c01a:	2600      	movs	r6, #0
 800c01c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c020:	f1b9 0901 	subs.w	r9, r9, #1
 800c024:	d505      	bpl.n	800c032 <_fwalk_sglue+0x22>
 800c026:	6824      	ldr	r4, [r4, #0]
 800c028:	2c00      	cmp	r4, #0
 800c02a:	d1f7      	bne.n	800c01c <_fwalk_sglue+0xc>
 800c02c:	4630      	mov	r0, r6
 800c02e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c032:	89ab      	ldrh	r3, [r5, #12]
 800c034:	2b01      	cmp	r3, #1
 800c036:	d907      	bls.n	800c048 <_fwalk_sglue+0x38>
 800c038:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c03c:	3301      	adds	r3, #1
 800c03e:	d003      	beq.n	800c048 <_fwalk_sglue+0x38>
 800c040:	4629      	mov	r1, r5
 800c042:	4638      	mov	r0, r7
 800c044:	47c0      	blx	r8
 800c046:	4306      	orrs	r6, r0
 800c048:	3568      	adds	r5, #104	; 0x68
 800c04a:	e7e9      	b.n	800c020 <_fwalk_sglue+0x10>

0800c04c <siprintf>:
 800c04c:	b40e      	push	{r1, r2, r3}
 800c04e:	b500      	push	{lr}
 800c050:	b09c      	sub	sp, #112	; 0x70
 800c052:	ab1d      	add	r3, sp, #116	; 0x74
 800c054:	9002      	str	r0, [sp, #8]
 800c056:	9006      	str	r0, [sp, #24]
 800c058:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c05c:	4809      	ldr	r0, [pc, #36]	; (800c084 <siprintf+0x38>)
 800c05e:	9107      	str	r1, [sp, #28]
 800c060:	9104      	str	r1, [sp, #16]
 800c062:	4909      	ldr	r1, [pc, #36]	; (800c088 <siprintf+0x3c>)
 800c064:	f853 2b04 	ldr.w	r2, [r3], #4
 800c068:	9105      	str	r1, [sp, #20]
 800c06a:	6800      	ldr	r0, [r0, #0]
 800c06c:	9301      	str	r3, [sp, #4]
 800c06e:	a902      	add	r1, sp, #8
 800c070:	f002 fbfe 	bl	800e870 <_svfiprintf_r>
 800c074:	9b02      	ldr	r3, [sp, #8]
 800c076:	2200      	movs	r2, #0
 800c078:	701a      	strb	r2, [r3, #0]
 800c07a:	b01c      	add	sp, #112	; 0x70
 800c07c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c080:	b003      	add	sp, #12
 800c082:	4770      	bx	lr
 800c084:	20000120 	.word	0x20000120
 800c088:	ffff0208 	.word	0xffff0208

0800c08c <__sread>:
 800c08c:	b510      	push	{r4, lr}
 800c08e:	460c      	mov	r4, r1
 800c090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c094:	f000 f86c 	bl	800c170 <_read_r>
 800c098:	2800      	cmp	r0, #0
 800c09a:	bfab      	itete	ge
 800c09c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c09e:	89a3      	ldrhlt	r3, [r4, #12]
 800c0a0:	181b      	addge	r3, r3, r0
 800c0a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c0a6:	bfac      	ite	ge
 800c0a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800c0aa:	81a3      	strhlt	r3, [r4, #12]
 800c0ac:	bd10      	pop	{r4, pc}

0800c0ae <__swrite>:
 800c0ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0b2:	461f      	mov	r7, r3
 800c0b4:	898b      	ldrh	r3, [r1, #12]
 800c0b6:	05db      	lsls	r3, r3, #23
 800c0b8:	4605      	mov	r5, r0
 800c0ba:	460c      	mov	r4, r1
 800c0bc:	4616      	mov	r6, r2
 800c0be:	d505      	bpl.n	800c0cc <__swrite+0x1e>
 800c0c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0c4:	2302      	movs	r3, #2
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	f000 f840 	bl	800c14c <_lseek_r>
 800c0cc:	89a3      	ldrh	r3, [r4, #12]
 800c0ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c0d6:	81a3      	strh	r3, [r4, #12]
 800c0d8:	4632      	mov	r2, r6
 800c0da:	463b      	mov	r3, r7
 800c0dc:	4628      	mov	r0, r5
 800c0de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c0e2:	f000 b857 	b.w	800c194 <_write_r>

0800c0e6 <__sseek>:
 800c0e6:	b510      	push	{r4, lr}
 800c0e8:	460c      	mov	r4, r1
 800c0ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0ee:	f000 f82d 	bl	800c14c <_lseek_r>
 800c0f2:	1c43      	adds	r3, r0, #1
 800c0f4:	89a3      	ldrh	r3, [r4, #12]
 800c0f6:	bf15      	itete	ne
 800c0f8:	6560      	strne	r0, [r4, #84]	; 0x54
 800c0fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c0fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c102:	81a3      	strheq	r3, [r4, #12]
 800c104:	bf18      	it	ne
 800c106:	81a3      	strhne	r3, [r4, #12]
 800c108:	bd10      	pop	{r4, pc}

0800c10a <__sclose>:
 800c10a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c10e:	f000 b80d 	b.w	800c12c <_close_r>

0800c112 <memset>:
 800c112:	4402      	add	r2, r0
 800c114:	4603      	mov	r3, r0
 800c116:	4293      	cmp	r3, r2
 800c118:	d100      	bne.n	800c11c <memset+0xa>
 800c11a:	4770      	bx	lr
 800c11c:	f803 1b01 	strb.w	r1, [r3], #1
 800c120:	e7f9      	b.n	800c116 <memset+0x4>
	...

0800c124 <_localeconv_r>:
 800c124:	4800      	ldr	r0, [pc, #0]	; (800c128 <_localeconv_r+0x4>)
 800c126:	4770      	bx	lr
 800c128:	20000214 	.word	0x20000214

0800c12c <_close_r>:
 800c12c:	b538      	push	{r3, r4, r5, lr}
 800c12e:	4d06      	ldr	r5, [pc, #24]	; (800c148 <_close_r+0x1c>)
 800c130:	2300      	movs	r3, #0
 800c132:	4604      	mov	r4, r0
 800c134:	4608      	mov	r0, r1
 800c136:	602b      	str	r3, [r5, #0]
 800c138:	f7f7 fcc7 	bl	8003aca <_close>
 800c13c:	1c43      	adds	r3, r0, #1
 800c13e:	d102      	bne.n	800c146 <_close_r+0x1a>
 800c140:	682b      	ldr	r3, [r5, #0]
 800c142:	b103      	cbz	r3, 800c146 <_close_r+0x1a>
 800c144:	6023      	str	r3, [r4, #0]
 800c146:	bd38      	pop	{r3, r4, r5, pc}
 800c148:	20005b24 	.word	0x20005b24

0800c14c <_lseek_r>:
 800c14c:	b538      	push	{r3, r4, r5, lr}
 800c14e:	4d07      	ldr	r5, [pc, #28]	; (800c16c <_lseek_r+0x20>)
 800c150:	4604      	mov	r4, r0
 800c152:	4608      	mov	r0, r1
 800c154:	4611      	mov	r1, r2
 800c156:	2200      	movs	r2, #0
 800c158:	602a      	str	r2, [r5, #0]
 800c15a:	461a      	mov	r2, r3
 800c15c:	f7f7 fcdc 	bl	8003b18 <_lseek>
 800c160:	1c43      	adds	r3, r0, #1
 800c162:	d102      	bne.n	800c16a <_lseek_r+0x1e>
 800c164:	682b      	ldr	r3, [r5, #0]
 800c166:	b103      	cbz	r3, 800c16a <_lseek_r+0x1e>
 800c168:	6023      	str	r3, [r4, #0]
 800c16a:	bd38      	pop	{r3, r4, r5, pc}
 800c16c:	20005b24 	.word	0x20005b24

0800c170 <_read_r>:
 800c170:	b538      	push	{r3, r4, r5, lr}
 800c172:	4d07      	ldr	r5, [pc, #28]	; (800c190 <_read_r+0x20>)
 800c174:	4604      	mov	r4, r0
 800c176:	4608      	mov	r0, r1
 800c178:	4611      	mov	r1, r2
 800c17a:	2200      	movs	r2, #0
 800c17c:	602a      	str	r2, [r5, #0]
 800c17e:	461a      	mov	r2, r3
 800c180:	f7f7 fc6a 	bl	8003a58 <_read>
 800c184:	1c43      	adds	r3, r0, #1
 800c186:	d102      	bne.n	800c18e <_read_r+0x1e>
 800c188:	682b      	ldr	r3, [r5, #0]
 800c18a:	b103      	cbz	r3, 800c18e <_read_r+0x1e>
 800c18c:	6023      	str	r3, [r4, #0]
 800c18e:	bd38      	pop	{r3, r4, r5, pc}
 800c190:	20005b24 	.word	0x20005b24

0800c194 <_write_r>:
 800c194:	b538      	push	{r3, r4, r5, lr}
 800c196:	4d07      	ldr	r5, [pc, #28]	; (800c1b4 <_write_r+0x20>)
 800c198:	4604      	mov	r4, r0
 800c19a:	4608      	mov	r0, r1
 800c19c:	4611      	mov	r1, r2
 800c19e:	2200      	movs	r2, #0
 800c1a0:	602a      	str	r2, [r5, #0]
 800c1a2:	461a      	mov	r2, r3
 800c1a4:	f7f7 fc75 	bl	8003a92 <_write>
 800c1a8:	1c43      	adds	r3, r0, #1
 800c1aa:	d102      	bne.n	800c1b2 <_write_r+0x1e>
 800c1ac:	682b      	ldr	r3, [r5, #0]
 800c1ae:	b103      	cbz	r3, 800c1b2 <_write_r+0x1e>
 800c1b0:	6023      	str	r3, [r4, #0]
 800c1b2:	bd38      	pop	{r3, r4, r5, pc}
 800c1b4:	20005b24 	.word	0x20005b24

0800c1b8 <__errno>:
 800c1b8:	4b01      	ldr	r3, [pc, #4]	; (800c1c0 <__errno+0x8>)
 800c1ba:	6818      	ldr	r0, [r3, #0]
 800c1bc:	4770      	bx	lr
 800c1be:	bf00      	nop
 800c1c0:	20000120 	.word	0x20000120

0800c1c4 <__libc_init_array>:
 800c1c4:	b570      	push	{r4, r5, r6, lr}
 800c1c6:	4d0d      	ldr	r5, [pc, #52]	; (800c1fc <__libc_init_array+0x38>)
 800c1c8:	4c0d      	ldr	r4, [pc, #52]	; (800c200 <__libc_init_array+0x3c>)
 800c1ca:	1b64      	subs	r4, r4, r5
 800c1cc:	10a4      	asrs	r4, r4, #2
 800c1ce:	2600      	movs	r6, #0
 800c1d0:	42a6      	cmp	r6, r4
 800c1d2:	d109      	bne.n	800c1e8 <__libc_init_array+0x24>
 800c1d4:	4d0b      	ldr	r5, [pc, #44]	; (800c204 <__libc_init_array+0x40>)
 800c1d6:	4c0c      	ldr	r4, [pc, #48]	; (800c208 <__libc_init_array+0x44>)
 800c1d8:	f004 fe0e 	bl	8010df8 <_init>
 800c1dc:	1b64      	subs	r4, r4, r5
 800c1de:	10a4      	asrs	r4, r4, #2
 800c1e0:	2600      	movs	r6, #0
 800c1e2:	42a6      	cmp	r6, r4
 800c1e4:	d105      	bne.n	800c1f2 <__libc_init_array+0x2e>
 800c1e6:	bd70      	pop	{r4, r5, r6, pc}
 800c1e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1ec:	4798      	blx	r3
 800c1ee:	3601      	adds	r6, #1
 800c1f0:	e7ee      	b.n	800c1d0 <__libc_init_array+0xc>
 800c1f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1f6:	4798      	blx	r3
 800c1f8:	3601      	adds	r6, #1
 800c1fa:	e7f2      	b.n	800c1e2 <__libc_init_array+0x1e>
 800c1fc:	080115c8 	.word	0x080115c8
 800c200:	080115c8 	.word	0x080115c8
 800c204:	080115c8 	.word	0x080115c8
 800c208:	080115cc 	.word	0x080115cc

0800c20c <__retarget_lock_init_recursive>:
 800c20c:	4770      	bx	lr

0800c20e <__retarget_lock_acquire_recursive>:
 800c20e:	4770      	bx	lr

0800c210 <__retarget_lock_release_recursive>:
 800c210:	4770      	bx	lr

0800c212 <memcpy>:
 800c212:	440a      	add	r2, r1
 800c214:	4291      	cmp	r1, r2
 800c216:	f100 33ff 	add.w	r3, r0, #4294967295
 800c21a:	d100      	bne.n	800c21e <memcpy+0xc>
 800c21c:	4770      	bx	lr
 800c21e:	b510      	push	{r4, lr}
 800c220:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c224:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c228:	4291      	cmp	r1, r2
 800c22a:	d1f9      	bne.n	800c220 <memcpy+0xe>
 800c22c:	bd10      	pop	{r4, pc}
	...

0800c230 <nanf>:
 800c230:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c238 <nanf+0x8>
 800c234:	4770      	bx	lr
 800c236:	bf00      	nop
 800c238:	7fc00000 	.word	0x7fc00000

0800c23c <quorem>:
 800c23c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c240:	6903      	ldr	r3, [r0, #16]
 800c242:	690c      	ldr	r4, [r1, #16]
 800c244:	42a3      	cmp	r3, r4
 800c246:	4607      	mov	r7, r0
 800c248:	db7e      	blt.n	800c348 <quorem+0x10c>
 800c24a:	3c01      	subs	r4, #1
 800c24c:	f101 0814 	add.w	r8, r1, #20
 800c250:	f100 0514 	add.w	r5, r0, #20
 800c254:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c258:	9301      	str	r3, [sp, #4]
 800c25a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c25e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c262:	3301      	adds	r3, #1
 800c264:	429a      	cmp	r2, r3
 800c266:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c26a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c26e:	fbb2 f6f3 	udiv	r6, r2, r3
 800c272:	d331      	bcc.n	800c2d8 <quorem+0x9c>
 800c274:	f04f 0e00 	mov.w	lr, #0
 800c278:	4640      	mov	r0, r8
 800c27a:	46ac      	mov	ip, r5
 800c27c:	46f2      	mov	sl, lr
 800c27e:	f850 2b04 	ldr.w	r2, [r0], #4
 800c282:	b293      	uxth	r3, r2
 800c284:	fb06 e303 	mla	r3, r6, r3, lr
 800c288:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c28c:	0c1a      	lsrs	r2, r3, #16
 800c28e:	b29b      	uxth	r3, r3
 800c290:	ebaa 0303 	sub.w	r3, sl, r3
 800c294:	f8dc a000 	ldr.w	sl, [ip]
 800c298:	fa13 f38a 	uxtah	r3, r3, sl
 800c29c:	fb06 220e 	mla	r2, r6, lr, r2
 800c2a0:	9300      	str	r3, [sp, #0]
 800c2a2:	9b00      	ldr	r3, [sp, #0]
 800c2a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c2a8:	b292      	uxth	r2, r2
 800c2aa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c2ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c2b2:	f8bd 3000 	ldrh.w	r3, [sp]
 800c2b6:	4581      	cmp	r9, r0
 800c2b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2bc:	f84c 3b04 	str.w	r3, [ip], #4
 800c2c0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c2c4:	d2db      	bcs.n	800c27e <quorem+0x42>
 800c2c6:	f855 300b 	ldr.w	r3, [r5, fp]
 800c2ca:	b92b      	cbnz	r3, 800c2d8 <quorem+0x9c>
 800c2cc:	9b01      	ldr	r3, [sp, #4]
 800c2ce:	3b04      	subs	r3, #4
 800c2d0:	429d      	cmp	r5, r3
 800c2d2:	461a      	mov	r2, r3
 800c2d4:	d32c      	bcc.n	800c330 <quorem+0xf4>
 800c2d6:	613c      	str	r4, [r7, #16]
 800c2d8:	4638      	mov	r0, r7
 800c2da:	f001 f9f1 	bl	800d6c0 <__mcmp>
 800c2de:	2800      	cmp	r0, #0
 800c2e0:	db22      	blt.n	800c328 <quorem+0xec>
 800c2e2:	3601      	adds	r6, #1
 800c2e4:	4629      	mov	r1, r5
 800c2e6:	2000      	movs	r0, #0
 800c2e8:	f858 2b04 	ldr.w	r2, [r8], #4
 800c2ec:	f8d1 c000 	ldr.w	ip, [r1]
 800c2f0:	b293      	uxth	r3, r2
 800c2f2:	1ac3      	subs	r3, r0, r3
 800c2f4:	0c12      	lsrs	r2, r2, #16
 800c2f6:	fa13 f38c 	uxtah	r3, r3, ip
 800c2fa:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c2fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c302:	b29b      	uxth	r3, r3
 800c304:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c308:	45c1      	cmp	r9, r8
 800c30a:	f841 3b04 	str.w	r3, [r1], #4
 800c30e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c312:	d2e9      	bcs.n	800c2e8 <quorem+0xac>
 800c314:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c318:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c31c:	b922      	cbnz	r2, 800c328 <quorem+0xec>
 800c31e:	3b04      	subs	r3, #4
 800c320:	429d      	cmp	r5, r3
 800c322:	461a      	mov	r2, r3
 800c324:	d30a      	bcc.n	800c33c <quorem+0x100>
 800c326:	613c      	str	r4, [r7, #16]
 800c328:	4630      	mov	r0, r6
 800c32a:	b003      	add	sp, #12
 800c32c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c330:	6812      	ldr	r2, [r2, #0]
 800c332:	3b04      	subs	r3, #4
 800c334:	2a00      	cmp	r2, #0
 800c336:	d1ce      	bne.n	800c2d6 <quorem+0x9a>
 800c338:	3c01      	subs	r4, #1
 800c33a:	e7c9      	b.n	800c2d0 <quorem+0x94>
 800c33c:	6812      	ldr	r2, [r2, #0]
 800c33e:	3b04      	subs	r3, #4
 800c340:	2a00      	cmp	r2, #0
 800c342:	d1f0      	bne.n	800c326 <quorem+0xea>
 800c344:	3c01      	subs	r4, #1
 800c346:	e7eb      	b.n	800c320 <quorem+0xe4>
 800c348:	2000      	movs	r0, #0
 800c34a:	e7ee      	b.n	800c32a <quorem+0xee>
 800c34c:	0000      	movs	r0, r0
	...

0800c350 <_dtoa_r>:
 800c350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c354:	ed2d 8b04 	vpush	{d8-d9}
 800c358:	69c5      	ldr	r5, [r0, #28]
 800c35a:	b093      	sub	sp, #76	; 0x4c
 800c35c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c360:	ec57 6b10 	vmov	r6, r7, d0
 800c364:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c368:	9107      	str	r1, [sp, #28]
 800c36a:	4604      	mov	r4, r0
 800c36c:	920a      	str	r2, [sp, #40]	; 0x28
 800c36e:	930d      	str	r3, [sp, #52]	; 0x34
 800c370:	b975      	cbnz	r5, 800c390 <_dtoa_r+0x40>
 800c372:	2010      	movs	r0, #16
 800c374:	f000 fe2a 	bl	800cfcc <malloc>
 800c378:	4602      	mov	r2, r0
 800c37a:	61e0      	str	r0, [r4, #28]
 800c37c:	b920      	cbnz	r0, 800c388 <_dtoa_r+0x38>
 800c37e:	4bae      	ldr	r3, [pc, #696]	; (800c638 <_dtoa_r+0x2e8>)
 800c380:	21ef      	movs	r1, #239	; 0xef
 800c382:	48ae      	ldr	r0, [pc, #696]	; (800c63c <_dtoa_r+0x2ec>)
 800c384:	f002 fc64 	bl	800ec50 <__assert_func>
 800c388:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c38c:	6005      	str	r5, [r0, #0]
 800c38e:	60c5      	str	r5, [r0, #12]
 800c390:	69e3      	ldr	r3, [r4, #28]
 800c392:	6819      	ldr	r1, [r3, #0]
 800c394:	b151      	cbz	r1, 800c3ac <_dtoa_r+0x5c>
 800c396:	685a      	ldr	r2, [r3, #4]
 800c398:	604a      	str	r2, [r1, #4]
 800c39a:	2301      	movs	r3, #1
 800c39c:	4093      	lsls	r3, r2
 800c39e:	608b      	str	r3, [r1, #8]
 800c3a0:	4620      	mov	r0, r4
 800c3a2:	f000 ff07 	bl	800d1b4 <_Bfree>
 800c3a6:	69e3      	ldr	r3, [r4, #28]
 800c3a8:	2200      	movs	r2, #0
 800c3aa:	601a      	str	r2, [r3, #0]
 800c3ac:	1e3b      	subs	r3, r7, #0
 800c3ae:	bfbb      	ittet	lt
 800c3b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c3b4:	9303      	strlt	r3, [sp, #12]
 800c3b6:	2300      	movge	r3, #0
 800c3b8:	2201      	movlt	r2, #1
 800c3ba:	bfac      	ite	ge
 800c3bc:	f8c8 3000 	strge.w	r3, [r8]
 800c3c0:	f8c8 2000 	strlt.w	r2, [r8]
 800c3c4:	4b9e      	ldr	r3, [pc, #632]	; (800c640 <_dtoa_r+0x2f0>)
 800c3c6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c3ca:	ea33 0308 	bics.w	r3, r3, r8
 800c3ce:	d11b      	bne.n	800c408 <_dtoa_r+0xb8>
 800c3d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c3d2:	f242 730f 	movw	r3, #9999	; 0x270f
 800c3d6:	6013      	str	r3, [r2, #0]
 800c3d8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c3dc:	4333      	orrs	r3, r6
 800c3de:	f000 8593 	beq.w	800cf08 <_dtoa_r+0xbb8>
 800c3e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3e4:	b963      	cbnz	r3, 800c400 <_dtoa_r+0xb0>
 800c3e6:	4b97      	ldr	r3, [pc, #604]	; (800c644 <_dtoa_r+0x2f4>)
 800c3e8:	e027      	b.n	800c43a <_dtoa_r+0xea>
 800c3ea:	4b97      	ldr	r3, [pc, #604]	; (800c648 <_dtoa_r+0x2f8>)
 800c3ec:	9300      	str	r3, [sp, #0]
 800c3ee:	3308      	adds	r3, #8
 800c3f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c3f2:	6013      	str	r3, [r2, #0]
 800c3f4:	9800      	ldr	r0, [sp, #0]
 800c3f6:	b013      	add	sp, #76	; 0x4c
 800c3f8:	ecbd 8b04 	vpop	{d8-d9}
 800c3fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c400:	4b90      	ldr	r3, [pc, #576]	; (800c644 <_dtoa_r+0x2f4>)
 800c402:	9300      	str	r3, [sp, #0]
 800c404:	3303      	adds	r3, #3
 800c406:	e7f3      	b.n	800c3f0 <_dtoa_r+0xa0>
 800c408:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c40c:	2200      	movs	r2, #0
 800c40e:	ec51 0b17 	vmov	r0, r1, d7
 800c412:	eeb0 8a47 	vmov.f32	s16, s14
 800c416:	eef0 8a67 	vmov.f32	s17, s15
 800c41a:	2300      	movs	r3, #0
 800c41c:	f7f4 fb54 	bl	8000ac8 <__aeabi_dcmpeq>
 800c420:	4681      	mov	r9, r0
 800c422:	b160      	cbz	r0, 800c43e <_dtoa_r+0xee>
 800c424:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c426:	2301      	movs	r3, #1
 800c428:	6013      	str	r3, [r2, #0]
 800c42a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	f000 8568 	beq.w	800cf02 <_dtoa_r+0xbb2>
 800c432:	4b86      	ldr	r3, [pc, #536]	; (800c64c <_dtoa_r+0x2fc>)
 800c434:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c436:	6013      	str	r3, [r2, #0]
 800c438:	3b01      	subs	r3, #1
 800c43a:	9300      	str	r3, [sp, #0]
 800c43c:	e7da      	b.n	800c3f4 <_dtoa_r+0xa4>
 800c43e:	aa10      	add	r2, sp, #64	; 0x40
 800c440:	a911      	add	r1, sp, #68	; 0x44
 800c442:	4620      	mov	r0, r4
 800c444:	eeb0 0a48 	vmov.f32	s0, s16
 800c448:	eef0 0a68 	vmov.f32	s1, s17
 800c44c:	f001 fa4e 	bl	800d8ec <__d2b>
 800c450:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c454:	4682      	mov	sl, r0
 800c456:	2d00      	cmp	r5, #0
 800c458:	d07f      	beq.n	800c55a <_dtoa_r+0x20a>
 800c45a:	ee18 3a90 	vmov	r3, s17
 800c45e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c462:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c466:	ec51 0b18 	vmov	r0, r1, d8
 800c46a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c46e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c472:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c476:	4619      	mov	r1, r3
 800c478:	2200      	movs	r2, #0
 800c47a:	4b75      	ldr	r3, [pc, #468]	; (800c650 <_dtoa_r+0x300>)
 800c47c:	f7f3 ff04 	bl	8000288 <__aeabi_dsub>
 800c480:	a367      	add	r3, pc, #412	; (adr r3, 800c620 <_dtoa_r+0x2d0>)
 800c482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c486:	f7f4 f8b7 	bl	80005f8 <__aeabi_dmul>
 800c48a:	a367      	add	r3, pc, #412	; (adr r3, 800c628 <_dtoa_r+0x2d8>)
 800c48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c490:	f7f3 fefc 	bl	800028c <__adddf3>
 800c494:	4606      	mov	r6, r0
 800c496:	4628      	mov	r0, r5
 800c498:	460f      	mov	r7, r1
 800c49a:	f7f4 f843 	bl	8000524 <__aeabi_i2d>
 800c49e:	a364      	add	r3, pc, #400	; (adr r3, 800c630 <_dtoa_r+0x2e0>)
 800c4a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4a4:	f7f4 f8a8 	bl	80005f8 <__aeabi_dmul>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	4630      	mov	r0, r6
 800c4ae:	4639      	mov	r1, r7
 800c4b0:	f7f3 feec 	bl	800028c <__adddf3>
 800c4b4:	4606      	mov	r6, r0
 800c4b6:	460f      	mov	r7, r1
 800c4b8:	f7f4 fb4e 	bl	8000b58 <__aeabi_d2iz>
 800c4bc:	2200      	movs	r2, #0
 800c4be:	4683      	mov	fp, r0
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	4630      	mov	r0, r6
 800c4c4:	4639      	mov	r1, r7
 800c4c6:	f7f4 fb09 	bl	8000adc <__aeabi_dcmplt>
 800c4ca:	b148      	cbz	r0, 800c4e0 <_dtoa_r+0x190>
 800c4cc:	4658      	mov	r0, fp
 800c4ce:	f7f4 f829 	bl	8000524 <__aeabi_i2d>
 800c4d2:	4632      	mov	r2, r6
 800c4d4:	463b      	mov	r3, r7
 800c4d6:	f7f4 faf7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c4da:	b908      	cbnz	r0, 800c4e0 <_dtoa_r+0x190>
 800c4dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c4e0:	f1bb 0f16 	cmp.w	fp, #22
 800c4e4:	d857      	bhi.n	800c596 <_dtoa_r+0x246>
 800c4e6:	4b5b      	ldr	r3, [pc, #364]	; (800c654 <_dtoa_r+0x304>)
 800c4e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f0:	ec51 0b18 	vmov	r0, r1, d8
 800c4f4:	f7f4 faf2 	bl	8000adc <__aeabi_dcmplt>
 800c4f8:	2800      	cmp	r0, #0
 800c4fa:	d04e      	beq.n	800c59a <_dtoa_r+0x24a>
 800c4fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c500:	2300      	movs	r3, #0
 800c502:	930c      	str	r3, [sp, #48]	; 0x30
 800c504:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c506:	1b5b      	subs	r3, r3, r5
 800c508:	1e5a      	subs	r2, r3, #1
 800c50a:	bf45      	ittet	mi
 800c50c:	f1c3 0301 	rsbmi	r3, r3, #1
 800c510:	9305      	strmi	r3, [sp, #20]
 800c512:	2300      	movpl	r3, #0
 800c514:	2300      	movmi	r3, #0
 800c516:	9206      	str	r2, [sp, #24]
 800c518:	bf54      	ite	pl
 800c51a:	9305      	strpl	r3, [sp, #20]
 800c51c:	9306      	strmi	r3, [sp, #24]
 800c51e:	f1bb 0f00 	cmp.w	fp, #0
 800c522:	db3c      	blt.n	800c59e <_dtoa_r+0x24e>
 800c524:	9b06      	ldr	r3, [sp, #24]
 800c526:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c52a:	445b      	add	r3, fp
 800c52c:	9306      	str	r3, [sp, #24]
 800c52e:	2300      	movs	r3, #0
 800c530:	9308      	str	r3, [sp, #32]
 800c532:	9b07      	ldr	r3, [sp, #28]
 800c534:	2b09      	cmp	r3, #9
 800c536:	d868      	bhi.n	800c60a <_dtoa_r+0x2ba>
 800c538:	2b05      	cmp	r3, #5
 800c53a:	bfc4      	itt	gt
 800c53c:	3b04      	subgt	r3, #4
 800c53e:	9307      	strgt	r3, [sp, #28]
 800c540:	9b07      	ldr	r3, [sp, #28]
 800c542:	f1a3 0302 	sub.w	r3, r3, #2
 800c546:	bfcc      	ite	gt
 800c548:	2500      	movgt	r5, #0
 800c54a:	2501      	movle	r5, #1
 800c54c:	2b03      	cmp	r3, #3
 800c54e:	f200 8085 	bhi.w	800c65c <_dtoa_r+0x30c>
 800c552:	e8df f003 	tbb	[pc, r3]
 800c556:	3b2e      	.short	0x3b2e
 800c558:	5839      	.short	0x5839
 800c55a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c55e:	441d      	add	r5, r3
 800c560:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c564:	2b20      	cmp	r3, #32
 800c566:	bfc1      	itttt	gt
 800c568:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c56c:	fa08 f803 	lslgt.w	r8, r8, r3
 800c570:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c574:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c578:	bfd6      	itet	le
 800c57a:	f1c3 0320 	rsble	r3, r3, #32
 800c57e:	ea48 0003 	orrgt.w	r0, r8, r3
 800c582:	fa06 f003 	lslle.w	r0, r6, r3
 800c586:	f7f3 ffbd 	bl	8000504 <__aeabi_ui2d>
 800c58a:	2201      	movs	r2, #1
 800c58c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c590:	3d01      	subs	r5, #1
 800c592:	920e      	str	r2, [sp, #56]	; 0x38
 800c594:	e76f      	b.n	800c476 <_dtoa_r+0x126>
 800c596:	2301      	movs	r3, #1
 800c598:	e7b3      	b.n	800c502 <_dtoa_r+0x1b2>
 800c59a:	900c      	str	r0, [sp, #48]	; 0x30
 800c59c:	e7b2      	b.n	800c504 <_dtoa_r+0x1b4>
 800c59e:	9b05      	ldr	r3, [sp, #20]
 800c5a0:	eba3 030b 	sub.w	r3, r3, fp
 800c5a4:	9305      	str	r3, [sp, #20]
 800c5a6:	f1cb 0300 	rsb	r3, fp, #0
 800c5aa:	9308      	str	r3, [sp, #32]
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5b0:	e7bf      	b.n	800c532 <_dtoa_r+0x1e2>
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	9309      	str	r3, [sp, #36]	; 0x24
 800c5b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	dc52      	bgt.n	800c662 <_dtoa_r+0x312>
 800c5bc:	2301      	movs	r3, #1
 800c5be:	9301      	str	r3, [sp, #4]
 800c5c0:	9304      	str	r3, [sp, #16]
 800c5c2:	461a      	mov	r2, r3
 800c5c4:	920a      	str	r2, [sp, #40]	; 0x28
 800c5c6:	e00b      	b.n	800c5e0 <_dtoa_r+0x290>
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	e7f3      	b.n	800c5b4 <_dtoa_r+0x264>
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	9309      	str	r3, [sp, #36]	; 0x24
 800c5d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5d2:	445b      	add	r3, fp
 800c5d4:	9301      	str	r3, [sp, #4]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	2b01      	cmp	r3, #1
 800c5da:	9304      	str	r3, [sp, #16]
 800c5dc:	bfb8      	it	lt
 800c5de:	2301      	movlt	r3, #1
 800c5e0:	69e0      	ldr	r0, [r4, #28]
 800c5e2:	2100      	movs	r1, #0
 800c5e4:	2204      	movs	r2, #4
 800c5e6:	f102 0614 	add.w	r6, r2, #20
 800c5ea:	429e      	cmp	r6, r3
 800c5ec:	d93d      	bls.n	800c66a <_dtoa_r+0x31a>
 800c5ee:	6041      	str	r1, [r0, #4]
 800c5f0:	4620      	mov	r0, r4
 800c5f2:	f000 fd9f 	bl	800d134 <_Balloc>
 800c5f6:	9000      	str	r0, [sp, #0]
 800c5f8:	2800      	cmp	r0, #0
 800c5fa:	d139      	bne.n	800c670 <_dtoa_r+0x320>
 800c5fc:	4b16      	ldr	r3, [pc, #88]	; (800c658 <_dtoa_r+0x308>)
 800c5fe:	4602      	mov	r2, r0
 800c600:	f240 11af 	movw	r1, #431	; 0x1af
 800c604:	e6bd      	b.n	800c382 <_dtoa_r+0x32>
 800c606:	2301      	movs	r3, #1
 800c608:	e7e1      	b.n	800c5ce <_dtoa_r+0x27e>
 800c60a:	2501      	movs	r5, #1
 800c60c:	2300      	movs	r3, #0
 800c60e:	9307      	str	r3, [sp, #28]
 800c610:	9509      	str	r5, [sp, #36]	; 0x24
 800c612:	f04f 33ff 	mov.w	r3, #4294967295
 800c616:	9301      	str	r3, [sp, #4]
 800c618:	9304      	str	r3, [sp, #16]
 800c61a:	2200      	movs	r2, #0
 800c61c:	2312      	movs	r3, #18
 800c61e:	e7d1      	b.n	800c5c4 <_dtoa_r+0x274>
 800c620:	636f4361 	.word	0x636f4361
 800c624:	3fd287a7 	.word	0x3fd287a7
 800c628:	8b60c8b3 	.word	0x8b60c8b3
 800c62c:	3fc68a28 	.word	0x3fc68a28
 800c630:	509f79fb 	.word	0x509f79fb
 800c634:	3fd34413 	.word	0x3fd34413
 800c638:	080110c7 	.word	0x080110c7
 800c63c:	080110de 	.word	0x080110de
 800c640:	7ff00000 	.word	0x7ff00000
 800c644:	080110c3 	.word	0x080110c3
 800c648:	080110ba 	.word	0x080110ba
 800c64c:	08011092 	.word	0x08011092
 800c650:	3ff80000 	.word	0x3ff80000
 800c654:	080111c8 	.word	0x080111c8
 800c658:	08011136 	.word	0x08011136
 800c65c:	2301      	movs	r3, #1
 800c65e:	9309      	str	r3, [sp, #36]	; 0x24
 800c660:	e7d7      	b.n	800c612 <_dtoa_r+0x2c2>
 800c662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c664:	9301      	str	r3, [sp, #4]
 800c666:	9304      	str	r3, [sp, #16]
 800c668:	e7ba      	b.n	800c5e0 <_dtoa_r+0x290>
 800c66a:	3101      	adds	r1, #1
 800c66c:	0052      	lsls	r2, r2, #1
 800c66e:	e7ba      	b.n	800c5e6 <_dtoa_r+0x296>
 800c670:	69e3      	ldr	r3, [r4, #28]
 800c672:	9a00      	ldr	r2, [sp, #0]
 800c674:	601a      	str	r2, [r3, #0]
 800c676:	9b04      	ldr	r3, [sp, #16]
 800c678:	2b0e      	cmp	r3, #14
 800c67a:	f200 80a8 	bhi.w	800c7ce <_dtoa_r+0x47e>
 800c67e:	2d00      	cmp	r5, #0
 800c680:	f000 80a5 	beq.w	800c7ce <_dtoa_r+0x47e>
 800c684:	f1bb 0f00 	cmp.w	fp, #0
 800c688:	dd38      	ble.n	800c6fc <_dtoa_r+0x3ac>
 800c68a:	4bc0      	ldr	r3, [pc, #768]	; (800c98c <_dtoa_r+0x63c>)
 800c68c:	f00b 020f 	and.w	r2, fp, #15
 800c690:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c694:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c698:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c69c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c6a0:	d019      	beq.n	800c6d6 <_dtoa_r+0x386>
 800c6a2:	4bbb      	ldr	r3, [pc, #748]	; (800c990 <_dtoa_r+0x640>)
 800c6a4:	ec51 0b18 	vmov	r0, r1, d8
 800c6a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c6ac:	f7f4 f8ce 	bl	800084c <__aeabi_ddiv>
 800c6b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c6b4:	f008 080f 	and.w	r8, r8, #15
 800c6b8:	2503      	movs	r5, #3
 800c6ba:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c990 <_dtoa_r+0x640>
 800c6be:	f1b8 0f00 	cmp.w	r8, #0
 800c6c2:	d10a      	bne.n	800c6da <_dtoa_r+0x38a>
 800c6c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6c8:	4632      	mov	r2, r6
 800c6ca:	463b      	mov	r3, r7
 800c6cc:	f7f4 f8be 	bl	800084c <__aeabi_ddiv>
 800c6d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c6d4:	e02b      	b.n	800c72e <_dtoa_r+0x3de>
 800c6d6:	2502      	movs	r5, #2
 800c6d8:	e7ef      	b.n	800c6ba <_dtoa_r+0x36a>
 800c6da:	f018 0f01 	tst.w	r8, #1
 800c6de:	d008      	beq.n	800c6f2 <_dtoa_r+0x3a2>
 800c6e0:	4630      	mov	r0, r6
 800c6e2:	4639      	mov	r1, r7
 800c6e4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c6e8:	f7f3 ff86 	bl	80005f8 <__aeabi_dmul>
 800c6ec:	3501      	adds	r5, #1
 800c6ee:	4606      	mov	r6, r0
 800c6f0:	460f      	mov	r7, r1
 800c6f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c6f6:	f109 0908 	add.w	r9, r9, #8
 800c6fa:	e7e0      	b.n	800c6be <_dtoa_r+0x36e>
 800c6fc:	f000 809f 	beq.w	800c83e <_dtoa_r+0x4ee>
 800c700:	f1cb 0600 	rsb	r6, fp, #0
 800c704:	4ba1      	ldr	r3, [pc, #644]	; (800c98c <_dtoa_r+0x63c>)
 800c706:	4fa2      	ldr	r7, [pc, #648]	; (800c990 <_dtoa_r+0x640>)
 800c708:	f006 020f 	and.w	r2, r6, #15
 800c70c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c714:	ec51 0b18 	vmov	r0, r1, d8
 800c718:	f7f3 ff6e 	bl	80005f8 <__aeabi_dmul>
 800c71c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c720:	1136      	asrs	r6, r6, #4
 800c722:	2300      	movs	r3, #0
 800c724:	2502      	movs	r5, #2
 800c726:	2e00      	cmp	r6, #0
 800c728:	d17e      	bne.n	800c828 <_dtoa_r+0x4d8>
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d1d0      	bne.n	800c6d0 <_dtoa_r+0x380>
 800c72e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c730:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c734:	2b00      	cmp	r3, #0
 800c736:	f000 8084 	beq.w	800c842 <_dtoa_r+0x4f2>
 800c73a:	4b96      	ldr	r3, [pc, #600]	; (800c994 <_dtoa_r+0x644>)
 800c73c:	2200      	movs	r2, #0
 800c73e:	4640      	mov	r0, r8
 800c740:	4649      	mov	r1, r9
 800c742:	f7f4 f9cb 	bl	8000adc <__aeabi_dcmplt>
 800c746:	2800      	cmp	r0, #0
 800c748:	d07b      	beq.n	800c842 <_dtoa_r+0x4f2>
 800c74a:	9b04      	ldr	r3, [sp, #16]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d078      	beq.n	800c842 <_dtoa_r+0x4f2>
 800c750:	9b01      	ldr	r3, [sp, #4]
 800c752:	2b00      	cmp	r3, #0
 800c754:	dd39      	ble.n	800c7ca <_dtoa_r+0x47a>
 800c756:	4b90      	ldr	r3, [pc, #576]	; (800c998 <_dtoa_r+0x648>)
 800c758:	2200      	movs	r2, #0
 800c75a:	4640      	mov	r0, r8
 800c75c:	4649      	mov	r1, r9
 800c75e:	f7f3 ff4b 	bl	80005f8 <__aeabi_dmul>
 800c762:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c766:	9e01      	ldr	r6, [sp, #4]
 800c768:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c76c:	3501      	adds	r5, #1
 800c76e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c772:	4628      	mov	r0, r5
 800c774:	f7f3 fed6 	bl	8000524 <__aeabi_i2d>
 800c778:	4642      	mov	r2, r8
 800c77a:	464b      	mov	r3, r9
 800c77c:	f7f3 ff3c 	bl	80005f8 <__aeabi_dmul>
 800c780:	4b86      	ldr	r3, [pc, #536]	; (800c99c <_dtoa_r+0x64c>)
 800c782:	2200      	movs	r2, #0
 800c784:	f7f3 fd82 	bl	800028c <__adddf3>
 800c788:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c78c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c790:	9303      	str	r3, [sp, #12]
 800c792:	2e00      	cmp	r6, #0
 800c794:	d158      	bne.n	800c848 <_dtoa_r+0x4f8>
 800c796:	4b82      	ldr	r3, [pc, #520]	; (800c9a0 <_dtoa_r+0x650>)
 800c798:	2200      	movs	r2, #0
 800c79a:	4640      	mov	r0, r8
 800c79c:	4649      	mov	r1, r9
 800c79e:	f7f3 fd73 	bl	8000288 <__aeabi_dsub>
 800c7a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c7a6:	4680      	mov	r8, r0
 800c7a8:	4689      	mov	r9, r1
 800c7aa:	f7f4 f9b5 	bl	8000b18 <__aeabi_dcmpgt>
 800c7ae:	2800      	cmp	r0, #0
 800c7b0:	f040 8296 	bne.w	800cce0 <_dtoa_r+0x990>
 800c7b4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c7b8:	4640      	mov	r0, r8
 800c7ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7be:	4649      	mov	r1, r9
 800c7c0:	f7f4 f98c 	bl	8000adc <__aeabi_dcmplt>
 800c7c4:	2800      	cmp	r0, #0
 800c7c6:	f040 8289 	bne.w	800ccdc <_dtoa_r+0x98c>
 800c7ca:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c7ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	f2c0 814e 	blt.w	800ca72 <_dtoa_r+0x722>
 800c7d6:	f1bb 0f0e 	cmp.w	fp, #14
 800c7da:	f300 814a 	bgt.w	800ca72 <_dtoa_r+0x722>
 800c7de:	4b6b      	ldr	r3, [pc, #428]	; (800c98c <_dtoa_r+0x63c>)
 800c7e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c7e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c7e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	f280 80dc 	bge.w	800c9a8 <_dtoa_r+0x658>
 800c7f0:	9b04      	ldr	r3, [sp, #16]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	f300 80d8 	bgt.w	800c9a8 <_dtoa_r+0x658>
 800c7f8:	f040 826f 	bne.w	800ccda <_dtoa_r+0x98a>
 800c7fc:	4b68      	ldr	r3, [pc, #416]	; (800c9a0 <_dtoa_r+0x650>)
 800c7fe:	2200      	movs	r2, #0
 800c800:	4640      	mov	r0, r8
 800c802:	4649      	mov	r1, r9
 800c804:	f7f3 fef8 	bl	80005f8 <__aeabi_dmul>
 800c808:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c80c:	f7f4 f97a 	bl	8000b04 <__aeabi_dcmpge>
 800c810:	9e04      	ldr	r6, [sp, #16]
 800c812:	4637      	mov	r7, r6
 800c814:	2800      	cmp	r0, #0
 800c816:	f040 8245 	bne.w	800cca4 <_dtoa_r+0x954>
 800c81a:	9d00      	ldr	r5, [sp, #0]
 800c81c:	2331      	movs	r3, #49	; 0x31
 800c81e:	f805 3b01 	strb.w	r3, [r5], #1
 800c822:	f10b 0b01 	add.w	fp, fp, #1
 800c826:	e241      	b.n	800ccac <_dtoa_r+0x95c>
 800c828:	07f2      	lsls	r2, r6, #31
 800c82a:	d505      	bpl.n	800c838 <_dtoa_r+0x4e8>
 800c82c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c830:	f7f3 fee2 	bl	80005f8 <__aeabi_dmul>
 800c834:	3501      	adds	r5, #1
 800c836:	2301      	movs	r3, #1
 800c838:	1076      	asrs	r6, r6, #1
 800c83a:	3708      	adds	r7, #8
 800c83c:	e773      	b.n	800c726 <_dtoa_r+0x3d6>
 800c83e:	2502      	movs	r5, #2
 800c840:	e775      	b.n	800c72e <_dtoa_r+0x3de>
 800c842:	9e04      	ldr	r6, [sp, #16]
 800c844:	465f      	mov	r7, fp
 800c846:	e792      	b.n	800c76e <_dtoa_r+0x41e>
 800c848:	9900      	ldr	r1, [sp, #0]
 800c84a:	4b50      	ldr	r3, [pc, #320]	; (800c98c <_dtoa_r+0x63c>)
 800c84c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c850:	4431      	add	r1, r6
 800c852:	9102      	str	r1, [sp, #8]
 800c854:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c856:	eeb0 9a47 	vmov.f32	s18, s14
 800c85a:	eef0 9a67 	vmov.f32	s19, s15
 800c85e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c862:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c866:	2900      	cmp	r1, #0
 800c868:	d044      	beq.n	800c8f4 <_dtoa_r+0x5a4>
 800c86a:	494e      	ldr	r1, [pc, #312]	; (800c9a4 <_dtoa_r+0x654>)
 800c86c:	2000      	movs	r0, #0
 800c86e:	f7f3 ffed 	bl	800084c <__aeabi_ddiv>
 800c872:	ec53 2b19 	vmov	r2, r3, d9
 800c876:	f7f3 fd07 	bl	8000288 <__aeabi_dsub>
 800c87a:	9d00      	ldr	r5, [sp, #0]
 800c87c:	ec41 0b19 	vmov	d9, r0, r1
 800c880:	4649      	mov	r1, r9
 800c882:	4640      	mov	r0, r8
 800c884:	f7f4 f968 	bl	8000b58 <__aeabi_d2iz>
 800c888:	4606      	mov	r6, r0
 800c88a:	f7f3 fe4b 	bl	8000524 <__aeabi_i2d>
 800c88e:	4602      	mov	r2, r0
 800c890:	460b      	mov	r3, r1
 800c892:	4640      	mov	r0, r8
 800c894:	4649      	mov	r1, r9
 800c896:	f7f3 fcf7 	bl	8000288 <__aeabi_dsub>
 800c89a:	3630      	adds	r6, #48	; 0x30
 800c89c:	f805 6b01 	strb.w	r6, [r5], #1
 800c8a0:	ec53 2b19 	vmov	r2, r3, d9
 800c8a4:	4680      	mov	r8, r0
 800c8a6:	4689      	mov	r9, r1
 800c8a8:	f7f4 f918 	bl	8000adc <__aeabi_dcmplt>
 800c8ac:	2800      	cmp	r0, #0
 800c8ae:	d164      	bne.n	800c97a <_dtoa_r+0x62a>
 800c8b0:	4642      	mov	r2, r8
 800c8b2:	464b      	mov	r3, r9
 800c8b4:	4937      	ldr	r1, [pc, #220]	; (800c994 <_dtoa_r+0x644>)
 800c8b6:	2000      	movs	r0, #0
 800c8b8:	f7f3 fce6 	bl	8000288 <__aeabi_dsub>
 800c8bc:	ec53 2b19 	vmov	r2, r3, d9
 800c8c0:	f7f4 f90c 	bl	8000adc <__aeabi_dcmplt>
 800c8c4:	2800      	cmp	r0, #0
 800c8c6:	f040 80b6 	bne.w	800ca36 <_dtoa_r+0x6e6>
 800c8ca:	9b02      	ldr	r3, [sp, #8]
 800c8cc:	429d      	cmp	r5, r3
 800c8ce:	f43f af7c 	beq.w	800c7ca <_dtoa_r+0x47a>
 800c8d2:	4b31      	ldr	r3, [pc, #196]	; (800c998 <_dtoa_r+0x648>)
 800c8d4:	ec51 0b19 	vmov	r0, r1, d9
 800c8d8:	2200      	movs	r2, #0
 800c8da:	f7f3 fe8d 	bl	80005f8 <__aeabi_dmul>
 800c8de:	4b2e      	ldr	r3, [pc, #184]	; (800c998 <_dtoa_r+0x648>)
 800c8e0:	ec41 0b19 	vmov	d9, r0, r1
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	4640      	mov	r0, r8
 800c8e8:	4649      	mov	r1, r9
 800c8ea:	f7f3 fe85 	bl	80005f8 <__aeabi_dmul>
 800c8ee:	4680      	mov	r8, r0
 800c8f0:	4689      	mov	r9, r1
 800c8f2:	e7c5      	b.n	800c880 <_dtoa_r+0x530>
 800c8f4:	ec51 0b17 	vmov	r0, r1, d7
 800c8f8:	f7f3 fe7e 	bl	80005f8 <__aeabi_dmul>
 800c8fc:	9b02      	ldr	r3, [sp, #8]
 800c8fe:	9d00      	ldr	r5, [sp, #0]
 800c900:	930f      	str	r3, [sp, #60]	; 0x3c
 800c902:	ec41 0b19 	vmov	d9, r0, r1
 800c906:	4649      	mov	r1, r9
 800c908:	4640      	mov	r0, r8
 800c90a:	f7f4 f925 	bl	8000b58 <__aeabi_d2iz>
 800c90e:	4606      	mov	r6, r0
 800c910:	f7f3 fe08 	bl	8000524 <__aeabi_i2d>
 800c914:	3630      	adds	r6, #48	; 0x30
 800c916:	4602      	mov	r2, r0
 800c918:	460b      	mov	r3, r1
 800c91a:	4640      	mov	r0, r8
 800c91c:	4649      	mov	r1, r9
 800c91e:	f7f3 fcb3 	bl	8000288 <__aeabi_dsub>
 800c922:	f805 6b01 	strb.w	r6, [r5], #1
 800c926:	9b02      	ldr	r3, [sp, #8]
 800c928:	429d      	cmp	r5, r3
 800c92a:	4680      	mov	r8, r0
 800c92c:	4689      	mov	r9, r1
 800c92e:	f04f 0200 	mov.w	r2, #0
 800c932:	d124      	bne.n	800c97e <_dtoa_r+0x62e>
 800c934:	4b1b      	ldr	r3, [pc, #108]	; (800c9a4 <_dtoa_r+0x654>)
 800c936:	ec51 0b19 	vmov	r0, r1, d9
 800c93a:	f7f3 fca7 	bl	800028c <__adddf3>
 800c93e:	4602      	mov	r2, r0
 800c940:	460b      	mov	r3, r1
 800c942:	4640      	mov	r0, r8
 800c944:	4649      	mov	r1, r9
 800c946:	f7f4 f8e7 	bl	8000b18 <__aeabi_dcmpgt>
 800c94a:	2800      	cmp	r0, #0
 800c94c:	d173      	bne.n	800ca36 <_dtoa_r+0x6e6>
 800c94e:	ec53 2b19 	vmov	r2, r3, d9
 800c952:	4914      	ldr	r1, [pc, #80]	; (800c9a4 <_dtoa_r+0x654>)
 800c954:	2000      	movs	r0, #0
 800c956:	f7f3 fc97 	bl	8000288 <__aeabi_dsub>
 800c95a:	4602      	mov	r2, r0
 800c95c:	460b      	mov	r3, r1
 800c95e:	4640      	mov	r0, r8
 800c960:	4649      	mov	r1, r9
 800c962:	f7f4 f8bb 	bl	8000adc <__aeabi_dcmplt>
 800c966:	2800      	cmp	r0, #0
 800c968:	f43f af2f 	beq.w	800c7ca <_dtoa_r+0x47a>
 800c96c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c96e:	1e6b      	subs	r3, r5, #1
 800c970:	930f      	str	r3, [sp, #60]	; 0x3c
 800c972:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c976:	2b30      	cmp	r3, #48	; 0x30
 800c978:	d0f8      	beq.n	800c96c <_dtoa_r+0x61c>
 800c97a:	46bb      	mov	fp, r7
 800c97c:	e04a      	b.n	800ca14 <_dtoa_r+0x6c4>
 800c97e:	4b06      	ldr	r3, [pc, #24]	; (800c998 <_dtoa_r+0x648>)
 800c980:	f7f3 fe3a 	bl	80005f8 <__aeabi_dmul>
 800c984:	4680      	mov	r8, r0
 800c986:	4689      	mov	r9, r1
 800c988:	e7bd      	b.n	800c906 <_dtoa_r+0x5b6>
 800c98a:	bf00      	nop
 800c98c:	080111c8 	.word	0x080111c8
 800c990:	080111a0 	.word	0x080111a0
 800c994:	3ff00000 	.word	0x3ff00000
 800c998:	40240000 	.word	0x40240000
 800c99c:	401c0000 	.word	0x401c0000
 800c9a0:	40140000 	.word	0x40140000
 800c9a4:	3fe00000 	.word	0x3fe00000
 800c9a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c9ac:	9d00      	ldr	r5, [sp, #0]
 800c9ae:	4642      	mov	r2, r8
 800c9b0:	464b      	mov	r3, r9
 800c9b2:	4630      	mov	r0, r6
 800c9b4:	4639      	mov	r1, r7
 800c9b6:	f7f3 ff49 	bl	800084c <__aeabi_ddiv>
 800c9ba:	f7f4 f8cd 	bl	8000b58 <__aeabi_d2iz>
 800c9be:	9001      	str	r0, [sp, #4]
 800c9c0:	f7f3 fdb0 	bl	8000524 <__aeabi_i2d>
 800c9c4:	4642      	mov	r2, r8
 800c9c6:	464b      	mov	r3, r9
 800c9c8:	f7f3 fe16 	bl	80005f8 <__aeabi_dmul>
 800c9cc:	4602      	mov	r2, r0
 800c9ce:	460b      	mov	r3, r1
 800c9d0:	4630      	mov	r0, r6
 800c9d2:	4639      	mov	r1, r7
 800c9d4:	f7f3 fc58 	bl	8000288 <__aeabi_dsub>
 800c9d8:	9e01      	ldr	r6, [sp, #4]
 800c9da:	9f04      	ldr	r7, [sp, #16]
 800c9dc:	3630      	adds	r6, #48	; 0x30
 800c9de:	f805 6b01 	strb.w	r6, [r5], #1
 800c9e2:	9e00      	ldr	r6, [sp, #0]
 800c9e4:	1bae      	subs	r6, r5, r6
 800c9e6:	42b7      	cmp	r7, r6
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	d134      	bne.n	800ca58 <_dtoa_r+0x708>
 800c9ee:	f7f3 fc4d 	bl	800028c <__adddf3>
 800c9f2:	4642      	mov	r2, r8
 800c9f4:	464b      	mov	r3, r9
 800c9f6:	4606      	mov	r6, r0
 800c9f8:	460f      	mov	r7, r1
 800c9fa:	f7f4 f88d 	bl	8000b18 <__aeabi_dcmpgt>
 800c9fe:	b9c8      	cbnz	r0, 800ca34 <_dtoa_r+0x6e4>
 800ca00:	4642      	mov	r2, r8
 800ca02:	464b      	mov	r3, r9
 800ca04:	4630      	mov	r0, r6
 800ca06:	4639      	mov	r1, r7
 800ca08:	f7f4 f85e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca0c:	b110      	cbz	r0, 800ca14 <_dtoa_r+0x6c4>
 800ca0e:	9b01      	ldr	r3, [sp, #4]
 800ca10:	07db      	lsls	r3, r3, #31
 800ca12:	d40f      	bmi.n	800ca34 <_dtoa_r+0x6e4>
 800ca14:	4651      	mov	r1, sl
 800ca16:	4620      	mov	r0, r4
 800ca18:	f000 fbcc 	bl	800d1b4 <_Bfree>
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ca20:	702b      	strb	r3, [r5, #0]
 800ca22:	f10b 0301 	add.w	r3, fp, #1
 800ca26:	6013      	str	r3, [r2, #0]
 800ca28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	f43f ace2 	beq.w	800c3f4 <_dtoa_r+0xa4>
 800ca30:	601d      	str	r5, [r3, #0]
 800ca32:	e4df      	b.n	800c3f4 <_dtoa_r+0xa4>
 800ca34:	465f      	mov	r7, fp
 800ca36:	462b      	mov	r3, r5
 800ca38:	461d      	mov	r5, r3
 800ca3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ca3e:	2a39      	cmp	r2, #57	; 0x39
 800ca40:	d106      	bne.n	800ca50 <_dtoa_r+0x700>
 800ca42:	9a00      	ldr	r2, [sp, #0]
 800ca44:	429a      	cmp	r2, r3
 800ca46:	d1f7      	bne.n	800ca38 <_dtoa_r+0x6e8>
 800ca48:	9900      	ldr	r1, [sp, #0]
 800ca4a:	2230      	movs	r2, #48	; 0x30
 800ca4c:	3701      	adds	r7, #1
 800ca4e:	700a      	strb	r2, [r1, #0]
 800ca50:	781a      	ldrb	r2, [r3, #0]
 800ca52:	3201      	adds	r2, #1
 800ca54:	701a      	strb	r2, [r3, #0]
 800ca56:	e790      	b.n	800c97a <_dtoa_r+0x62a>
 800ca58:	4ba3      	ldr	r3, [pc, #652]	; (800cce8 <_dtoa_r+0x998>)
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	f7f3 fdcc 	bl	80005f8 <__aeabi_dmul>
 800ca60:	2200      	movs	r2, #0
 800ca62:	2300      	movs	r3, #0
 800ca64:	4606      	mov	r6, r0
 800ca66:	460f      	mov	r7, r1
 800ca68:	f7f4 f82e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca6c:	2800      	cmp	r0, #0
 800ca6e:	d09e      	beq.n	800c9ae <_dtoa_r+0x65e>
 800ca70:	e7d0      	b.n	800ca14 <_dtoa_r+0x6c4>
 800ca72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca74:	2a00      	cmp	r2, #0
 800ca76:	f000 80ca 	beq.w	800cc0e <_dtoa_r+0x8be>
 800ca7a:	9a07      	ldr	r2, [sp, #28]
 800ca7c:	2a01      	cmp	r2, #1
 800ca7e:	f300 80ad 	bgt.w	800cbdc <_dtoa_r+0x88c>
 800ca82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ca84:	2a00      	cmp	r2, #0
 800ca86:	f000 80a5 	beq.w	800cbd4 <_dtoa_r+0x884>
 800ca8a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ca8e:	9e08      	ldr	r6, [sp, #32]
 800ca90:	9d05      	ldr	r5, [sp, #20]
 800ca92:	9a05      	ldr	r2, [sp, #20]
 800ca94:	441a      	add	r2, r3
 800ca96:	9205      	str	r2, [sp, #20]
 800ca98:	9a06      	ldr	r2, [sp, #24]
 800ca9a:	2101      	movs	r1, #1
 800ca9c:	441a      	add	r2, r3
 800ca9e:	4620      	mov	r0, r4
 800caa0:	9206      	str	r2, [sp, #24]
 800caa2:	f000 fc87 	bl	800d3b4 <__i2b>
 800caa6:	4607      	mov	r7, r0
 800caa8:	b165      	cbz	r5, 800cac4 <_dtoa_r+0x774>
 800caaa:	9b06      	ldr	r3, [sp, #24]
 800caac:	2b00      	cmp	r3, #0
 800caae:	dd09      	ble.n	800cac4 <_dtoa_r+0x774>
 800cab0:	42ab      	cmp	r3, r5
 800cab2:	9a05      	ldr	r2, [sp, #20]
 800cab4:	bfa8      	it	ge
 800cab6:	462b      	movge	r3, r5
 800cab8:	1ad2      	subs	r2, r2, r3
 800caba:	9205      	str	r2, [sp, #20]
 800cabc:	9a06      	ldr	r2, [sp, #24]
 800cabe:	1aed      	subs	r5, r5, r3
 800cac0:	1ad3      	subs	r3, r2, r3
 800cac2:	9306      	str	r3, [sp, #24]
 800cac4:	9b08      	ldr	r3, [sp, #32]
 800cac6:	b1f3      	cbz	r3, 800cb06 <_dtoa_r+0x7b6>
 800cac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800caca:	2b00      	cmp	r3, #0
 800cacc:	f000 80a3 	beq.w	800cc16 <_dtoa_r+0x8c6>
 800cad0:	2e00      	cmp	r6, #0
 800cad2:	dd10      	ble.n	800caf6 <_dtoa_r+0x7a6>
 800cad4:	4639      	mov	r1, r7
 800cad6:	4632      	mov	r2, r6
 800cad8:	4620      	mov	r0, r4
 800cada:	f000 fd2b 	bl	800d534 <__pow5mult>
 800cade:	4652      	mov	r2, sl
 800cae0:	4601      	mov	r1, r0
 800cae2:	4607      	mov	r7, r0
 800cae4:	4620      	mov	r0, r4
 800cae6:	f000 fc7b 	bl	800d3e0 <__multiply>
 800caea:	4651      	mov	r1, sl
 800caec:	4680      	mov	r8, r0
 800caee:	4620      	mov	r0, r4
 800caf0:	f000 fb60 	bl	800d1b4 <_Bfree>
 800caf4:	46c2      	mov	sl, r8
 800caf6:	9b08      	ldr	r3, [sp, #32]
 800caf8:	1b9a      	subs	r2, r3, r6
 800cafa:	d004      	beq.n	800cb06 <_dtoa_r+0x7b6>
 800cafc:	4651      	mov	r1, sl
 800cafe:	4620      	mov	r0, r4
 800cb00:	f000 fd18 	bl	800d534 <__pow5mult>
 800cb04:	4682      	mov	sl, r0
 800cb06:	2101      	movs	r1, #1
 800cb08:	4620      	mov	r0, r4
 800cb0a:	f000 fc53 	bl	800d3b4 <__i2b>
 800cb0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	4606      	mov	r6, r0
 800cb14:	f340 8081 	ble.w	800cc1a <_dtoa_r+0x8ca>
 800cb18:	461a      	mov	r2, r3
 800cb1a:	4601      	mov	r1, r0
 800cb1c:	4620      	mov	r0, r4
 800cb1e:	f000 fd09 	bl	800d534 <__pow5mult>
 800cb22:	9b07      	ldr	r3, [sp, #28]
 800cb24:	2b01      	cmp	r3, #1
 800cb26:	4606      	mov	r6, r0
 800cb28:	dd7a      	ble.n	800cc20 <_dtoa_r+0x8d0>
 800cb2a:	f04f 0800 	mov.w	r8, #0
 800cb2e:	6933      	ldr	r3, [r6, #16]
 800cb30:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800cb34:	6918      	ldr	r0, [r3, #16]
 800cb36:	f000 fbef 	bl	800d318 <__hi0bits>
 800cb3a:	f1c0 0020 	rsb	r0, r0, #32
 800cb3e:	9b06      	ldr	r3, [sp, #24]
 800cb40:	4418      	add	r0, r3
 800cb42:	f010 001f 	ands.w	r0, r0, #31
 800cb46:	f000 8094 	beq.w	800cc72 <_dtoa_r+0x922>
 800cb4a:	f1c0 0320 	rsb	r3, r0, #32
 800cb4e:	2b04      	cmp	r3, #4
 800cb50:	f340 8085 	ble.w	800cc5e <_dtoa_r+0x90e>
 800cb54:	9b05      	ldr	r3, [sp, #20]
 800cb56:	f1c0 001c 	rsb	r0, r0, #28
 800cb5a:	4403      	add	r3, r0
 800cb5c:	9305      	str	r3, [sp, #20]
 800cb5e:	9b06      	ldr	r3, [sp, #24]
 800cb60:	4403      	add	r3, r0
 800cb62:	4405      	add	r5, r0
 800cb64:	9306      	str	r3, [sp, #24]
 800cb66:	9b05      	ldr	r3, [sp, #20]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	dd05      	ble.n	800cb78 <_dtoa_r+0x828>
 800cb6c:	4651      	mov	r1, sl
 800cb6e:	461a      	mov	r2, r3
 800cb70:	4620      	mov	r0, r4
 800cb72:	f000 fd39 	bl	800d5e8 <__lshift>
 800cb76:	4682      	mov	sl, r0
 800cb78:	9b06      	ldr	r3, [sp, #24]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	dd05      	ble.n	800cb8a <_dtoa_r+0x83a>
 800cb7e:	4631      	mov	r1, r6
 800cb80:	461a      	mov	r2, r3
 800cb82:	4620      	mov	r0, r4
 800cb84:	f000 fd30 	bl	800d5e8 <__lshift>
 800cb88:	4606      	mov	r6, r0
 800cb8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d072      	beq.n	800cc76 <_dtoa_r+0x926>
 800cb90:	4631      	mov	r1, r6
 800cb92:	4650      	mov	r0, sl
 800cb94:	f000 fd94 	bl	800d6c0 <__mcmp>
 800cb98:	2800      	cmp	r0, #0
 800cb9a:	da6c      	bge.n	800cc76 <_dtoa_r+0x926>
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	4651      	mov	r1, sl
 800cba0:	220a      	movs	r2, #10
 800cba2:	4620      	mov	r0, r4
 800cba4:	f000 fb28 	bl	800d1f8 <__multadd>
 800cba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbaa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cbae:	4682      	mov	sl, r0
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	f000 81b0 	beq.w	800cf16 <_dtoa_r+0xbc6>
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	4639      	mov	r1, r7
 800cbba:	220a      	movs	r2, #10
 800cbbc:	4620      	mov	r0, r4
 800cbbe:	f000 fb1b 	bl	800d1f8 <__multadd>
 800cbc2:	9b01      	ldr	r3, [sp, #4]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	4607      	mov	r7, r0
 800cbc8:	f300 8096 	bgt.w	800ccf8 <_dtoa_r+0x9a8>
 800cbcc:	9b07      	ldr	r3, [sp, #28]
 800cbce:	2b02      	cmp	r3, #2
 800cbd0:	dc59      	bgt.n	800cc86 <_dtoa_r+0x936>
 800cbd2:	e091      	b.n	800ccf8 <_dtoa_r+0x9a8>
 800cbd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cbd6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cbda:	e758      	b.n	800ca8e <_dtoa_r+0x73e>
 800cbdc:	9b04      	ldr	r3, [sp, #16]
 800cbde:	1e5e      	subs	r6, r3, #1
 800cbe0:	9b08      	ldr	r3, [sp, #32]
 800cbe2:	42b3      	cmp	r3, r6
 800cbe4:	bfbf      	itttt	lt
 800cbe6:	9b08      	ldrlt	r3, [sp, #32]
 800cbe8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800cbea:	9608      	strlt	r6, [sp, #32]
 800cbec:	1af3      	sublt	r3, r6, r3
 800cbee:	bfb4      	ite	lt
 800cbf0:	18d2      	addlt	r2, r2, r3
 800cbf2:	1b9e      	subge	r6, r3, r6
 800cbf4:	9b04      	ldr	r3, [sp, #16]
 800cbf6:	bfbc      	itt	lt
 800cbf8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800cbfa:	2600      	movlt	r6, #0
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	bfb7      	itett	lt
 800cc00:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800cc04:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800cc08:	1a9d      	sublt	r5, r3, r2
 800cc0a:	2300      	movlt	r3, #0
 800cc0c:	e741      	b.n	800ca92 <_dtoa_r+0x742>
 800cc0e:	9e08      	ldr	r6, [sp, #32]
 800cc10:	9d05      	ldr	r5, [sp, #20]
 800cc12:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cc14:	e748      	b.n	800caa8 <_dtoa_r+0x758>
 800cc16:	9a08      	ldr	r2, [sp, #32]
 800cc18:	e770      	b.n	800cafc <_dtoa_r+0x7ac>
 800cc1a:	9b07      	ldr	r3, [sp, #28]
 800cc1c:	2b01      	cmp	r3, #1
 800cc1e:	dc19      	bgt.n	800cc54 <_dtoa_r+0x904>
 800cc20:	9b02      	ldr	r3, [sp, #8]
 800cc22:	b9bb      	cbnz	r3, 800cc54 <_dtoa_r+0x904>
 800cc24:	9b03      	ldr	r3, [sp, #12]
 800cc26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cc2a:	b99b      	cbnz	r3, 800cc54 <_dtoa_r+0x904>
 800cc2c:	9b03      	ldr	r3, [sp, #12]
 800cc2e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cc32:	0d1b      	lsrs	r3, r3, #20
 800cc34:	051b      	lsls	r3, r3, #20
 800cc36:	b183      	cbz	r3, 800cc5a <_dtoa_r+0x90a>
 800cc38:	9b05      	ldr	r3, [sp, #20]
 800cc3a:	3301      	adds	r3, #1
 800cc3c:	9305      	str	r3, [sp, #20]
 800cc3e:	9b06      	ldr	r3, [sp, #24]
 800cc40:	3301      	adds	r3, #1
 800cc42:	9306      	str	r3, [sp, #24]
 800cc44:	f04f 0801 	mov.w	r8, #1
 800cc48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	f47f af6f 	bne.w	800cb2e <_dtoa_r+0x7de>
 800cc50:	2001      	movs	r0, #1
 800cc52:	e774      	b.n	800cb3e <_dtoa_r+0x7ee>
 800cc54:	f04f 0800 	mov.w	r8, #0
 800cc58:	e7f6      	b.n	800cc48 <_dtoa_r+0x8f8>
 800cc5a:	4698      	mov	r8, r3
 800cc5c:	e7f4      	b.n	800cc48 <_dtoa_r+0x8f8>
 800cc5e:	d082      	beq.n	800cb66 <_dtoa_r+0x816>
 800cc60:	9a05      	ldr	r2, [sp, #20]
 800cc62:	331c      	adds	r3, #28
 800cc64:	441a      	add	r2, r3
 800cc66:	9205      	str	r2, [sp, #20]
 800cc68:	9a06      	ldr	r2, [sp, #24]
 800cc6a:	441a      	add	r2, r3
 800cc6c:	441d      	add	r5, r3
 800cc6e:	9206      	str	r2, [sp, #24]
 800cc70:	e779      	b.n	800cb66 <_dtoa_r+0x816>
 800cc72:	4603      	mov	r3, r0
 800cc74:	e7f4      	b.n	800cc60 <_dtoa_r+0x910>
 800cc76:	9b04      	ldr	r3, [sp, #16]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	dc37      	bgt.n	800ccec <_dtoa_r+0x99c>
 800cc7c:	9b07      	ldr	r3, [sp, #28]
 800cc7e:	2b02      	cmp	r3, #2
 800cc80:	dd34      	ble.n	800ccec <_dtoa_r+0x99c>
 800cc82:	9b04      	ldr	r3, [sp, #16]
 800cc84:	9301      	str	r3, [sp, #4]
 800cc86:	9b01      	ldr	r3, [sp, #4]
 800cc88:	b963      	cbnz	r3, 800cca4 <_dtoa_r+0x954>
 800cc8a:	4631      	mov	r1, r6
 800cc8c:	2205      	movs	r2, #5
 800cc8e:	4620      	mov	r0, r4
 800cc90:	f000 fab2 	bl	800d1f8 <__multadd>
 800cc94:	4601      	mov	r1, r0
 800cc96:	4606      	mov	r6, r0
 800cc98:	4650      	mov	r0, sl
 800cc9a:	f000 fd11 	bl	800d6c0 <__mcmp>
 800cc9e:	2800      	cmp	r0, #0
 800cca0:	f73f adbb 	bgt.w	800c81a <_dtoa_r+0x4ca>
 800cca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cca6:	9d00      	ldr	r5, [sp, #0]
 800cca8:	ea6f 0b03 	mvn.w	fp, r3
 800ccac:	f04f 0800 	mov.w	r8, #0
 800ccb0:	4631      	mov	r1, r6
 800ccb2:	4620      	mov	r0, r4
 800ccb4:	f000 fa7e 	bl	800d1b4 <_Bfree>
 800ccb8:	2f00      	cmp	r7, #0
 800ccba:	f43f aeab 	beq.w	800ca14 <_dtoa_r+0x6c4>
 800ccbe:	f1b8 0f00 	cmp.w	r8, #0
 800ccc2:	d005      	beq.n	800ccd0 <_dtoa_r+0x980>
 800ccc4:	45b8      	cmp	r8, r7
 800ccc6:	d003      	beq.n	800ccd0 <_dtoa_r+0x980>
 800ccc8:	4641      	mov	r1, r8
 800ccca:	4620      	mov	r0, r4
 800cccc:	f000 fa72 	bl	800d1b4 <_Bfree>
 800ccd0:	4639      	mov	r1, r7
 800ccd2:	4620      	mov	r0, r4
 800ccd4:	f000 fa6e 	bl	800d1b4 <_Bfree>
 800ccd8:	e69c      	b.n	800ca14 <_dtoa_r+0x6c4>
 800ccda:	2600      	movs	r6, #0
 800ccdc:	4637      	mov	r7, r6
 800ccde:	e7e1      	b.n	800cca4 <_dtoa_r+0x954>
 800cce0:	46bb      	mov	fp, r7
 800cce2:	4637      	mov	r7, r6
 800cce4:	e599      	b.n	800c81a <_dtoa_r+0x4ca>
 800cce6:	bf00      	nop
 800cce8:	40240000 	.word	0x40240000
 800ccec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	f000 80c8 	beq.w	800ce84 <_dtoa_r+0xb34>
 800ccf4:	9b04      	ldr	r3, [sp, #16]
 800ccf6:	9301      	str	r3, [sp, #4]
 800ccf8:	2d00      	cmp	r5, #0
 800ccfa:	dd05      	ble.n	800cd08 <_dtoa_r+0x9b8>
 800ccfc:	4639      	mov	r1, r7
 800ccfe:	462a      	mov	r2, r5
 800cd00:	4620      	mov	r0, r4
 800cd02:	f000 fc71 	bl	800d5e8 <__lshift>
 800cd06:	4607      	mov	r7, r0
 800cd08:	f1b8 0f00 	cmp.w	r8, #0
 800cd0c:	d05b      	beq.n	800cdc6 <_dtoa_r+0xa76>
 800cd0e:	6879      	ldr	r1, [r7, #4]
 800cd10:	4620      	mov	r0, r4
 800cd12:	f000 fa0f 	bl	800d134 <_Balloc>
 800cd16:	4605      	mov	r5, r0
 800cd18:	b928      	cbnz	r0, 800cd26 <_dtoa_r+0x9d6>
 800cd1a:	4b83      	ldr	r3, [pc, #524]	; (800cf28 <_dtoa_r+0xbd8>)
 800cd1c:	4602      	mov	r2, r0
 800cd1e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800cd22:	f7ff bb2e 	b.w	800c382 <_dtoa_r+0x32>
 800cd26:	693a      	ldr	r2, [r7, #16]
 800cd28:	3202      	adds	r2, #2
 800cd2a:	0092      	lsls	r2, r2, #2
 800cd2c:	f107 010c 	add.w	r1, r7, #12
 800cd30:	300c      	adds	r0, #12
 800cd32:	f7ff fa6e 	bl	800c212 <memcpy>
 800cd36:	2201      	movs	r2, #1
 800cd38:	4629      	mov	r1, r5
 800cd3a:	4620      	mov	r0, r4
 800cd3c:	f000 fc54 	bl	800d5e8 <__lshift>
 800cd40:	9b00      	ldr	r3, [sp, #0]
 800cd42:	3301      	adds	r3, #1
 800cd44:	9304      	str	r3, [sp, #16]
 800cd46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd4a:	4413      	add	r3, r2
 800cd4c:	9308      	str	r3, [sp, #32]
 800cd4e:	9b02      	ldr	r3, [sp, #8]
 800cd50:	f003 0301 	and.w	r3, r3, #1
 800cd54:	46b8      	mov	r8, r7
 800cd56:	9306      	str	r3, [sp, #24]
 800cd58:	4607      	mov	r7, r0
 800cd5a:	9b04      	ldr	r3, [sp, #16]
 800cd5c:	4631      	mov	r1, r6
 800cd5e:	3b01      	subs	r3, #1
 800cd60:	4650      	mov	r0, sl
 800cd62:	9301      	str	r3, [sp, #4]
 800cd64:	f7ff fa6a 	bl	800c23c <quorem>
 800cd68:	4641      	mov	r1, r8
 800cd6a:	9002      	str	r0, [sp, #8]
 800cd6c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cd70:	4650      	mov	r0, sl
 800cd72:	f000 fca5 	bl	800d6c0 <__mcmp>
 800cd76:	463a      	mov	r2, r7
 800cd78:	9005      	str	r0, [sp, #20]
 800cd7a:	4631      	mov	r1, r6
 800cd7c:	4620      	mov	r0, r4
 800cd7e:	f000 fcbb 	bl	800d6f8 <__mdiff>
 800cd82:	68c2      	ldr	r2, [r0, #12]
 800cd84:	4605      	mov	r5, r0
 800cd86:	bb02      	cbnz	r2, 800cdca <_dtoa_r+0xa7a>
 800cd88:	4601      	mov	r1, r0
 800cd8a:	4650      	mov	r0, sl
 800cd8c:	f000 fc98 	bl	800d6c0 <__mcmp>
 800cd90:	4602      	mov	r2, r0
 800cd92:	4629      	mov	r1, r5
 800cd94:	4620      	mov	r0, r4
 800cd96:	9209      	str	r2, [sp, #36]	; 0x24
 800cd98:	f000 fa0c 	bl	800d1b4 <_Bfree>
 800cd9c:	9b07      	ldr	r3, [sp, #28]
 800cd9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cda0:	9d04      	ldr	r5, [sp, #16]
 800cda2:	ea43 0102 	orr.w	r1, r3, r2
 800cda6:	9b06      	ldr	r3, [sp, #24]
 800cda8:	4319      	orrs	r1, r3
 800cdaa:	d110      	bne.n	800cdce <_dtoa_r+0xa7e>
 800cdac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cdb0:	d029      	beq.n	800ce06 <_dtoa_r+0xab6>
 800cdb2:	9b05      	ldr	r3, [sp, #20]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	dd02      	ble.n	800cdbe <_dtoa_r+0xa6e>
 800cdb8:	9b02      	ldr	r3, [sp, #8]
 800cdba:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cdbe:	9b01      	ldr	r3, [sp, #4]
 800cdc0:	f883 9000 	strb.w	r9, [r3]
 800cdc4:	e774      	b.n	800ccb0 <_dtoa_r+0x960>
 800cdc6:	4638      	mov	r0, r7
 800cdc8:	e7ba      	b.n	800cd40 <_dtoa_r+0x9f0>
 800cdca:	2201      	movs	r2, #1
 800cdcc:	e7e1      	b.n	800cd92 <_dtoa_r+0xa42>
 800cdce:	9b05      	ldr	r3, [sp, #20]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	db04      	blt.n	800cdde <_dtoa_r+0xa8e>
 800cdd4:	9907      	ldr	r1, [sp, #28]
 800cdd6:	430b      	orrs	r3, r1
 800cdd8:	9906      	ldr	r1, [sp, #24]
 800cdda:	430b      	orrs	r3, r1
 800cddc:	d120      	bne.n	800ce20 <_dtoa_r+0xad0>
 800cdde:	2a00      	cmp	r2, #0
 800cde0:	dded      	ble.n	800cdbe <_dtoa_r+0xa6e>
 800cde2:	4651      	mov	r1, sl
 800cde4:	2201      	movs	r2, #1
 800cde6:	4620      	mov	r0, r4
 800cde8:	f000 fbfe 	bl	800d5e8 <__lshift>
 800cdec:	4631      	mov	r1, r6
 800cdee:	4682      	mov	sl, r0
 800cdf0:	f000 fc66 	bl	800d6c0 <__mcmp>
 800cdf4:	2800      	cmp	r0, #0
 800cdf6:	dc03      	bgt.n	800ce00 <_dtoa_r+0xab0>
 800cdf8:	d1e1      	bne.n	800cdbe <_dtoa_r+0xa6e>
 800cdfa:	f019 0f01 	tst.w	r9, #1
 800cdfe:	d0de      	beq.n	800cdbe <_dtoa_r+0xa6e>
 800ce00:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ce04:	d1d8      	bne.n	800cdb8 <_dtoa_r+0xa68>
 800ce06:	9a01      	ldr	r2, [sp, #4]
 800ce08:	2339      	movs	r3, #57	; 0x39
 800ce0a:	7013      	strb	r3, [r2, #0]
 800ce0c:	462b      	mov	r3, r5
 800ce0e:	461d      	mov	r5, r3
 800ce10:	3b01      	subs	r3, #1
 800ce12:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ce16:	2a39      	cmp	r2, #57	; 0x39
 800ce18:	d06c      	beq.n	800cef4 <_dtoa_r+0xba4>
 800ce1a:	3201      	adds	r2, #1
 800ce1c:	701a      	strb	r2, [r3, #0]
 800ce1e:	e747      	b.n	800ccb0 <_dtoa_r+0x960>
 800ce20:	2a00      	cmp	r2, #0
 800ce22:	dd07      	ble.n	800ce34 <_dtoa_r+0xae4>
 800ce24:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ce28:	d0ed      	beq.n	800ce06 <_dtoa_r+0xab6>
 800ce2a:	9a01      	ldr	r2, [sp, #4]
 800ce2c:	f109 0301 	add.w	r3, r9, #1
 800ce30:	7013      	strb	r3, [r2, #0]
 800ce32:	e73d      	b.n	800ccb0 <_dtoa_r+0x960>
 800ce34:	9b04      	ldr	r3, [sp, #16]
 800ce36:	9a08      	ldr	r2, [sp, #32]
 800ce38:	f803 9c01 	strb.w	r9, [r3, #-1]
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	d043      	beq.n	800cec8 <_dtoa_r+0xb78>
 800ce40:	4651      	mov	r1, sl
 800ce42:	2300      	movs	r3, #0
 800ce44:	220a      	movs	r2, #10
 800ce46:	4620      	mov	r0, r4
 800ce48:	f000 f9d6 	bl	800d1f8 <__multadd>
 800ce4c:	45b8      	cmp	r8, r7
 800ce4e:	4682      	mov	sl, r0
 800ce50:	f04f 0300 	mov.w	r3, #0
 800ce54:	f04f 020a 	mov.w	r2, #10
 800ce58:	4641      	mov	r1, r8
 800ce5a:	4620      	mov	r0, r4
 800ce5c:	d107      	bne.n	800ce6e <_dtoa_r+0xb1e>
 800ce5e:	f000 f9cb 	bl	800d1f8 <__multadd>
 800ce62:	4680      	mov	r8, r0
 800ce64:	4607      	mov	r7, r0
 800ce66:	9b04      	ldr	r3, [sp, #16]
 800ce68:	3301      	adds	r3, #1
 800ce6a:	9304      	str	r3, [sp, #16]
 800ce6c:	e775      	b.n	800cd5a <_dtoa_r+0xa0a>
 800ce6e:	f000 f9c3 	bl	800d1f8 <__multadd>
 800ce72:	4639      	mov	r1, r7
 800ce74:	4680      	mov	r8, r0
 800ce76:	2300      	movs	r3, #0
 800ce78:	220a      	movs	r2, #10
 800ce7a:	4620      	mov	r0, r4
 800ce7c:	f000 f9bc 	bl	800d1f8 <__multadd>
 800ce80:	4607      	mov	r7, r0
 800ce82:	e7f0      	b.n	800ce66 <_dtoa_r+0xb16>
 800ce84:	9b04      	ldr	r3, [sp, #16]
 800ce86:	9301      	str	r3, [sp, #4]
 800ce88:	9d00      	ldr	r5, [sp, #0]
 800ce8a:	4631      	mov	r1, r6
 800ce8c:	4650      	mov	r0, sl
 800ce8e:	f7ff f9d5 	bl	800c23c <quorem>
 800ce92:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ce96:	9b00      	ldr	r3, [sp, #0]
 800ce98:	f805 9b01 	strb.w	r9, [r5], #1
 800ce9c:	1aea      	subs	r2, r5, r3
 800ce9e:	9b01      	ldr	r3, [sp, #4]
 800cea0:	4293      	cmp	r3, r2
 800cea2:	dd07      	ble.n	800ceb4 <_dtoa_r+0xb64>
 800cea4:	4651      	mov	r1, sl
 800cea6:	2300      	movs	r3, #0
 800cea8:	220a      	movs	r2, #10
 800ceaa:	4620      	mov	r0, r4
 800ceac:	f000 f9a4 	bl	800d1f8 <__multadd>
 800ceb0:	4682      	mov	sl, r0
 800ceb2:	e7ea      	b.n	800ce8a <_dtoa_r+0xb3a>
 800ceb4:	9b01      	ldr	r3, [sp, #4]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	bfc8      	it	gt
 800ceba:	461d      	movgt	r5, r3
 800cebc:	9b00      	ldr	r3, [sp, #0]
 800cebe:	bfd8      	it	le
 800cec0:	2501      	movle	r5, #1
 800cec2:	441d      	add	r5, r3
 800cec4:	f04f 0800 	mov.w	r8, #0
 800cec8:	4651      	mov	r1, sl
 800ceca:	2201      	movs	r2, #1
 800cecc:	4620      	mov	r0, r4
 800cece:	f000 fb8b 	bl	800d5e8 <__lshift>
 800ced2:	4631      	mov	r1, r6
 800ced4:	4682      	mov	sl, r0
 800ced6:	f000 fbf3 	bl	800d6c0 <__mcmp>
 800ceda:	2800      	cmp	r0, #0
 800cedc:	dc96      	bgt.n	800ce0c <_dtoa_r+0xabc>
 800cede:	d102      	bne.n	800cee6 <_dtoa_r+0xb96>
 800cee0:	f019 0f01 	tst.w	r9, #1
 800cee4:	d192      	bne.n	800ce0c <_dtoa_r+0xabc>
 800cee6:	462b      	mov	r3, r5
 800cee8:	461d      	mov	r5, r3
 800ceea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ceee:	2a30      	cmp	r2, #48	; 0x30
 800cef0:	d0fa      	beq.n	800cee8 <_dtoa_r+0xb98>
 800cef2:	e6dd      	b.n	800ccb0 <_dtoa_r+0x960>
 800cef4:	9a00      	ldr	r2, [sp, #0]
 800cef6:	429a      	cmp	r2, r3
 800cef8:	d189      	bne.n	800ce0e <_dtoa_r+0xabe>
 800cefa:	f10b 0b01 	add.w	fp, fp, #1
 800cefe:	2331      	movs	r3, #49	; 0x31
 800cf00:	e796      	b.n	800ce30 <_dtoa_r+0xae0>
 800cf02:	4b0a      	ldr	r3, [pc, #40]	; (800cf2c <_dtoa_r+0xbdc>)
 800cf04:	f7ff ba99 	b.w	800c43a <_dtoa_r+0xea>
 800cf08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	f47f aa6d 	bne.w	800c3ea <_dtoa_r+0x9a>
 800cf10:	4b07      	ldr	r3, [pc, #28]	; (800cf30 <_dtoa_r+0xbe0>)
 800cf12:	f7ff ba92 	b.w	800c43a <_dtoa_r+0xea>
 800cf16:	9b01      	ldr	r3, [sp, #4]
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	dcb5      	bgt.n	800ce88 <_dtoa_r+0xb38>
 800cf1c:	9b07      	ldr	r3, [sp, #28]
 800cf1e:	2b02      	cmp	r3, #2
 800cf20:	f73f aeb1 	bgt.w	800cc86 <_dtoa_r+0x936>
 800cf24:	e7b0      	b.n	800ce88 <_dtoa_r+0xb38>
 800cf26:	bf00      	nop
 800cf28:	08011136 	.word	0x08011136
 800cf2c:	08011091 	.word	0x08011091
 800cf30:	080110ba 	.word	0x080110ba

0800cf34 <_free_r>:
 800cf34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cf36:	2900      	cmp	r1, #0
 800cf38:	d044      	beq.n	800cfc4 <_free_r+0x90>
 800cf3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf3e:	9001      	str	r0, [sp, #4]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	f1a1 0404 	sub.w	r4, r1, #4
 800cf46:	bfb8      	it	lt
 800cf48:	18e4      	addlt	r4, r4, r3
 800cf4a:	f000 f8e7 	bl	800d11c <__malloc_lock>
 800cf4e:	4a1e      	ldr	r2, [pc, #120]	; (800cfc8 <_free_r+0x94>)
 800cf50:	9801      	ldr	r0, [sp, #4]
 800cf52:	6813      	ldr	r3, [r2, #0]
 800cf54:	b933      	cbnz	r3, 800cf64 <_free_r+0x30>
 800cf56:	6063      	str	r3, [r4, #4]
 800cf58:	6014      	str	r4, [r2, #0]
 800cf5a:	b003      	add	sp, #12
 800cf5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cf60:	f000 b8e2 	b.w	800d128 <__malloc_unlock>
 800cf64:	42a3      	cmp	r3, r4
 800cf66:	d908      	bls.n	800cf7a <_free_r+0x46>
 800cf68:	6825      	ldr	r5, [r4, #0]
 800cf6a:	1961      	adds	r1, r4, r5
 800cf6c:	428b      	cmp	r3, r1
 800cf6e:	bf01      	itttt	eq
 800cf70:	6819      	ldreq	r1, [r3, #0]
 800cf72:	685b      	ldreq	r3, [r3, #4]
 800cf74:	1949      	addeq	r1, r1, r5
 800cf76:	6021      	streq	r1, [r4, #0]
 800cf78:	e7ed      	b.n	800cf56 <_free_r+0x22>
 800cf7a:	461a      	mov	r2, r3
 800cf7c:	685b      	ldr	r3, [r3, #4]
 800cf7e:	b10b      	cbz	r3, 800cf84 <_free_r+0x50>
 800cf80:	42a3      	cmp	r3, r4
 800cf82:	d9fa      	bls.n	800cf7a <_free_r+0x46>
 800cf84:	6811      	ldr	r1, [r2, #0]
 800cf86:	1855      	adds	r5, r2, r1
 800cf88:	42a5      	cmp	r5, r4
 800cf8a:	d10b      	bne.n	800cfa4 <_free_r+0x70>
 800cf8c:	6824      	ldr	r4, [r4, #0]
 800cf8e:	4421      	add	r1, r4
 800cf90:	1854      	adds	r4, r2, r1
 800cf92:	42a3      	cmp	r3, r4
 800cf94:	6011      	str	r1, [r2, #0]
 800cf96:	d1e0      	bne.n	800cf5a <_free_r+0x26>
 800cf98:	681c      	ldr	r4, [r3, #0]
 800cf9a:	685b      	ldr	r3, [r3, #4]
 800cf9c:	6053      	str	r3, [r2, #4]
 800cf9e:	440c      	add	r4, r1
 800cfa0:	6014      	str	r4, [r2, #0]
 800cfa2:	e7da      	b.n	800cf5a <_free_r+0x26>
 800cfa4:	d902      	bls.n	800cfac <_free_r+0x78>
 800cfa6:	230c      	movs	r3, #12
 800cfa8:	6003      	str	r3, [r0, #0]
 800cfaa:	e7d6      	b.n	800cf5a <_free_r+0x26>
 800cfac:	6825      	ldr	r5, [r4, #0]
 800cfae:	1961      	adds	r1, r4, r5
 800cfb0:	428b      	cmp	r3, r1
 800cfb2:	bf04      	itt	eq
 800cfb4:	6819      	ldreq	r1, [r3, #0]
 800cfb6:	685b      	ldreq	r3, [r3, #4]
 800cfb8:	6063      	str	r3, [r4, #4]
 800cfba:	bf04      	itt	eq
 800cfbc:	1949      	addeq	r1, r1, r5
 800cfbe:	6021      	streq	r1, [r4, #0]
 800cfc0:	6054      	str	r4, [r2, #4]
 800cfc2:	e7ca      	b.n	800cf5a <_free_r+0x26>
 800cfc4:	b003      	add	sp, #12
 800cfc6:	bd30      	pop	{r4, r5, pc}
 800cfc8:	20005b2c 	.word	0x20005b2c

0800cfcc <malloc>:
 800cfcc:	4b02      	ldr	r3, [pc, #8]	; (800cfd8 <malloc+0xc>)
 800cfce:	4601      	mov	r1, r0
 800cfd0:	6818      	ldr	r0, [r3, #0]
 800cfd2:	f000 b823 	b.w	800d01c <_malloc_r>
 800cfd6:	bf00      	nop
 800cfd8:	20000120 	.word	0x20000120

0800cfdc <sbrk_aligned>:
 800cfdc:	b570      	push	{r4, r5, r6, lr}
 800cfde:	4e0e      	ldr	r6, [pc, #56]	; (800d018 <sbrk_aligned+0x3c>)
 800cfe0:	460c      	mov	r4, r1
 800cfe2:	6831      	ldr	r1, [r6, #0]
 800cfe4:	4605      	mov	r5, r0
 800cfe6:	b911      	cbnz	r1, 800cfee <sbrk_aligned+0x12>
 800cfe8:	f001 fe1a 	bl	800ec20 <_sbrk_r>
 800cfec:	6030      	str	r0, [r6, #0]
 800cfee:	4621      	mov	r1, r4
 800cff0:	4628      	mov	r0, r5
 800cff2:	f001 fe15 	bl	800ec20 <_sbrk_r>
 800cff6:	1c43      	adds	r3, r0, #1
 800cff8:	d00a      	beq.n	800d010 <sbrk_aligned+0x34>
 800cffa:	1cc4      	adds	r4, r0, #3
 800cffc:	f024 0403 	bic.w	r4, r4, #3
 800d000:	42a0      	cmp	r0, r4
 800d002:	d007      	beq.n	800d014 <sbrk_aligned+0x38>
 800d004:	1a21      	subs	r1, r4, r0
 800d006:	4628      	mov	r0, r5
 800d008:	f001 fe0a 	bl	800ec20 <_sbrk_r>
 800d00c:	3001      	adds	r0, #1
 800d00e:	d101      	bne.n	800d014 <sbrk_aligned+0x38>
 800d010:	f04f 34ff 	mov.w	r4, #4294967295
 800d014:	4620      	mov	r0, r4
 800d016:	bd70      	pop	{r4, r5, r6, pc}
 800d018:	20005b30 	.word	0x20005b30

0800d01c <_malloc_r>:
 800d01c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d020:	1ccd      	adds	r5, r1, #3
 800d022:	f025 0503 	bic.w	r5, r5, #3
 800d026:	3508      	adds	r5, #8
 800d028:	2d0c      	cmp	r5, #12
 800d02a:	bf38      	it	cc
 800d02c:	250c      	movcc	r5, #12
 800d02e:	2d00      	cmp	r5, #0
 800d030:	4607      	mov	r7, r0
 800d032:	db01      	blt.n	800d038 <_malloc_r+0x1c>
 800d034:	42a9      	cmp	r1, r5
 800d036:	d905      	bls.n	800d044 <_malloc_r+0x28>
 800d038:	230c      	movs	r3, #12
 800d03a:	603b      	str	r3, [r7, #0]
 800d03c:	2600      	movs	r6, #0
 800d03e:	4630      	mov	r0, r6
 800d040:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d044:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d118 <_malloc_r+0xfc>
 800d048:	f000 f868 	bl	800d11c <__malloc_lock>
 800d04c:	f8d8 3000 	ldr.w	r3, [r8]
 800d050:	461c      	mov	r4, r3
 800d052:	bb5c      	cbnz	r4, 800d0ac <_malloc_r+0x90>
 800d054:	4629      	mov	r1, r5
 800d056:	4638      	mov	r0, r7
 800d058:	f7ff ffc0 	bl	800cfdc <sbrk_aligned>
 800d05c:	1c43      	adds	r3, r0, #1
 800d05e:	4604      	mov	r4, r0
 800d060:	d155      	bne.n	800d10e <_malloc_r+0xf2>
 800d062:	f8d8 4000 	ldr.w	r4, [r8]
 800d066:	4626      	mov	r6, r4
 800d068:	2e00      	cmp	r6, #0
 800d06a:	d145      	bne.n	800d0f8 <_malloc_r+0xdc>
 800d06c:	2c00      	cmp	r4, #0
 800d06e:	d048      	beq.n	800d102 <_malloc_r+0xe6>
 800d070:	6823      	ldr	r3, [r4, #0]
 800d072:	4631      	mov	r1, r6
 800d074:	4638      	mov	r0, r7
 800d076:	eb04 0903 	add.w	r9, r4, r3
 800d07a:	f001 fdd1 	bl	800ec20 <_sbrk_r>
 800d07e:	4581      	cmp	r9, r0
 800d080:	d13f      	bne.n	800d102 <_malloc_r+0xe6>
 800d082:	6821      	ldr	r1, [r4, #0]
 800d084:	1a6d      	subs	r5, r5, r1
 800d086:	4629      	mov	r1, r5
 800d088:	4638      	mov	r0, r7
 800d08a:	f7ff ffa7 	bl	800cfdc <sbrk_aligned>
 800d08e:	3001      	adds	r0, #1
 800d090:	d037      	beq.n	800d102 <_malloc_r+0xe6>
 800d092:	6823      	ldr	r3, [r4, #0]
 800d094:	442b      	add	r3, r5
 800d096:	6023      	str	r3, [r4, #0]
 800d098:	f8d8 3000 	ldr.w	r3, [r8]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d038      	beq.n	800d112 <_malloc_r+0xf6>
 800d0a0:	685a      	ldr	r2, [r3, #4]
 800d0a2:	42a2      	cmp	r2, r4
 800d0a4:	d12b      	bne.n	800d0fe <_malloc_r+0xe2>
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	605a      	str	r2, [r3, #4]
 800d0aa:	e00f      	b.n	800d0cc <_malloc_r+0xb0>
 800d0ac:	6822      	ldr	r2, [r4, #0]
 800d0ae:	1b52      	subs	r2, r2, r5
 800d0b0:	d41f      	bmi.n	800d0f2 <_malloc_r+0xd6>
 800d0b2:	2a0b      	cmp	r2, #11
 800d0b4:	d917      	bls.n	800d0e6 <_malloc_r+0xca>
 800d0b6:	1961      	adds	r1, r4, r5
 800d0b8:	42a3      	cmp	r3, r4
 800d0ba:	6025      	str	r5, [r4, #0]
 800d0bc:	bf18      	it	ne
 800d0be:	6059      	strne	r1, [r3, #4]
 800d0c0:	6863      	ldr	r3, [r4, #4]
 800d0c2:	bf08      	it	eq
 800d0c4:	f8c8 1000 	streq.w	r1, [r8]
 800d0c8:	5162      	str	r2, [r4, r5]
 800d0ca:	604b      	str	r3, [r1, #4]
 800d0cc:	4638      	mov	r0, r7
 800d0ce:	f104 060b 	add.w	r6, r4, #11
 800d0d2:	f000 f829 	bl	800d128 <__malloc_unlock>
 800d0d6:	f026 0607 	bic.w	r6, r6, #7
 800d0da:	1d23      	adds	r3, r4, #4
 800d0dc:	1af2      	subs	r2, r6, r3
 800d0de:	d0ae      	beq.n	800d03e <_malloc_r+0x22>
 800d0e0:	1b9b      	subs	r3, r3, r6
 800d0e2:	50a3      	str	r3, [r4, r2]
 800d0e4:	e7ab      	b.n	800d03e <_malloc_r+0x22>
 800d0e6:	42a3      	cmp	r3, r4
 800d0e8:	6862      	ldr	r2, [r4, #4]
 800d0ea:	d1dd      	bne.n	800d0a8 <_malloc_r+0x8c>
 800d0ec:	f8c8 2000 	str.w	r2, [r8]
 800d0f0:	e7ec      	b.n	800d0cc <_malloc_r+0xb0>
 800d0f2:	4623      	mov	r3, r4
 800d0f4:	6864      	ldr	r4, [r4, #4]
 800d0f6:	e7ac      	b.n	800d052 <_malloc_r+0x36>
 800d0f8:	4634      	mov	r4, r6
 800d0fa:	6876      	ldr	r6, [r6, #4]
 800d0fc:	e7b4      	b.n	800d068 <_malloc_r+0x4c>
 800d0fe:	4613      	mov	r3, r2
 800d100:	e7cc      	b.n	800d09c <_malloc_r+0x80>
 800d102:	230c      	movs	r3, #12
 800d104:	603b      	str	r3, [r7, #0]
 800d106:	4638      	mov	r0, r7
 800d108:	f000 f80e 	bl	800d128 <__malloc_unlock>
 800d10c:	e797      	b.n	800d03e <_malloc_r+0x22>
 800d10e:	6025      	str	r5, [r4, #0]
 800d110:	e7dc      	b.n	800d0cc <_malloc_r+0xb0>
 800d112:	605b      	str	r3, [r3, #4]
 800d114:	deff      	udf	#255	; 0xff
 800d116:	bf00      	nop
 800d118:	20005b2c 	.word	0x20005b2c

0800d11c <__malloc_lock>:
 800d11c:	4801      	ldr	r0, [pc, #4]	; (800d124 <__malloc_lock+0x8>)
 800d11e:	f7ff b876 	b.w	800c20e <__retarget_lock_acquire_recursive>
 800d122:	bf00      	nop
 800d124:	20005b28 	.word	0x20005b28

0800d128 <__malloc_unlock>:
 800d128:	4801      	ldr	r0, [pc, #4]	; (800d130 <__malloc_unlock+0x8>)
 800d12a:	f7ff b871 	b.w	800c210 <__retarget_lock_release_recursive>
 800d12e:	bf00      	nop
 800d130:	20005b28 	.word	0x20005b28

0800d134 <_Balloc>:
 800d134:	b570      	push	{r4, r5, r6, lr}
 800d136:	69c6      	ldr	r6, [r0, #28]
 800d138:	4604      	mov	r4, r0
 800d13a:	460d      	mov	r5, r1
 800d13c:	b976      	cbnz	r6, 800d15c <_Balloc+0x28>
 800d13e:	2010      	movs	r0, #16
 800d140:	f7ff ff44 	bl	800cfcc <malloc>
 800d144:	4602      	mov	r2, r0
 800d146:	61e0      	str	r0, [r4, #28]
 800d148:	b920      	cbnz	r0, 800d154 <_Balloc+0x20>
 800d14a:	4b18      	ldr	r3, [pc, #96]	; (800d1ac <_Balloc+0x78>)
 800d14c:	4818      	ldr	r0, [pc, #96]	; (800d1b0 <_Balloc+0x7c>)
 800d14e:	216b      	movs	r1, #107	; 0x6b
 800d150:	f001 fd7e 	bl	800ec50 <__assert_func>
 800d154:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d158:	6006      	str	r6, [r0, #0]
 800d15a:	60c6      	str	r6, [r0, #12]
 800d15c:	69e6      	ldr	r6, [r4, #28]
 800d15e:	68f3      	ldr	r3, [r6, #12]
 800d160:	b183      	cbz	r3, 800d184 <_Balloc+0x50>
 800d162:	69e3      	ldr	r3, [r4, #28]
 800d164:	68db      	ldr	r3, [r3, #12]
 800d166:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d16a:	b9b8      	cbnz	r0, 800d19c <_Balloc+0x68>
 800d16c:	2101      	movs	r1, #1
 800d16e:	fa01 f605 	lsl.w	r6, r1, r5
 800d172:	1d72      	adds	r2, r6, #5
 800d174:	0092      	lsls	r2, r2, #2
 800d176:	4620      	mov	r0, r4
 800d178:	f001 fd88 	bl	800ec8c <_calloc_r>
 800d17c:	b160      	cbz	r0, 800d198 <_Balloc+0x64>
 800d17e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d182:	e00e      	b.n	800d1a2 <_Balloc+0x6e>
 800d184:	2221      	movs	r2, #33	; 0x21
 800d186:	2104      	movs	r1, #4
 800d188:	4620      	mov	r0, r4
 800d18a:	f001 fd7f 	bl	800ec8c <_calloc_r>
 800d18e:	69e3      	ldr	r3, [r4, #28]
 800d190:	60f0      	str	r0, [r6, #12]
 800d192:	68db      	ldr	r3, [r3, #12]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d1e4      	bne.n	800d162 <_Balloc+0x2e>
 800d198:	2000      	movs	r0, #0
 800d19a:	bd70      	pop	{r4, r5, r6, pc}
 800d19c:	6802      	ldr	r2, [r0, #0]
 800d19e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d1a2:	2300      	movs	r3, #0
 800d1a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d1a8:	e7f7      	b.n	800d19a <_Balloc+0x66>
 800d1aa:	bf00      	nop
 800d1ac:	080110c7 	.word	0x080110c7
 800d1b0:	08011147 	.word	0x08011147

0800d1b4 <_Bfree>:
 800d1b4:	b570      	push	{r4, r5, r6, lr}
 800d1b6:	69c6      	ldr	r6, [r0, #28]
 800d1b8:	4605      	mov	r5, r0
 800d1ba:	460c      	mov	r4, r1
 800d1bc:	b976      	cbnz	r6, 800d1dc <_Bfree+0x28>
 800d1be:	2010      	movs	r0, #16
 800d1c0:	f7ff ff04 	bl	800cfcc <malloc>
 800d1c4:	4602      	mov	r2, r0
 800d1c6:	61e8      	str	r0, [r5, #28]
 800d1c8:	b920      	cbnz	r0, 800d1d4 <_Bfree+0x20>
 800d1ca:	4b09      	ldr	r3, [pc, #36]	; (800d1f0 <_Bfree+0x3c>)
 800d1cc:	4809      	ldr	r0, [pc, #36]	; (800d1f4 <_Bfree+0x40>)
 800d1ce:	218f      	movs	r1, #143	; 0x8f
 800d1d0:	f001 fd3e 	bl	800ec50 <__assert_func>
 800d1d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d1d8:	6006      	str	r6, [r0, #0]
 800d1da:	60c6      	str	r6, [r0, #12]
 800d1dc:	b13c      	cbz	r4, 800d1ee <_Bfree+0x3a>
 800d1de:	69eb      	ldr	r3, [r5, #28]
 800d1e0:	6862      	ldr	r2, [r4, #4]
 800d1e2:	68db      	ldr	r3, [r3, #12]
 800d1e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d1e8:	6021      	str	r1, [r4, #0]
 800d1ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d1ee:	bd70      	pop	{r4, r5, r6, pc}
 800d1f0:	080110c7 	.word	0x080110c7
 800d1f4:	08011147 	.word	0x08011147

0800d1f8 <__multadd>:
 800d1f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1fc:	690d      	ldr	r5, [r1, #16]
 800d1fe:	4607      	mov	r7, r0
 800d200:	460c      	mov	r4, r1
 800d202:	461e      	mov	r6, r3
 800d204:	f101 0c14 	add.w	ip, r1, #20
 800d208:	2000      	movs	r0, #0
 800d20a:	f8dc 3000 	ldr.w	r3, [ip]
 800d20e:	b299      	uxth	r1, r3
 800d210:	fb02 6101 	mla	r1, r2, r1, r6
 800d214:	0c1e      	lsrs	r6, r3, #16
 800d216:	0c0b      	lsrs	r3, r1, #16
 800d218:	fb02 3306 	mla	r3, r2, r6, r3
 800d21c:	b289      	uxth	r1, r1
 800d21e:	3001      	adds	r0, #1
 800d220:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d224:	4285      	cmp	r5, r0
 800d226:	f84c 1b04 	str.w	r1, [ip], #4
 800d22a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d22e:	dcec      	bgt.n	800d20a <__multadd+0x12>
 800d230:	b30e      	cbz	r6, 800d276 <__multadd+0x7e>
 800d232:	68a3      	ldr	r3, [r4, #8]
 800d234:	42ab      	cmp	r3, r5
 800d236:	dc19      	bgt.n	800d26c <__multadd+0x74>
 800d238:	6861      	ldr	r1, [r4, #4]
 800d23a:	4638      	mov	r0, r7
 800d23c:	3101      	adds	r1, #1
 800d23e:	f7ff ff79 	bl	800d134 <_Balloc>
 800d242:	4680      	mov	r8, r0
 800d244:	b928      	cbnz	r0, 800d252 <__multadd+0x5a>
 800d246:	4602      	mov	r2, r0
 800d248:	4b0c      	ldr	r3, [pc, #48]	; (800d27c <__multadd+0x84>)
 800d24a:	480d      	ldr	r0, [pc, #52]	; (800d280 <__multadd+0x88>)
 800d24c:	21ba      	movs	r1, #186	; 0xba
 800d24e:	f001 fcff 	bl	800ec50 <__assert_func>
 800d252:	6922      	ldr	r2, [r4, #16]
 800d254:	3202      	adds	r2, #2
 800d256:	f104 010c 	add.w	r1, r4, #12
 800d25a:	0092      	lsls	r2, r2, #2
 800d25c:	300c      	adds	r0, #12
 800d25e:	f7fe ffd8 	bl	800c212 <memcpy>
 800d262:	4621      	mov	r1, r4
 800d264:	4638      	mov	r0, r7
 800d266:	f7ff ffa5 	bl	800d1b4 <_Bfree>
 800d26a:	4644      	mov	r4, r8
 800d26c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d270:	3501      	adds	r5, #1
 800d272:	615e      	str	r6, [r3, #20]
 800d274:	6125      	str	r5, [r4, #16]
 800d276:	4620      	mov	r0, r4
 800d278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d27c:	08011136 	.word	0x08011136
 800d280:	08011147 	.word	0x08011147

0800d284 <__s2b>:
 800d284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d288:	460c      	mov	r4, r1
 800d28a:	4615      	mov	r5, r2
 800d28c:	461f      	mov	r7, r3
 800d28e:	2209      	movs	r2, #9
 800d290:	3308      	adds	r3, #8
 800d292:	4606      	mov	r6, r0
 800d294:	fb93 f3f2 	sdiv	r3, r3, r2
 800d298:	2100      	movs	r1, #0
 800d29a:	2201      	movs	r2, #1
 800d29c:	429a      	cmp	r2, r3
 800d29e:	db09      	blt.n	800d2b4 <__s2b+0x30>
 800d2a0:	4630      	mov	r0, r6
 800d2a2:	f7ff ff47 	bl	800d134 <_Balloc>
 800d2a6:	b940      	cbnz	r0, 800d2ba <__s2b+0x36>
 800d2a8:	4602      	mov	r2, r0
 800d2aa:	4b19      	ldr	r3, [pc, #100]	; (800d310 <__s2b+0x8c>)
 800d2ac:	4819      	ldr	r0, [pc, #100]	; (800d314 <__s2b+0x90>)
 800d2ae:	21d3      	movs	r1, #211	; 0xd3
 800d2b0:	f001 fcce 	bl	800ec50 <__assert_func>
 800d2b4:	0052      	lsls	r2, r2, #1
 800d2b6:	3101      	adds	r1, #1
 800d2b8:	e7f0      	b.n	800d29c <__s2b+0x18>
 800d2ba:	9b08      	ldr	r3, [sp, #32]
 800d2bc:	6143      	str	r3, [r0, #20]
 800d2be:	2d09      	cmp	r5, #9
 800d2c0:	f04f 0301 	mov.w	r3, #1
 800d2c4:	6103      	str	r3, [r0, #16]
 800d2c6:	dd16      	ble.n	800d2f6 <__s2b+0x72>
 800d2c8:	f104 0909 	add.w	r9, r4, #9
 800d2cc:	46c8      	mov	r8, r9
 800d2ce:	442c      	add	r4, r5
 800d2d0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d2d4:	4601      	mov	r1, r0
 800d2d6:	3b30      	subs	r3, #48	; 0x30
 800d2d8:	220a      	movs	r2, #10
 800d2da:	4630      	mov	r0, r6
 800d2dc:	f7ff ff8c 	bl	800d1f8 <__multadd>
 800d2e0:	45a0      	cmp	r8, r4
 800d2e2:	d1f5      	bne.n	800d2d0 <__s2b+0x4c>
 800d2e4:	f1a5 0408 	sub.w	r4, r5, #8
 800d2e8:	444c      	add	r4, r9
 800d2ea:	1b2d      	subs	r5, r5, r4
 800d2ec:	1963      	adds	r3, r4, r5
 800d2ee:	42bb      	cmp	r3, r7
 800d2f0:	db04      	blt.n	800d2fc <__s2b+0x78>
 800d2f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2f6:	340a      	adds	r4, #10
 800d2f8:	2509      	movs	r5, #9
 800d2fa:	e7f6      	b.n	800d2ea <__s2b+0x66>
 800d2fc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d300:	4601      	mov	r1, r0
 800d302:	3b30      	subs	r3, #48	; 0x30
 800d304:	220a      	movs	r2, #10
 800d306:	4630      	mov	r0, r6
 800d308:	f7ff ff76 	bl	800d1f8 <__multadd>
 800d30c:	e7ee      	b.n	800d2ec <__s2b+0x68>
 800d30e:	bf00      	nop
 800d310:	08011136 	.word	0x08011136
 800d314:	08011147 	.word	0x08011147

0800d318 <__hi0bits>:
 800d318:	0c03      	lsrs	r3, r0, #16
 800d31a:	041b      	lsls	r3, r3, #16
 800d31c:	b9d3      	cbnz	r3, 800d354 <__hi0bits+0x3c>
 800d31e:	0400      	lsls	r0, r0, #16
 800d320:	2310      	movs	r3, #16
 800d322:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d326:	bf04      	itt	eq
 800d328:	0200      	lsleq	r0, r0, #8
 800d32a:	3308      	addeq	r3, #8
 800d32c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d330:	bf04      	itt	eq
 800d332:	0100      	lsleq	r0, r0, #4
 800d334:	3304      	addeq	r3, #4
 800d336:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d33a:	bf04      	itt	eq
 800d33c:	0080      	lsleq	r0, r0, #2
 800d33e:	3302      	addeq	r3, #2
 800d340:	2800      	cmp	r0, #0
 800d342:	db05      	blt.n	800d350 <__hi0bits+0x38>
 800d344:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d348:	f103 0301 	add.w	r3, r3, #1
 800d34c:	bf08      	it	eq
 800d34e:	2320      	moveq	r3, #32
 800d350:	4618      	mov	r0, r3
 800d352:	4770      	bx	lr
 800d354:	2300      	movs	r3, #0
 800d356:	e7e4      	b.n	800d322 <__hi0bits+0xa>

0800d358 <__lo0bits>:
 800d358:	6803      	ldr	r3, [r0, #0]
 800d35a:	f013 0207 	ands.w	r2, r3, #7
 800d35e:	d00c      	beq.n	800d37a <__lo0bits+0x22>
 800d360:	07d9      	lsls	r1, r3, #31
 800d362:	d422      	bmi.n	800d3aa <__lo0bits+0x52>
 800d364:	079a      	lsls	r2, r3, #30
 800d366:	bf49      	itett	mi
 800d368:	085b      	lsrmi	r3, r3, #1
 800d36a:	089b      	lsrpl	r3, r3, #2
 800d36c:	6003      	strmi	r3, [r0, #0]
 800d36e:	2201      	movmi	r2, #1
 800d370:	bf5c      	itt	pl
 800d372:	6003      	strpl	r3, [r0, #0]
 800d374:	2202      	movpl	r2, #2
 800d376:	4610      	mov	r0, r2
 800d378:	4770      	bx	lr
 800d37a:	b299      	uxth	r1, r3
 800d37c:	b909      	cbnz	r1, 800d382 <__lo0bits+0x2a>
 800d37e:	0c1b      	lsrs	r3, r3, #16
 800d380:	2210      	movs	r2, #16
 800d382:	b2d9      	uxtb	r1, r3
 800d384:	b909      	cbnz	r1, 800d38a <__lo0bits+0x32>
 800d386:	3208      	adds	r2, #8
 800d388:	0a1b      	lsrs	r3, r3, #8
 800d38a:	0719      	lsls	r1, r3, #28
 800d38c:	bf04      	itt	eq
 800d38e:	091b      	lsreq	r3, r3, #4
 800d390:	3204      	addeq	r2, #4
 800d392:	0799      	lsls	r1, r3, #30
 800d394:	bf04      	itt	eq
 800d396:	089b      	lsreq	r3, r3, #2
 800d398:	3202      	addeq	r2, #2
 800d39a:	07d9      	lsls	r1, r3, #31
 800d39c:	d403      	bmi.n	800d3a6 <__lo0bits+0x4e>
 800d39e:	085b      	lsrs	r3, r3, #1
 800d3a0:	f102 0201 	add.w	r2, r2, #1
 800d3a4:	d003      	beq.n	800d3ae <__lo0bits+0x56>
 800d3a6:	6003      	str	r3, [r0, #0]
 800d3a8:	e7e5      	b.n	800d376 <__lo0bits+0x1e>
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	e7e3      	b.n	800d376 <__lo0bits+0x1e>
 800d3ae:	2220      	movs	r2, #32
 800d3b0:	e7e1      	b.n	800d376 <__lo0bits+0x1e>
	...

0800d3b4 <__i2b>:
 800d3b4:	b510      	push	{r4, lr}
 800d3b6:	460c      	mov	r4, r1
 800d3b8:	2101      	movs	r1, #1
 800d3ba:	f7ff febb 	bl	800d134 <_Balloc>
 800d3be:	4602      	mov	r2, r0
 800d3c0:	b928      	cbnz	r0, 800d3ce <__i2b+0x1a>
 800d3c2:	4b05      	ldr	r3, [pc, #20]	; (800d3d8 <__i2b+0x24>)
 800d3c4:	4805      	ldr	r0, [pc, #20]	; (800d3dc <__i2b+0x28>)
 800d3c6:	f240 1145 	movw	r1, #325	; 0x145
 800d3ca:	f001 fc41 	bl	800ec50 <__assert_func>
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	6144      	str	r4, [r0, #20]
 800d3d2:	6103      	str	r3, [r0, #16]
 800d3d4:	bd10      	pop	{r4, pc}
 800d3d6:	bf00      	nop
 800d3d8:	08011136 	.word	0x08011136
 800d3dc:	08011147 	.word	0x08011147

0800d3e0 <__multiply>:
 800d3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e4:	4691      	mov	r9, r2
 800d3e6:	690a      	ldr	r2, [r1, #16]
 800d3e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d3ec:	429a      	cmp	r2, r3
 800d3ee:	bfb8      	it	lt
 800d3f0:	460b      	movlt	r3, r1
 800d3f2:	460c      	mov	r4, r1
 800d3f4:	bfbc      	itt	lt
 800d3f6:	464c      	movlt	r4, r9
 800d3f8:	4699      	movlt	r9, r3
 800d3fa:	6927      	ldr	r7, [r4, #16]
 800d3fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d400:	68a3      	ldr	r3, [r4, #8]
 800d402:	6861      	ldr	r1, [r4, #4]
 800d404:	eb07 060a 	add.w	r6, r7, sl
 800d408:	42b3      	cmp	r3, r6
 800d40a:	b085      	sub	sp, #20
 800d40c:	bfb8      	it	lt
 800d40e:	3101      	addlt	r1, #1
 800d410:	f7ff fe90 	bl	800d134 <_Balloc>
 800d414:	b930      	cbnz	r0, 800d424 <__multiply+0x44>
 800d416:	4602      	mov	r2, r0
 800d418:	4b44      	ldr	r3, [pc, #272]	; (800d52c <__multiply+0x14c>)
 800d41a:	4845      	ldr	r0, [pc, #276]	; (800d530 <__multiply+0x150>)
 800d41c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d420:	f001 fc16 	bl	800ec50 <__assert_func>
 800d424:	f100 0514 	add.w	r5, r0, #20
 800d428:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d42c:	462b      	mov	r3, r5
 800d42e:	2200      	movs	r2, #0
 800d430:	4543      	cmp	r3, r8
 800d432:	d321      	bcc.n	800d478 <__multiply+0x98>
 800d434:	f104 0314 	add.w	r3, r4, #20
 800d438:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d43c:	f109 0314 	add.w	r3, r9, #20
 800d440:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d444:	9202      	str	r2, [sp, #8]
 800d446:	1b3a      	subs	r2, r7, r4
 800d448:	3a15      	subs	r2, #21
 800d44a:	f022 0203 	bic.w	r2, r2, #3
 800d44e:	3204      	adds	r2, #4
 800d450:	f104 0115 	add.w	r1, r4, #21
 800d454:	428f      	cmp	r7, r1
 800d456:	bf38      	it	cc
 800d458:	2204      	movcc	r2, #4
 800d45a:	9201      	str	r2, [sp, #4]
 800d45c:	9a02      	ldr	r2, [sp, #8]
 800d45e:	9303      	str	r3, [sp, #12]
 800d460:	429a      	cmp	r2, r3
 800d462:	d80c      	bhi.n	800d47e <__multiply+0x9e>
 800d464:	2e00      	cmp	r6, #0
 800d466:	dd03      	ble.n	800d470 <__multiply+0x90>
 800d468:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d05b      	beq.n	800d528 <__multiply+0x148>
 800d470:	6106      	str	r6, [r0, #16]
 800d472:	b005      	add	sp, #20
 800d474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d478:	f843 2b04 	str.w	r2, [r3], #4
 800d47c:	e7d8      	b.n	800d430 <__multiply+0x50>
 800d47e:	f8b3 a000 	ldrh.w	sl, [r3]
 800d482:	f1ba 0f00 	cmp.w	sl, #0
 800d486:	d024      	beq.n	800d4d2 <__multiply+0xf2>
 800d488:	f104 0e14 	add.w	lr, r4, #20
 800d48c:	46a9      	mov	r9, r5
 800d48e:	f04f 0c00 	mov.w	ip, #0
 800d492:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d496:	f8d9 1000 	ldr.w	r1, [r9]
 800d49a:	fa1f fb82 	uxth.w	fp, r2
 800d49e:	b289      	uxth	r1, r1
 800d4a0:	fb0a 110b 	mla	r1, sl, fp, r1
 800d4a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d4a8:	f8d9 2000 	ldr.w	r2, [r9]
 800d4ac:	4461      	add	r1, ip
 800d4ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d4b2:	fb0a c20b 	mla	r2, sl, fp, ip
 800d4b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d4ba:	b289      	uxth	r1, r1
 800d4bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d4c0:	4577      	cmp	r7, lr
 800d4c2:	f849 1b04 	str.w	r1, [r9], #4
 800d4c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d4ca:	d8e2      	bhi.n	800d492 <__multiply+0xb2>
 800d4cc:	9a01      	ldr	r2, [sp, #4]
 800d4ce:	f845 c002 	str.w	ip, [r5, r2]
 800d4d2:	9a03      	ldr	r2, [sp, #12]
 800d4d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d4d8:	3304      	adds	r3, #4
 800d4da:	f1b9 0f00 	cmp.w	r9, #0
 800d4de:	d021      	beq.n	800d524 <__multiply+0x144>
 800d4e0:	6829      	ldr	r1, [r5, #0]
 800d4e2:	f104 0c14 	add.w	ip, r4, #20
 800d4e6:	46ae      	mov	lr, r5
 800d4e8:	f04f 0a00 	mov.w	sl, #0
 800d4ec:	f8bc b000 	ldrh.w	fp, [ip]
 800d4f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d4f4:	fb09 220b 	mla	r2, r9, fp, r2
 800d4f8:	4452      	add	r2, sl
 800d4fa:	b289      	uxth	r1, r1
 800d4fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d500:	f84e 1b04 	str.w	r1, [lr], #4
 800d504:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d508:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d50c:	f8be 1000 	ldrh.w	r1, [lr]
 800d510:	fb09 110a 	mla	r1, r9, sl, r1
 800d514:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d518:	4567      	cmp	r7, ip
 800d51a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d51e:	d8e5      	bhi.n	800d4ec <__multiply+0x10c>
 800d520:	9a01      	ldr	r2, [sp, #4]
 800d522:	50a9      	str	r1, [r5, r2]
 800d524:	3504      	adds	r5, #4
 800d526:	e799      	b.n	800d45c <__multiply+0x7c>
 800d528:	3e01      	subs	r6, #1
 800d52a:	e79b      	b.n	800d464 <__multiply+0x84>
 800d52c:	08011136 	.word	0x08011136
 800d530:	08011147 	.word	0x08011147

0800d534 <__pow5mult>:
 800d534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d538:	4615      	mov	r5, r2
 800d53a:	f012 0203 	ands.w	r2, r2, #3
 800d53e:	4606      	mov	r6, r0
 800d540:	460f      	mov	r7, r1
 800d542:	d007      	beq.n	800d554 <__pow5mult+0x20>
 800d544:	4c25      	ldr	r4, [pc, #148]	; (800d5dc <__pow5mult+0xa8>)
 800d546:	3a01      	subs	r2, #1
 800d548:	2300      	movs	r3, #0
 800d54a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d54e:	f7ff fe53 	bl	800d1f8 <__multadd>
 800d552:	4607      	mov	r7, r0
 800d554:	10ad      	asrs	r5, r5, #2
 800d556:	d03d      	beq.n	800d5d4 <__pow5mult+0xa0>
 800d558:	69f4      	ldr	r4, [r6, #28]
 800d55a:	b97c      	cbnz	r4, 800d57c <__pow5mult+0x48>
 800d55c:	2010      	movs	r0, #16
 800d55e:	f7ff fd35 	bl	800cfcc <malloc>
 800d562:	4602      	mov	r2, r0
 800d564:	61f0      	str	r0, [r6, #28]
 800d566:	b928      	cbnz	r0, 800d574 <__pow5mult+0x40>
 800d568:	4b1d      	ldr	r3, [pc, #116]	; (800d5e0 <__pow5mult+0xac>)
 800d56a:	481e      	ldr	r0, [pc, #120]	; (800d5e4 <__pow5mult+0xb0>)
 800d56c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d570:	f001 fb6e 	bl	800ec50 <__assert_func>
 800d574:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d578:	6004      	str	r4, [r0, #0]
 800d57a:	60c4      	str	r4, [r0, #12]
 800d57c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d580:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d584:	b94c      	cbnz	r4, 800d59a <__pow5mult+0x66>
 800d586:	f240 2171 	movw	r1, #625	; 0x271
 800d58a:	4630      	mov	r0, r6
 800d58c:	f7ff ff12 	bl	800d3b4 <__i2b>
 800d590:	2300      	movs	r3, #0
 800d592:	f8c8 0008 	str.w	r0, [r8, #8]
 800d596:	4604      	mov	r4, r0
 800d598:	6003      	str	r3, [r0, #0]
 800d59a:	f04f 0900 	mov.w	r9, #0
 800d59e:	07eb      	lsls	r3, r5, #31
 800d5a0:	d50a      	bpl.n	800d5b8 <__pow5mult+0x84>
 800d5a2:	4639      	mov	r1, r7
 800d5a4:	4622      	mov	r2, r4
 800d5a6:	4630      	mov	r0, r6
 800d5a8:	f7ff ff1a 	bl	800d3e0 <__multiply>
 800d5ac:	4639      	mov	r1, r7
 800d5ae:	4680      	mov	r8, r0
 800d5b0:	4630      	mov	r0, r6
 800d5b2:	f7ff fdff 	bl	800d1b4 <_Bfree>
 800d5b6:	4647      	mov	r7, r8
 800d5b8:	106d      	asrs	r5, r5, #1
 800d5ba:	d00b      	beq.n	800d5d4 <__pow5mult+0xa0>
 800d5bc:	6820      	ldr	r0, [r4, #0]
 800d5be:	b938      	cbnz	r0, 800d5d0 <__pow5mult+0x9c>
 800d5c0:	4622      	mov	r2, r4
 800d5c2:	4621      	mov	r1, r4
 800d5c4:	4630      	mov	r0, r6
 800d5c6:	f7ff ff0b 	bl	800d3e0 <__multiply>
 800d5ca:	6020      	str	r0, [r4, #0]
 800d5cc:	f8c0 9000 	str.w	r9, [r0]
 800d5d0:	4604      	mov	r4, r0
 800d5d2:	e7e4      	b.n	800d59e <__pow5mult+0x6a>
 800d5d4:	4638      	mov	r0, r7
 800d5d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5da:	bf00      	nop
 800d5dc:	08011290 	.word	0x08011290
 800d5e0:	080110c7 	.word	0x080110c7
 800d5e4:	08011147 	.word	0x08011147

0800d5e8 <__lshift>:
 800d5e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5ec:	460c      	mov	r4, r1
 800d5ee:	6849      	ldr	r1, [r1, #4]
 800d5f0:	6923      	ldr	r3, [r4, #16]
 800d5f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d5f6:	68a3      	ldr	r3, [r4, #8]
 800d5f8:	4607      	mov	r7, r0
 800d5fa:	4691      	mov	r9, r2
 800d5fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d600:	f108 0601 	add.w	r6, r8, #1
 800d604:	42b3      	cmp	r3, r6
 800d606:	db0b      	blt.n	800d620 <__lshift+0x38>
 800d608:	4638      	mov	r0, r7
 800d60a:	f7ff fd93 	bl	800d134 <_Balloc>
 800d60e:	4605      	mov	r5, r0
 800d610:	b948      	cbnz	r0, 800d626 <__lshift+0x3e>
 800d612:	4602      	mov	r2, r0
 800d614:	4b28      	ldr	r3, [pc, #160]	; (800d6b8 <__lshift+0xd0>)
 800d616:	4829      	ldr	r0, [pc, #164]	; (800d6bc <__lshift+0xd4>)
 800d618:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d61c:	f001 fb18 	bl	800ec50 <__assert_func>
 800d620:	3101      	adds	r1, #1
 800d622:	005b      	lsls	r3, r3, #1
 800d624:	e7ee      	b.n	800d604 <__lshift+0x1c>
 800d626:	2300      	movs	r3, #0
 800d628:	f100 0114 	add.w	r1, r0, #20
 800d62c:	f100 0210 	add.w	r2, r0, #16
 800d630:	4618      	mov	r0, r3
 800d632:	4553      	cmp	r3, sl
 800d634:	db33      	blt.n	800d69e <__lshift+0xb6>
 800d636:	6920      	ldr	r0, [r4, #16]
 800d638:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d63c:	f104 0314 	add.w	r3, r4, #20
 800d640:	f019 091f 	ands.w	r9, r9, #31
 800d644:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d648:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d64c:	d02b      	beq.n	800d6a6 <__lshift+0xbe>
 800d64e:	f1c9 0e20 	rsb	lr, r9, #32
 800d652:	468a      	mov	sl, r1
 800d654:	2200      	movs	r2, #0
 800d656:	6818      	ldr	r0, [r3, #0]
 800d658:	fa00 f009 	lsl.w	r0, r0, r9
 800d65c:	4310      	orrs	r0, r2
 800d65e:	f84a 0b04 	str.w	r0, [sl], #4
 800d662:	f853 2b04 	ldr.w	r2, [r3], #4
 800d666:	459c      	cmp	ip, r3
 800d668:	fa22 f20e 	lsr.w	r2, r2, lr
 800d66c:	d8f3      	bhi.n	800d656 <__lshift+0x6e>
 800d66e:	ebac 0304 	sub.w	r3, ip, r4
 800d672:	3b15      	subs	r3, #21
 800d674:	f023 0303 	bic.w	r3, r3, #3
 800d678:	3304      	adds	r3, #4
 800d67a:	f104 0015 	add.w	r0, r4, #21
 800d67e:	4584      	cmp	ip, r0
 800d680:	bf38      	it	cc
 800d682:	2304      	movcc	r3, #4
 800d684:	50ca      	str	r2, [r1, r3]
 800d686:	b10a      	cbz	r2, 800d68c <__lshift+0xa4>
 800d688:	f108 0602 	add.w	r6, r8, #2
 800d68c:	3e01      	subs	r6, #1
 800d68e:	4638      	mov	r0, r7
 800d690:	612e      	str	r6, [r5, #16]
 800d692:	4621      	mov	r1, r4
 800d694:	f7ff fd8e 	bl	800d1b4 <_Bfree>
 800d698:	4628      	mov	r0, r5
 800d69a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d69e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d6a2:	3301      	adds	r3, #1
 800d6a4:	e7c5      	b.n	800d632 <__lshift+0x4a>
 800d6a6:	3904      	subs	r1, #4
 800d6a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6ac:	f841 2f04 	str.w	r2, [r1, #4]!
 800d6b0:	459c      	cmp	ip, r3
 800d6b2:	d8f9      	bhi.n	800d6a8 <__lshift+0xc0>
 800d6b4:	e7ea      	b.n	800d68c <__lshift+0xa4>
 800d6b6:	bf00      	nop
 800d6b8:	08011136 	.word	0x08011136
 800d6bc:	08011147 	.word	0x08011147

0800d6c0 <__mcmp>:
 800d6c0:	b530      	push	{r4, r5, lr}
 800d6c2:	6902      	ldr	r2, [r0, #16]
 800d6c4:	690c      	ldr	r4, [r1, #16]
 800d6c6:	1b12      	subs	r2, r2, r4
 800d6c8:	d10e      	bne.n	800d6e8 <__mcmp+0x28>
 800d6ca:	f100 0314 	add.w	r3, r0, #20
 800d6ce:	3114      	adds	r1, #20
 800d6d0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d6d4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d6d8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d6dc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d6e0:	42a5      	cmp	r5, r4
 800d6e2:	d003      	beq.n	800d6ec <__mcmp+0x2c>
 800d6e4:	d305      	bcc.n	800d6f2 <__mcmp+0x32>
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	4610      	mov	r0, r2
 800d6ea:	bd30      	pop	{r4, r5, pc}
 800d6ec:	4283      	cmp	r3, r0
 800d6ee:	d3f3      	bcc.n	800d6d8 <__mcmp+0x18>
 800d6f0:	e7fa      	b.n	800d6e8 <__mcmp+0x28>
 800d6f2:	f04f 32ff 	mov.w	r2, #4294967295
 800d6f6:	e7f7      	b.n	800d6e8 <__mcmp+0x28>

0800d6f8 <__mdiff>:
 800d6f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6fc:	460c      	mov	r4, r1
 800d6fe:	4606      	mov	r6, r0
 800d700:	4611      	mov	r1, r2
 800d702:	4620      	mov	r0, r4
 800d704:	4690      	mov	r8, r2
 800d706:	f7ff ffdb 	bl	800d6c0 <__mcmp>
 800d70a:	1e05      	subs	r5, r0, #0
 800d70c:	d110      	bne.n	800d730 <__mdiff+0x38>
 800d70e:	4629      	mov	r1, r5
 800d710:	4630      	mov	r0, r6
 800d712:	f7ff fd0f 	bl	800d134 <_Balloc>
 800d716:	b930      	cbnz	r0, 800d726 <__mdiff+0x2e>
 800d718:	4b3a      	ldr	r3, [pc, #232]	; (800d804 <__mdiff+0x10c>)
 800d71a:	4602      	mov	r2, r0
 800d71c:	f240 2137 	movw	r1, #567	; 0x237
 800d720:	4839      	ldr	r0, [pc, #228]	; (800d808 <__mdiff+0x110>)
 800d722:	f001 fa95 	bl	800ec50 <__assert_func>
 800d726:	2301      	movs	r3, #1
 800d728:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d72c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d730:	bfa4      	itt	ge
 800d732:	4643      	movge	r3, r8
 800d734:	46a0      	movge	r8, r4
 800d736:	4630      	mov	r0, r6
 800d738:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d73c:	bfa6      	itte	ge
 800d73e:	461c      	movge	r4, r3
 800d740:	2500      	movge	r5, #0
 800d742:	2501      	movlt	r5, #1
 800d744:	f7ff fcf6 	bl	800d134 <_Balloc>
 800d748:	b920      	cbnz	r0, 800d754 <__mdiff+0x5c>
 800d74a:	4b2e      	ldr	r3, [pc, #184]	; (800d804 <__mdiff+0x10c>)
 800d74c:	4602      	mov	r2, r0
 800d74e:	f240 2145 	movw	r1, #581	; 0x245
 800d752:	e7e5      	b.n	800d720 <__mdiff+0x28>
 800d754:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d758:	6926      	ldr	r6, [r4, #16]
 800d75a:	60c5      	str	r5, [r0, #12]
 800d75c:	f104 0914 	add.w	r9, r4, #20
 800d760:	f108 0514 	add.w	r5, r8, #20
 800d764:	f100 0e14 	add.w	lr, r0, #20
 800d768:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d76c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d770:	f108 0210 	add.w	r2, r8, #16
 800d774:	46f2      	mov	sl, lr
 800d776:	2100      	movs	r1, #0
 800d778:	f859 3b04 	ldr.w	r3, [r9], #4
 800d77c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d780:	fa11 f88b 	uxtah	r8, r1, fp
 800d784:	b299      	uxth	r1, r3
 800d786:	0c1b      	lsrs	r3, r3, #16
 800d788:	eba8 0801 	sub.w	r8, r8, r1
 800d78c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d790:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d794:	fa1f f888 	uxth.w	r8, r8
 800d798:	1419      	asrs	r1, r3, #16
 800d79a:	454e      	cmp	r6, r9
 800d79c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d7a0:	f84a 3b04 	str.w	r3, [sl], #4
 800d7a4:	d8e8      	bhi.n	800d778 <__mdiff+0x80>
 800d7a6:	1b33      	subs	r3, r6, r4
 800d7a8:	3b15      	subs	r3, #21
 800d7aa:	f023 0303 	bic.w	r3, r3, #3
 800d7ae:	3304      	adds	r3, #4
 800d7b0:	3415      	adds	r4, #21
 800d7b2:	42a6      	cmp	r6, r4
 800d7b4:	bf38      	it	cc
 800d7b6:	2304      	movcc	r3, #4
 800d7b8:	441d      	add	r5, r3
 800d7ba:	4473      	add	r3, lr
 800d7bc:	469e      	mov	lr, r3
 800d7be:	462e      	mov	r6, r5
 800d7c0:	4566      	cmp	r6, ip
 800d7c2:	d30e      	bcc.n	800d7e2 <__mdiff+0xea>
 800d7c4:	f10c 0203 	add.w	r2, ip, #3
 800d7c8:	1b52      	subs	r2, r2, r5
 800d7ca:	f022 0203 	bic.w	r2, r2, #3
 800d7ce:	3d03      	subs	r5, #3
 800d7d0:	45ac      	cmp	ip, r5
 800d7d2:	bf38      	it	cc
 800d7d4:	2200      	movcc	r2, #0
 800d7d6:	4413      	add	r3, r2
 800d7d8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d7dc:	b17a      	cbz	r2, 800d7fe <__mdiff+0x106>
 800d7de:	6107      	str	r7, [r0, #16]
 800d7e0:	e7a4      	b.n	800d72c <__mdiff+0x34>
 800d7e2:	f856 8b04 	ldr.w	r8, [r6], #4
 800d7e6:	fa11 f288 	uxtah	r2, r1, r8
 800d7ea:	1414      	asrs	r4, r2, #16
 800d7ec:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d7f0:	b292      	uxth	r2, r2
 800d7f2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d7f6:	f84e 2b04 	str.w	r2, [lr], #4
 800d7fa:	1421      	asrs	r1, r4, #16
 800d7fc:	e7e0      	b.n	800d7c0 <__mdiff+0xc8>
 800d7fe:	3f01      	subs	r7, #1
 800d800:	e7ea      	b.n	800d7d8 <__mdiff+0xe0>
 800d802:	bf00      	nop
 800d804:	08011136 	.word	0x08011136
 800d808:	08011147 	.word	0x08011147

0800d80c <__ulp>:
 800d80c:	b082      	sub	sp, #8
 800d80e:	ed8d 0b00 	vstr	d0, [sp]
 800d812:	9a01      	ldr	r2, [sp, #4]
 800d814:	4b0f      	ldr	r3, [pc, #60]	; (800d854 <__ulp+0x48>)
 800d816:	4013      	ands	r3, r2
 800d818:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	dc08      	bgt.n	800d832 <__ulp+0x26>
 800d820:	425b      	negs	r3, r3
 800d822:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800d826:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d82a:	da04      	bge.n	800d836 <__ulp+0x2a>
 800d82c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d830:	4113      	asrs	r3, r2
 800d832:	2200      	movs	r2, #0
 800d834:	e008      	b.n	800d848 <__ulp+0x3c>
 800d836:	f1a2 0314 	sub.w	r3, r2, #20
 800d83a:	2b1e      	cmp	r3, #30
 800d83c:	bfda      	itte	le
 800d83e:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800d842:	40da      	lsrle	r2, r3
 800d844:	2201      	movgt	r2, #1
 800d846:	2300      	movs	r3, #0
 800d848:	4619      	mov	r1, r3
 800d84a:	4610      	mov	r0, r2
 800d84c:	ec41 0b10 	vmov	d0, r0, r1
 800d850:	b002      	add	sp, #8
 800d852:	4770      	bx	lr
 800d854:	7ff00000 	.word	0x7ff00000

0800d858 <__b2d>:
 800d858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d85c:	6906      	ldr	r6, [r0, #16]
 800d85e:	f100 0814 	add.w	r8, r0, #20
 800d862:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d866:	1f37      	subs	r7, r6, #4
 800d868:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d86c:	4610      	mov	r0, r2
 800d86e:	f7ff fd53 	bl	800d318 <__hi0bits>
 800d872:	f1c0 0320 	rsb	r3, r0, #32
 800d876:	280a      	cmp	r0, #10
 800d878:	600b      	str	r3, [r1, #0]
 800d87a:	491b      	ldr	r1, [pc, #108]	; (800d8e8 <__b2d+0x90>)
 800d87c:	dc15      	bgt.n	800d8aa <__b2d+0x52>
 800d87e:	f1c0 0c0b 	rsb	ip, r0, #11
 800d882:	fa22 f30c 	lsr.w	r3, r2, ip
 800d886:	45b8      	cmp	r8, r7
 800d888:	ea43 0501 	orr.w	r5, r3, r1
 800d88c:	bf34      	ite	cc
 800d88e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d892:	2300      	movcs	r3, #0
 800d894:	3015      	adds	r0, #21
 800d896:	fa02 f000 	lsl.w	r0, r2, r0
 800d89a:	fa23 f30c 	lsr.w	r3, r3, ip
 800d89e:	4303      	orrs	r3, r0
 800d8a0:	461c      	mov	r4, r3
 800d8a2:	ec45 4b10 	vmov	d0, r4, r5
 800d8a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8aa:	45b8      	cmp	r8, r7
 800d8ac:	bf3a      	itte	cc
 800d8ae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d8b2:	f1a6 0708 	subcc.w	r7, r6, #8
 800d8b6:	2300      	movcs	r3, #0
 800d8b8:	380b      	subs	r0, #11
 800d8ba:	d012      	beq.n	800d8e2 <__b2d+0x8a>
 800d8bc:	f1c0 0120 	rsb	r1, r0, #32
 800d8c0:	fa23 f401 	lsr.w	r4, r3, r1
 800d8c4:	4082      	lsls	r2, r0
 800d8c6:	4322      	orrs	r2, r4
 800d8c8:	4547      	cmp	r7, r8
 800d8ca:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800d8ce:	bf8c      	ite	hi
 800d8d0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d8d4:	2200      	movls	r2, #0
 800d8d6:	4083      	lsls	r3, r0
 800d8d8:	40ca      	lsrs	r2, r1
 800d8da:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d8de:	4313      	orrs	r3, r2
 800d8e0:	e7de      	b.n	800d8a0 <__b2d+0x48>
 800d8e2:	ea42 0501 	orr.w	r5, r2, r1
 800d8e6:	e7db      	b.n	800d8a0 <__b2d+0x48>
 800d8e8:	3ff00000 	.word	0x3ff00000

0800d8ec <__d2b>:
 800d8ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d8f0:	460f      	mov	r7, r1
 800d8f2:	2101      	movs	r1, #1
 800d8f4:	ec59 8b10 	vmov	r8, r9, d0
 800d8f8:	4616      	mov	r6, r2
 800d8fa:	f7ff fc1b 	bl	800d134 <_Balloc>
 800d8fe:	4604      	mov	r4, r0
 800d900:	b930      	cbnz	r0, 800d910 <__d2b+0x24>
 800d902:	4602      	mov	r2, r0
 800d904:	4b24      	ldr	r3, [pc, #144]	; (800d998 <__d2b+0xac>)
 800d906:	4825      	ldr	r0, [pc, #148]	; (800d99c <__d2b+0xb0>)
 800d908:	f240 310f 	movw	r1, #783	; 0x30f
 800d90c:	f001 f9a0 	bl	800ec50 <__assert_func>
 800d910:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d914:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d918:	bb2d      	cbnz	r5, 800d966 <__d2b+0x7a>
 800d91a:	9301      	str	r3, [sp, #4]
 800d91c:	f1b8 0300 	subs.w	r3, r8, #0
 800d920:	d026      	beq.n	800d970 <__d2b+0x84>
 800d922:	4668      	mov	r0, sp
 800d924:	9300      	str	r3, [sp, #0]
 800d926:	f7ff fd17 	bl	800d358 <__lo0bits>
 800d92a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d92e:	b1e8      	cbz	r0, 800d96c <__d2b+0x80>
 800d930:	f1c0 0320 	rsb	r3, r0, #32
 800d934:	fa02 f303 	lsl.w	r3, r2, r3
 800d938:	430b      	orrs	r3, r1
 800d93a:	40c2      	lsrs	r2, r0
 800d93c:	6163      	str	r3, [r4, #20]
 800d93e:	9201      	str	r2, [sp, #4]
 800d940:	9b01      	ldr	r3, [sp, #4]
 800d942:	61a3      	str	r3, [r4, #24]
 800d944:	2b00      	cmp	r3, #0
 800d946:	bf14      	ite	ne
 800d948:	2202      	movne	r2, #2
 800d94a:	2201      	moveq	r2, #1
 800d94c:	6122      	str	r2, [r4, #16]
 800d94e:	b1bd      	cbz	r5, 800d980 <__d2b+0x94>
 800d950:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d954:	4405      	add	r5, r0
 800d956:	603d      	str	r5, [r7, #0]
 800d958:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d95c:	6030      	str	r0, [r6, #0]
 800d95e:	4620      	mov	r0, r4
 800d960:	b003      	add	sp, #12
 800d962:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d966:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d96a:	e7d6      	b.n	800d91a <__d2b+0x2e>
 800d96c:	6161      	str	r1, [r4, #20]
 800d96e:	e7e7      	b.n	800d940 <__d2b+0x54>
 800d970:	a801      	add	r0, sp, #4
 800d972:	f7ff fcf1 	bl	800d358 <__lo0bits>
 800d976:	9b01      	ldr	r3, [sp, #4]
 800d978:	6163      	str	r3, [r4, #20]
 800d97a:	3020      	adds	r0, #32
 800d97c:	2201      	movs	r2, #1
 800d97e:	e7e5      	b.n	800d94c <__d2b+0x60>
 800d980:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d984:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d988:	6038      	str	r0, [r7, #0]
 800d98a:	6918      	ldr	r0, [r3, #16]
 800d98c:	f7ff fcc4 	bl	800d318 <__hi0bits>
 800d990:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d994:	e7e2      	b.n	800d95c <__d2b+0x70>
 800d996:	bf00      	nop
 800d998:	08011136 	.word	0x08011136
 800d99c:	08011147 	.word	0x08011147

0800d9a0 <__ratio>:
 800d9a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9a4:	4688      	mov	r8, r1
 800d9a6:	4669      	mov	r1, sp
 800d9a8:	4681      	mov	r9, r0
 800d9aa:	f7ff ff55 	bl	800d858 <__b2d>
 800d9ae:	a901      	add	r1, sp, #4
 800d9b0:	4640      	mov	r0, r8
 800d9b2:	ec55 4b10 	vmov	r4, r5, d0
 800d9b6:	f7ff ff4f 	bl	800d858 <__b2d>
 800d9ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d9be:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d9c2:	eba3 0c02 	sub.w	ip, r3, r2
 800d9c6:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d9ca:	1a9b      	subs	r3, r3, r2
 800d9cc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d9d0:	ec51 0b10 	vmov	r0, r1, d0
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	bfd6      	itet	le
 800d9d8:	460a      	movle	r2, r1
 800d9da:	462a      	movgt	r2, r5
 800d9dc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d9e0:	468b      	mov	fp, r1
 800d9e2:	462f      	mov	r7, r5
 800d9e4:	bfd4      	ite	le
 800d9e6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d9ea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d9ee:	4620      	mov	r0, r4
 800d9f0:	ee10 2a10 	vmov	r2, s0
 800d9f4:	465b      	mov	r3, fp
 800d9f6:	4639      	mov	r1, r7
 800d9f8:	f7f2 ff28 	bl	800084c <__aeabi_ddiv>
 800d9fc:	ec41 0b10 	vmov	d0, r0, r1
 800da00:	b003      	add	sp, #12
 800da02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800da06 <__copybits>:
 800da06:	3901      	subs	r1, #1
 800da08:	b570      	push	{r4, r5, r6, lr}
 800da0a:	1149      	asrs	r1, r1, #5
 800da0c:	6914      	ldr	r4, [r2, #16]
 800da0e:	3101      	adds	r1, #1
 800da10:	f102 0314 	add.w	r3, r2, #20
 800da14:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800da18:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800da1c:	1f05      	subs	r5, r0, #4
 800da1e:	42a3      	cmp	r3, r4
 800da20:	d30c      	bcc.n	800da3c <__copybits+0x36>
 800da22:	1aa3      	subs	r3, r4, r2
 800da24:	3b11      	subs	r3, #17
 800da26:	f023 0303 	bic.w	r3, r3, #3
 800da2a:	3211      	adds	r2, #17
 800da2c:	42a2      	cmp	r2, r4
 800da2e:	bf88      	it	hi
 800da30:	2300      	movhi	r3, #0
 800da32:	4418      	add	r0, r3
 800da34:	2300      	movs	r3, #0
 800da36:	4288      	cmp	r0, r1
 800da38:	d305      	bcc.n	800da46 <__copybits+0x40>
 800da3a:	bd70      	pop	{r4, r5, r6, pc}
 800da3c:	f853 6b04 	ldr.w	r6, [r3], #4
 800da40:	f845 6f04 	str.w	r6, [r5, #4]!
 800da44:	e7eb      	b.n	800da1e <__copybits+0x18>
 800da46:	f840 3b04 	str.w	r3, [r0], #4
 800da4a:	e7f4      	b.n	800da36 <__copybits+0x30>

0800da4c <__any_on>:
 800da4c:	f100 0214 	add.w	r2, r0, #20
 800da50:	6900      	ldr	r0, [r0, #16]
 800da52:	114b      	asrs	r3, r1, #5
 800da54:	4298      	cmp	r0, r3
 800da56:	b510      	push	{r4, lr}
 800da58:	db11      	blt.n	800da7e <__any_on+0x32>
 800da5a:	dd0a      	ble.n	800da72 <__any_on+0x26>
 800da5c:	f011 011f 	ands.w	r1, r1, #31
 800da60:	d007      	beq.n	800da72 <__any_on+0x26>
 800da62:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800da66:	fa24 f001 	lsr.w	r0, r4, r1
 800da6a:	fa00 f101 	lsl.w	r1, r0, r1
 800da6e:	428c      	cmp	r4, r1
 800da70:	d10b      	bne.n	800da8a <__any_on+0x3e>
 800da72:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800da76:	4293      	cmp	r3, r2
 800da78:	d803      	bhi.n	800da82 <__any_on+0x36>
 800da7a:	2000      	movs	r0, #0
 800da7c:	bd10      	pop	{r4, pc}
 800da7e:	4603      	mov	r3, r0
 800da80:	e7f7      	b.n	800da72 <__any_on+0x26>
 800da82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800da86:	2900      	cmp	r1, #0
 800da88:	d0f5      	beq.n	800da76 <__any_on+0x2a>
 800da8a:	2001      	movs	r0, #1
 800da8c:	e7f6      	b.n	800da7c <__any_on+0x30>

0800da8e <sulp>:
 800da8e:	b570      	push	{r4, r5, r6, lr}
 800da90:	4604      	mov	r4, r0
 800da92:	460d      	mov	r5, r1
 800da94:	ec45 4b10 	vmov	d0, r4, r5
 800da98:	4616      	mov	r6, r2
 800da9a:	f7ff feb7 	bl	800d80c <__ulp>
 800da9e:	ec51 0b10 	vmov	r0, r1, d0
 800daa2:	b17e      	cbz	r6, 800dac4 <sulp+0x36>
 800daa4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800daa8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800daac:	2b00      	cmp	r3, #0
 800daae:	dd09      	ble.n	800dac4 <sulp+0x36>
 800dab0:	051b      	lsls	r3, r3, #20
 800dab2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800dab6:	2400      	movs	r4, #0
 800dab8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800dabc:	4622      	mov	r2, r4
 800dabe:	462b      	mov	r3, r5
 800dac0:	f7f2 fd9a 	bl	80005f8 <__aeabi_dmul>
 800dac4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800dac8 <_strtod_l>:
 800dac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dacc:	ed2d 8b02 	vpush	{d8}
 800dad0:	b09b      	sub	sp, #108	; 0x6c
 800dad2:	4604      	mov	r4, r0
 800dad4:	9213      	str	r2, [sp, #76]	; 0x4c
 800dad6:	2200      	movs	r2, #0
 800dad8:	9216      	str	r2, [sp, #88]	; 0x58
 800dada:	460d      	mov	r5, r1
 800dadc:	f04f 0800 	mov.w	r8, #0
 800dae0:	f04f 0900 	mov.w	r9, #0
 800dae4:	460a      	mov	r2, r1
 800dae6:	9215      	str	r2, [sp, #84]	; 0x54
 800dae8:	7811      	ldrb	r1, [r2, #0]
 800daea:	292b      	cmp	r1, #43	; 0x2b
 800daec:	d04c      	beq.n	800db88 <_strtod_l+0xc0>
 800daee:	d83a      	bhi.n	800db66 <_strtod_l+0x9e>
 800daf0:	290d      	cmp	r1, #13
 800daf2:	d834      	bhi.n	800db5e <_strtod_l+0x96>
 800daf4:	2908      	cmp	r1, #8
 800daf6:	d834      	bhi.n	800db62 <_strtod_l+0x9a>
 800daf8:	2900      	cmp	r1, #0
 800dafa:	d03d      	beq.n	800db78 <_strtod_l+0xb0>
 800dafc:	2200      	movs	r2, #0
 800dafe:	920a      	str	r2, [sp, #40]	; 0x28
 800db00:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800db02:	7832      	ldrb	r2, [r6, #0]
 800db04:	2a30      	cmp	r2, #48	; 0x30
 800db06:	f040 80b4 	bne.w	800dc72 <_strtod_l+0x1aa>
 800db0a:	7872      	ldrb	r2, [r6, #1]
 800db0c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800db10:	2a58      	cmp	r2, #88	; 0x58
 800db12:	d170      	bne.n	800dbf6 <_strtod_l+0x12e>
 800db14:	9302      	str	r3, [sp, #8]
 800db16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db18:	9301      	str	r3, [sp, #4]
 800db1a:	ab16      	add	r3, sp, #88	; 0x58
 800db1c:	9300      	str	r3, [sp, #0]
 800db1e:	4a8e      	ldr	r2, [pc, #568]	; (800dd58 <_strtod_l+0x290>)
 800db20:	ab17      	add	r3, sp, #92	; 0x5c
 800db22:	a915      	add	r1, sp, #84	; 0x54
 800db24:	4620      	mov	r0, r4
 800db26:	f001 f92f 	bl	800ed88 <__gethex>
 800db2a:	f010 070f 	ands.w	r7, r0, #15
 800db2e:	4605      	mov	r5, r0
 800db30:	d005      	beq.n	800db3e <_strtod_l+0x76>
 800db32:	2f06      	cmp	r7, #6
 800db34:	d12a      	bne.n	800db8c <_strtod_l+0xc4>
 800db36:	3601      	adds	r6, #1
 800db38:	2300      	movs	r3, #0
 800db3a:	9615      	str	r6, [sp, #84]	; 0x54
 800db3c:	930a      	str	r3, [sp, #40]	; 0x28
 800db3e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800db40:	2b00      	cmp	r3, #0
 800db42:	f040 857f 	bne.w	800e644 <_strtod_l+0xb7c>
 800db46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db48:	b1db      	cbz	r3, 800db82 <_strtod_l+0xba>
 800db4a:	4642      	mov	r2, r8
 800db4c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800db50:	ec43 2b10 	vmov	d0, r2, r3
 800db54:	b01b      	add	sp, #108	; 0x6c
 800db56:	ecbd 8b02 	vpop	{d8}
 800db5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db5e:	2920      	cmp	r1, #32
 800db60:	d1cc      	bne.n	800dafc <_strtod_l+0x34>
 800db62:	3201      	adds	r2, #1
 800db64:	e7bf      	b.n	800dae6 <_strtod_l+0x1e>
 800db66:	292d      	cmp	r1, #45	; 0x2d
 800db68:	d1c8      	bne.n	800dafc <_strtod_l+0x34>
 800db6a:	2101      	movs	r1, #1
 800db6c:	910a      	str	r1, [sp, #40]	; 0x28
 800db6e:	1c51      	adds	r1, r2, #1
 800db70:	9115      	str	r1, [sp, #84]	; 0x54
 800db72:	7852      	ldrb	r2, [r2, #1]
 800db74:	2a00      	cmp	r2, #0
 800db76:	d1c3      	bne.n	800db00 <_strtod_l+0x38>
 800db78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800db7a:	9515      	str	r5, [sp, #84]	; 0x54
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	f040 855f 	bne.w	800e640 <_strtod_l+0xb78>
 800db82:	4642      	mov	r2, r8
 800db84:	464b      	mov	r3, r9
 800db86:	e7e3      	b.n	800db50 <_strtod_l+0x88>
 800db88:	2100      	movs	r1, #0
 800db8a:	e7ef      	b.n	800db6c <_strtod_l+0xa4>
 800db8c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800db8e:	b13a      	cbz	r2, 800dba0 <_strtod_l+0xd8>
 800db90:	2135      	movs	r1, #53	; 0x35
 800db92:	a818      	add	r0, sp, #96	; 0x60
 800db94:	f7ff ff37 	bl	800da06 <__copybits>
 800db98:	9916      	ldr	r1, [sp, #88]	; 0x58
 800db9a:	4620      	mov	r0, r4
 800db9c:	f7ff fb0a 	bl	800d1b4 <_Bfree>
 800dba0:	3f01      	subs	r7, #1
 800dba2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800dba4:	2f04      	cmp	r7, #4
 800dba6:	d806      	bhi.n	800dbb6 <_strtod_l+0xee>
 800dba8:	e8df f007 	tbb	[pc, r7]
 800dbac:	201d0314 	.word	0x201d0314
 800dbb0:	14          	.byte	0x14
 800dbb1:	00          	.byte	0x00
 800dbb2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800dbb6:	05e9      	lsls	r1, r5, #23
 800dbb8:	bf48      	it	mi
 800dbba:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800dbbe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dbc2:	0d1b      	lsrs	r3, r3, #20
 800dbc4:	051b      	lsls	r3, r3, #20
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d1b9      	bne.n	800db3e <_strtod_l+0x76>
 800dbca:	f7fe faf5 	bl	800c1b8 <__errno>
 800dbce:	2322      	movs	r3, #34	; 0x22
 800dbd0:	6003      	str	r3, [r0, #0]
 800dbd2:	e7b4      	b.n	800db3e <_strtod_l+0x76>
 800dbd4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800dbd8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800dbdc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dbe0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800dbe4:	e7e7      	b.n	800dbb6 <_strtod_l+0xee>
 800dbe6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800dd60 <_strtod_l+0x298>
 800dbea:	e7e4      	b.n	800dbb6 <_strtod_l+0xee>
 800dbec:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800dbf0:	f04f 38ff 	mov.w	r8, #4294967295
 800dbf4:	e7df      	b.n	800dbb6 <_strtod_l+0xee>
 800dbf6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbf8:	1c5a      	adds	r2, r3, #1
 800dbfa:	9215      	str	r2, [sp, #84]	; 0x54
 800dbfc:	785b      	ldrb	r3, [r3, #1]
 800dbfe:	2b30      	cmp	r3, #48	; 0x30
 800dc00:	d0f9      	beq.n	800dbf6 <_strtod_l+0x12e>
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d09b      	beq.n	800db3e <_strtod_l+0x76>
 800dc06:	2301      	movs	r3, #1
 800dc08:	f04f 0a00 	mov.w	sl, #0
 800dc0c:	9304      	str	r3, [sp, #16]
 800dc0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc10:	930b      	str	r3, [sp, #44]	; 0x2c
 800dc12:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800dc16:	46d3      	mov	fp, sl
 800dc18:	220a      	movs	r2, #10
 800dc1a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800dc1c:	7806      	ldrb	r6, [r0, #0]
 800dc1e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800dc22:	b2d9      	uxtb	r1, r3
 800dc24:	2909      	cmp	r1, #9
 800dc26:	d926      	bls.n	800dc76 <_strtod_l+0x1ae>
 800dc28:	494c      	ldr	r1, [pc, #304]	; (800dd5c <_strtod_l+0x294>)
 800dc2a:	2201      	movs	r2, #1
 800dc2c:	f000 ffe6 	bl	800ebfc <strncmp>
 800dc30:	2800      	cmp	r0, #0
 800dc32:	d030      	beq.n	800dc96 <_strtod_l+0x1ce>
 800dc34:	2000      	movs	r0, #0
 800dc36:	4632      	mov	r2, r6
 800dc38:	9005      	str	r0, [sp, #20]
 800dc3a:	465e      	mov	r6, fp
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	2a65      	cmp	r2, #101	; 0x65
 800dc40:	d001      	beq.n	800dc46 <_strtod_l+0x17e>
 800dc42:	2a45      	cmp	r2, #69	; 0x45
 800dc44:	d113      	bne.n	800dc6e <_strtod_l+0x1a6>
 800dc46:	b91e      	cbnz	r6, 800dc50 <_strtod_l+0x188>
 800dc48:	9a04      	ldr	r2, [sp, #16]
 800dc4a:	4302      	orrs	r2, r0
 800dc4c:	d094      	beq.n	800db78 <_strtod_l+0xb0>
 800dc4e:	2600      	movs	r6, #0
 800dc50:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800dc52:	1c6a      	adds	r2, r5, #1
 800dc54:	9215      	str	r2, [sp, #84]	; 0x54
 800dc56:	786a      	ldrb	r2, [r5, #1]
 800dc58:	2a2b      	cmp	r2, #43	; 0x2b
 800dc5a:	d074      	beq.n	800dd46 <_strtod_l+0x27e>
 800dc5c:	2a2d      	cmp	r2, #45	; 0x2d
 800dc5e:	d078      	beq.n	800dd52 <_strtod_l+0x28a>
 800dc60:	f04f 0c00 	mov.w	ip, #0
 800dc64:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800dc68:	2909      	cmp	r1, #9
 800dc6a:	d97f      	bls.n	800dd6c <_strtod_l+0x2a4>
 800dc6c:	9515      	str	r5, [sp, #84]	; 0x54
 800dc6e:	2700      	movs	r7, #0
 800dc70:	e09e      	b.n	800ddb0 <_strtod_l+0x2e8>
 800dc72:	2300      	movs	r3, #0
 800dc74:	e7c8      	b.n	800dc08 <_strtod_l+0x140>
 800dc76:	f1bb 0f08 	cmp.w	fp, #8
 800dc7a:	bfd8      	it	le
 800dc7c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800dc7e:	f100 0001 	add.w	r0, r0, #1
 800dc82:	bfda      	itte	le
 800dc84:	fb02 3301 	mlale	r3, r2, r1, r3
 800dc88:	9309      	strle	r3, [sp, #36]	; 0x24
 800dc8a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800dc8e:	f10b 0b01 	add.w	fp, fp, #1
 800dc92:	9015      	str	r0, [sp, #84]	; 0x54
 800dc94:	e7c1      	b.n	800dc1a <_strtod_l+0x152>
 800dc96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc98:	1c5a      	adds	r2, r3, #1
 800dc9a:	9215      	str	r2, [sp, #84]	; 0x54
 800dc9c:	785a      	ldrb	r2, [r3, #1]
 800dc9e:	f1bb 0f00 	cmp.w	fp, #0
 800dca2:	d037      	beq.n	800dd14 <_strtod_l+0x24c>
 800dca4:	9005      	str	r0, [sp, #20]
 800dca6:	465e      	mov	r6, fp
 800dca8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800dcac:	2b09      	cmp	r3, #9
 800dcae:	d912      	bls.n	800dcd6 <_strtod_l+0x20e>
 800dcb0:	2301      	movs	r3, #1
 800dcb2:	e7c4      	b.n	800dc3e <_strtod_l+0x176>
 800dcb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dcb6:	1c5a      	adds	r2, r3, #1
 800dcb8:	9215      	str	r2, [sp, #84]	; 0x54
 800dcba:	785a      	ldrb	r2, [r3, #1]
 800dcbc:	3001      	adds	r0, #1
 800dcbe:	2a30      	cmp	r2, #48	; 0x30
 800dcc0:	d0f8      	beq.n	800dcb4 <_strtod_l+0x1ec>
 800dcc2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800dcc6:	2b08      	cmp	r3, #8
 800dcc8:	f200 84c1 	bhi.w	800e64e <_strtod_l+0xb86>
 800dccc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dcce:	9005      	str	r0, [sp, #20]
 800dcd0:	2000      	movs	r0, #0
 800dcd2:	930b      	str	r3, [sp, #44]	; 0x2c
 800dcd4:	4606      	mov	r6, r0
 800dcd6:	3a30      	subs	r2, #48	; 0x30
 800dcd8:	f100 0301 	add.w	r3, r0, #1
 800dcdc:	d014      	beq.n	800dd08 <_strtod_l+0x240>
 800dcde:	9905      	ldr	r1, [sp, #20]
 800dce0:	4419      	add	r1, r3
 800dce2:	9105      	str	r1, [sp, #20]
 800dce4:	4633      	mov	r3, r6
 800dce6:	eb00 0c06 	add.w	ip, r0, r6
 800dcea:	210a      	movs	r1, #10
 800dcec:	4563      	cmp	r3, ip
 800dcee:	d113      	bne.n	800dd18 <_strtod_l+0x250>
 800dcf0:	1833      	adds	r3, r6, r0
 800dcf2:	2b08      	cmp	r3, #8
 800dcf4:	f106 0601 	add.w	r6, r6, #1
 800dcf8:	4406      	add	r6, r0
 800dcfa:	dc1a      	bgt.n	800dd32 <_strtod_l+0x26a>
 800dcfc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dcfe:	230a      	movs	r3, #10
 800dd00:	fb03 2301 	mla	r3, r3, r1, r2
 800dd04:	9309      	str	r3, [sp, #36]	; 0x24
 800dd06:	2300      	movs	r3, #0
 800dd08:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800dd0a:	1c51      	adds	r1, r2, #1
 800dd0c:	9115      	str	r1, [sp, #84]	; 0x54
 800dd0e:	7852      	ldrb	r2, [r2, #1]
 800dd10:	4618      	mov	r0, r3
 800dd12:	e7c9      	b.n	800dca8 <_strtod_l+0x1e0>
 800dd14:	4658      	mov	r0, fp
 800dd16:	e7d2      	b.n	800dcbe <_strtod_l+0x1f6>
 800dd18:	2b08      	cmp	r3, #8
 800dd1a:	f103 0301 	add.w	r3, r3, #1
 800dd1e:	dc03      	bgt.n	800dd28 <_strtod_l+0x260>
 800dd20:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800dd22:	434f      	muls	r7, r1
 800dd24:	9709      	str	r7, [sp, #36]	; 0x24
 800dd26:	e7e1      	b.n	800dcec <_strtod_l+0x224>
 800dd28:	2b10      	cmp	r3, #16
 800dd2a:	bfd8      	it	le
 800dd2c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800dd30:	e7dc      	b.n	800dcec <_strtod_l+0x224>
 800dd32:	2e10      	cmp	r6, #16
 800dd34:	bfdc      	itt	le
 800dd36:	230a      	movle	r3, #10
 800dd38:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800dd3c:	e7e3      	b.n	800dd06 <_strtod_l+0x23e>
 800dd3e:	2300      	movs	r3, #0
 800dd40:	9305      	str	r3, [sp, #20]
 800dd42:	2301      	movs	r3, #1
 800dd44:	e780      	b.n	800dc48 <_strtod_l+0x180>
 800dd46:	f04f 0c00 	mov.w	ip, #0
 800dd4a:	1caa      	adds	r2, r5, #2
 800dd4c:	9215      	str	r2, [sp, #84]	; 0x54
 800dd4e:	78aa      	ldrb	r2, [r5, #2]
 800dd50:	e788      	b.n	800dc64 <_strtod_l+0x19c>
 800dd52:	f04f 0c01 	mov.w	ip, #1
 800dd56:	e7f8      	b.n	800dd4a <_strtod_l+0x282>
 800dd58:	080112a0 	.word	0x080112a0
 800dd5c:	0801129c 	.word	0x0801129c
 800dd60:	7ff00000 	.word	0x7ff00000
 800dd64:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800dd66:	1c51      	adds	r1, r2, #1
 800dd68:	9115      	str	r1, [sp, #84]	; 0x54
 800dd6a:	7852      	ldrb	r2, [r2, #1]
 800dd6c:	2a30      	cmp	r2, #48	; 0x30
 800dd6e:	d0f9      	beq.n	800dd64 <_strtod_l+0x29c>
 800dd70:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800dd74:	2908      	cmp	r1, #8
 800dd76:	f63f af7a 	bhi.w	800dc6e <_strtod_l+0x1a6>
 800dd7a:	3a30      	subs	r2, #48	; 0x30
 800dd7c:	9208      	str	r2, [sp, #32]
 800dd7e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800dd80:	920c      	str	r2, [sp, #48]	; 0x30
 800dd82:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800dd84:	1c57      	adds	r7, r2, #1
 800dd86:	9715      	str	r7, [sp, #84]	; 0x54
 800dd88:	7852      	ldrb	r2, [r2, #1]
 800dd8a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800dd8e:	f1be 0f09 	cmp.w	lr, #9
 800dd92:	d938      	bls.n	800de06 <_strtod_l+0x33e>
 800dd94:	990c      	ldr	r1, [sp, #48]	; 0x30
 800dd96:	1a7f      	subs	r7, r7, r1
 800dd98:	2f08      	cmp	r7, #8
 800dd9a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800dd9e:	dc03      	bgt.n	800dda8 <_strtod_l+0x2e0>
 800dda0:	9908      	ldr	r1, [sp, #32]
 800dda2:	428f      	cmp	r7, r1
 800dda4:	bfa8      	it	ge
 800dda6:	460f      	movge	r7, r1
 800dda8:	f1bc 0f00 	cmp.w	ip, #0
 800ddac:	d000      	beq.n	800ddb0 <_strtod_l+0x2e8>
 800ddae:	427f      	negs	r7, r7
 800ddb0:	2e00      	cmp	r6, #0
 800ddb2:	d14f      	bne.n	800de54 <_strtod_l+0x38c>
 800ddb4:	9904      	ldr	r1, [sp, #16]
 800ddb6:	4301      	orrs	r1, r0
 800ddb8:	f47f aec1 	bne.w	800db3e <_strtod_l+0x76>
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	f47f aedb 	bne.w	800db78 <_strtod_l+0xb0>
 800ddc2:	2a69      	cmp	r2, #105	; 0x69
 800ddc4:	d029      	beq.n	800de1a <_strtod_l+0x352>
 800ddc6:	dc26      	bgt.n	800de16 <_strtod_l+0x34e>
 800ddc8:	2a49      	cmp	r2, #73	; 0x49
 800ddca:	d026      	beq.n	800de1a <_strtod_l+0x352>
 800ddcc:	2a4e      	cmp	r2, #78	; 0x4e
 800ddce:	f47f aed3 	bne.w	800db78 <_strtod_l+0xb0>
 800ddd2:	499b      	ldr	r1, [pc, #620]	; (800e040 <_strtod_l+0x578>)
 800ddd4:	a815      	add	r0, sp, #84	; 0x54
 800ddd6:	f001 fa17 	bl	800f208 <__match>
 800ddda:	2800      	cmp	r0, #0
 800dddc:	f43f aecc 	beq.w	800db78 <_strtod_l+0xb0>
 800dde0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dde2:	781b      	ldrb	r3, [r3, #0]
 800dde4:	2b28      	cmp	r3, #40	; 0x28
 800dde6:	d12f      	bne.n	800de48 <_strtod_l+0x380>
 800dde8:	4996      	ldr	r1, [pc, #600]	; (800e044 <_strtod_l+0x57c>)
 800ddea:	aa18      	add	r2, sp, #96	; 0x60
 800ddec:	a815      	add	r0, sp, #84	; 0x54
 800ddee:	f001 fa1f 	bl	800f230 <__hexnan>
 800ddf2:	2805      	cmp	r0, #5
 800ddf4:	d128      	bne.n	800de48 <_strtod_l+0x380>
 800ddf6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ddf8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ddfc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800de00:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800de04:	e69b      	b.n	800db3e <_strtod_l+0x76>
 800de06:	9f08      	ldr	r7, [sp, #32]
 800de08:	210a      	movs	r1, #10
 800de0a:	fb01 2107 	mla	r1, r1, r7, r2
 800de0e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800de12:	9208      	str	r2, [sp, #32]
 800de14:	e7b5      	b.n	800dd82 <_strtod_l+0x2ba>
 800de16:	2a6e      	cmp	r2, #110	; 0x6e
 800de18:	e7d9      	b.n	800ddce <_strtod_l+0x306>
 800de1a:	498b      	ldr	r1, [pc, #556]	; (800e048 <_strtod_l+0x580>)
 800de1c:	a815      	add	r0, sp, #84	; 0x54
 800de1e:	f001 f9f3 	bl	800f208 <__match>
 800de22:	2800      	cmp	r0, #0
 800de24:	f43f aea8 	beq.w	800db78 <_strtod_l+0xb0>
 800de28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de2a:	4988      	ldr	r1, [pc, #544]	; (800e04c <_strtod_l+0x584>)
 800de2c:	3b01      	subs	r3, #1
 800de2e:	a815      	add	r0, sp, #84	; 0x54
 800de30:	9315      	str	r3, [sp, #84]	; 0x54
 800de32:	f001 f9e9 	bl	800f208 <__match>
 800de36:	b910      	cbnz	r0, 800de3e <_strtod_l+0x376>
 800de38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de3a:	3301      	adds	r3, #1
 800de3c:	9315      	str	r3, [sp, #84]	; 0x54
 800de3e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800e05c <_strtod_l+0x594>
 800de42:	f04f 0800 	mov.w	r8, #0
 800de46:	e67a      	b.n	800db3e <_strtod_l+0x76>
 800de48:	4881      	ldr	r0, [pc, #516]	; (800e050 <_strtod_l+0x588>)
 800de4a:	f000 fef9 	bl	800ec40 <nan>
 800de4e:	ec59 8b10 	vmov	r8, r9, d0
 800de52:	e674      	b.n	800db3e <_strtod_l+0x76>
 800de54:	9b05      	ldr	r3, [sp, #20]
 800de56:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de58:	1afb      	subs	r3, r7, r3
 800de5a:	f1bb 0f00 	cmp.w	fp, #0
 800de5e:	bf08      	it	eq
 800de60:	46b3      	moveq	fp, r6
 800de62:	2e10      	cmp	r6, #16
 800de64:	9308      	str	r3, [sp, #32]
 800de66:	4635      	mov	r5, r6
 800de68:	bfa8      	it	ge
 800de6a:	2510      	movge	r5, #16
 800de6c:	f7f2 fb4a 	bl	8000504 <__aeabi_ui2d>
 800de70:	2e09      	cmp	r6, #9
 800de72:	4680      	mov	r8, r0
 800de74:	4689      	mov	r9, r1
 800de76:	dd13      	ble.n	800dea0 <_strtod_l+0x3d8>
 800de78:	4b76      	ldr	r3, [pc, #472]	; (800e054 <_strtod_l+0x58c>)
 800de7a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800de7e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800de82:	f7f2 fbb9 	bl	80005f8 <__aeabi_dmul>
 800de86:	4680      	mov	r8, r0
 800de88:	4650      	mov	r0, sl
 800de8a:	4689      	mov	r9, r1
 800de8c:	f7f2 fb3a 	bl	8000504 <__aeabi_ui2d>
 800de90:	4602      	mov	r2, r0
 800de92:	460b      	mov	r3, r1
 800de94:	4640      	mov	r0, r8
 800de96:	4649      	mov	r1, r9
 800de98:	f7f2 f9f8 	bl	800028c <__adddf3>
 800de9c:	4680      	mov	r8, r0
 800de9e:	4689      	mov	r9, r1
 800dea0:	2e0f      	cmp	r6, #15
 800dea2:	dc38      	bgt.n	800df16 <_strtod_l+0x44e>
 800dea4:	9b08      	ldr	r3, [sp, #32]
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	f43f ae49 	beq.w	800db3e <_strtod_l+0x76>
 800deac:	dd24      	ble.n	800def8 <_strtod_l+0x430>
 800deae:	2b16      	cmp	r3, #22
 800deb0:	dc0b      	bgt.n	800deca <_strtod_l+0x402>
 800deb2:	4968      	ldr	r1, [pc, #416]	; (800e054 <_strtod_l+0x58c>)
 800deb4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800deb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800debc:	4642      	mov	r2, r8
 800debe:	464b      	mov	r3, r9
 800dec0:	f7f2 fb9a 	bl	80005f8 <__aeabi_dmul>
 800dec4:	4680      	mov	r8, r0
 800dec6:	4689      	mov	r9, r1
 800dec8:	e639      	b.n	800db3e <_strtod_l+0x76>
 800deca:	9a08      	ldr	r2, [sp, #32]
 800decc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800ded0:	4293      	cmp	r3, r2
 800ded2:	db20      	blt.n	800df16 <_strtod_l+0x44e>
 800ded4:	4c5f      	ldr	r4, [pc, #380]	; (800e054 <_strtod_l+0x58c>)
 800ded6:	f1c6 060f 	rsb	r6, r6, #15
 800deda:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800dede:	4642      	mov	r2, r8
 800dee0:	464b      	mov	r3, r9
 800dee2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dee6:	f7f2 fb87 	bl	80005f8 <__aeabi_dmul>
 800deea:	9b08      	ldr	r3, [sp, #32]
 800deec:	1b9e      	subs	r6, r3, r6
 800deee:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800def2:	e9d4 2300 	ldrd	r2, r3, [r4]
 800def6:	e7e3      	b.n	800dec0 <_strtod_l+0x3f8>
 800def8:	9b08      	ldr	r3, [sp, #32]
 800defa:	3316      	adds	r3, #22
 800defc:	db0b      	blt.n	800df16 <_strtod_l+0x44e>
 800defe:	9b05      	ldr	r3, [sp, #20]
 800df00:	1bdf      	subs	r7, r3, r7
 800df02:	4b54      	ldr	r3, [pc, #336]	; (800e054 <_strtod_l+0x58c>)
 800df04:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800df08:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df0c:	4640      	mov	r0, r8
 800df0e:	4649      	mov	r1, r9
 800df10:	f7f2 fc9c 	bl	800084c <__aeabi_ddiv>
 800df14:	e7d6      	b.n	800dec4 <_strtod_l+0x3fc>
 800df16:	9b08      	ldr	r3, [sp, #32]
 800df18:	1b75      	subs	r5, r6, r5
 800df1a:	441d      	add	r5, r3
 800df1c:	2d00      	cmp	r5, #0
 800df1e:	dd70      	ble.n	800e002 <_strtod_l+0x53a>
 800df20:	f015 030f 	ands.w	r3, r5, #15
 800df24:	d00a      	beq.n	800df3c <_strtod_l+0x474>
 800df26:	494b      	ldr	r1, [pc, #300]	; (800e054 <_strtod_l+0x58c>)
 800df28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800df2c:	4642      	mov	r2, r8
 800df2e:	464b      	mov	r3, r9
 800df30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df34:	f7f2 fb60 	bl	80005f8 <__aeabi_dmul>
 800df38:	4680      	mov	r8, r0
 800df3a:	4689      	mov	r9, r1
 800df3c:	f035 050f 	bics.w	r5, r5, #15
 800df40:	d04d      	beq.n	800dfde <_strtod_l+0x516>
 800df42:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800df46:	dd22      	ble.n	800df8e <_strtod_l+0x4c6>
 800df48:	2500      	movs	r5, #0
 800df4a:	46ab      	mov	fp, r5
 800df4c:	9509      	str	r5, [sp, #36]	; 0x24
 800df4e:	9505      	str	r5, [sp, #20]
 800df50:	2322      	movs	r3, #34	; 0x22
 800df52:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800e05c <_strtod_l+0x594>
 800df56:	6023      	str	r3, [r4, #0]
 800df58:	f04f 0800 	mov.w	r8, #0
 800df5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df5e:	2b00      	cmp	r3, #0
 800df60:	f43f aded 	beq.w	800db3e <_strtod_l+0x76>
 800df64:	9916      	ldr	r1, [sp, #88]	; 0x58
 800df66:	4620      	mov	r0, r4
 800df68:	f7ff f924 	bl	800d1b4 <_Bfree>
 800df6c:	9905      	ldr	r1, [sp, #20]
 800df6e:	4620      	mov	r0, r4
 800df70:	f7ff f920 	bl	800d1b4 <_Bfree>
 800df74:	4659      	mov	r1, fp
 800df76:	4620      	mov	r0, r4
 800df78:	f7ff f91c 	bl	800d1b4 <_Bfree>
 800df7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800df7e:	4620      	mov	r0, r4
 800df80:	f7ff f918 	bl	800d1b4 <_Bfree>
 800df84:	4629      	mov	r1, r5
 800df86:	4620      	mov	r0, r4
 800df88:	f7ff f914 	bl	800d1b4 <_Bfree>
 800df8c:	e5d7      	b.n	800db3e <_strtod_l+0x76>
 800df8e:	4b32      	ldr	r3, [pc, #200]	; (800e058 <_strtod_l+0x590>)
 800df90:	9304      	str	r3, [sp, #16]
 800df92:	2300      	movs	r3, #0
 800df94:	112d      	asrs	r5, r5, #4
 800df96:	4640      	mov	r0, r8
 800df98:	4649      	mov	r1, r9
 800df9a:	469a      	mov	sl, r3
 800df9c:	2d01      	cmp	r5, #1
 800df9e:	dc21      	bgt.n	800dfe4 <_strtod_l+0x51c>
 800dfa0:	b10b      	cbz	r3, 800dfa6 <_strtod_l+0x4de>
 800dfa2:	4680      	mov	r8, r0
 800dfa4:	4689      	mov	r9, r1
 800dfa6:	492c      	ldr	r1, [pc, #176]	; (800e058 <_strtod_l+0x590>)
 800dfa8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800dfac:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800dfb0:	4642      	mov	r2, r8
 800dfb2:	464b      	mov	r3, r9
 800dfb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfb8:	f7f2 fb1e 	bl	80005f8 <__aeabi_dmul>
 800dfbc:	4b27      	ldr	r3, [pc, #156]	; (800e05c <_strtod_l+0x594>)
 800dfbe:	460a      	mov	r2, r1
 800dfc0:	400b      	ands	r3, r1
 800dfc2:	4927      	ldr	r1, [pc, #156]	; (800e060 <_strtod_l+0x598>)
 800dfc4:	428b      	cmp	r3, r1
 800dfc6:	4680      	mov	r8, r0
 800dfc8:	d8be      	bhi.n	800df48 <_strtod_l+0x480>
 800dfca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800dfce:	428b      	cmp	r3, r1
 800dfd0:	bf86      	itte	hi
 800dfd2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800e064 <_strtod_l+0x59c>
 800dfd6:	f04f 38ff 	movhi.w	r8, #4294967295
 800dfda:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800dfde:	2300      	movs	r3, #0
 800dfe0:	9304      	str	r3, [sp, #16]
 800dfe2:	e07b      	b.n	800e0dc <_strtod_l+0x614>
 800dfe4:	07ea      	lsls	r2, r5, #31
 800dfe6:	d505      	bpl.n	800dff4 <_strtod_l+0x52c>
 800dfe8:	9b04      	ldr	r3, [sp, #16]
 800dfea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfee:	f7f2 fb03 	bl	80005f8 <__aeabi_dmul>
 800dff2:	2301      	movs	r3, #1
 800dff4:	9a04      	ldr	r2, [sp, #16]
 800dff6:	3208      	adds	r2, #8
 800dff8:	f10a 0a01 	add.w	sl, sl, #1
 800dffc:	106d      	asrs	r5, r5, #1
 800dffe:	9204      	str	r2, [sp, #16]
 800e000:	e7cc      	b.n	800df9c <_strtod_l+0x4d4>
 800e002:	d0ec      	beq.n	800dfde <_strtod_l+0x516>
 800e004:	426d      	negs	r5, r5
 800e006:	f015 020f 	ands.w	r2, r5, #15
 800e00a:	d00a      	beq.n	800e022 <_strtod_l+0x55a>
 800e00c:	4b11      	ldr	r3, [pc, #68]	; (800e054 <_strtod_l+0x58c>)
 800e00e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e012:	4640      	mov	r0, r8
 800e014:	4649      	mov	r1, r9
 800e016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e01a:	f7f2 fc17 	bl	800084c <__aeabi_ddiv>
 800e01e:	4680      	mov	r8, r0
 800e020:	4689      	mov	r9, r1
 800e022:	112d      	asrs	r5, r5, #4
 800e024:	d0db      	beq.n	800dfde <_strtod_l+0x516>
 800e026:	2d1f      	cmp	r5, #31
 800e028:	dd1e      	ble.n	800e068 <_strtod_l+0x5a0>
 800e02a:	2500      	movs	r5, #0
 800e02c:	46ab      	mov	fp, r5
 800e02e:	9509      	str	r5, [sp, #36]	; 0x24
 800e030:	9505      	str	r5, [sp, #20]
 800e032:	2322      	movs	r3, #34	; 0x22
 800e034:	f04f 0800 	mov.w	r8, #0
 800e038:	f04f 0900 	mov.w	r9, #0
 800e03c:	6023      	str	r3, [r4, #0]
 800e03e:	e78d      	b.n	800df5c <_strtod_l+0x494>
 800e040:	0801108e 	.word	0x0801108e
 800e044:	080112b4 	.word	0x080112b4
 800e048:	08011086 	.word	0x08011086
 800e04c:	080110bd 	.word	0x080110bd
 800e050:	08011344 	.word	0x08011344
 800e054:	080111c8 	.word	0x080111c8
 800e058:	080111a0 	.word	0x080111a0
 800e05c:	7ff00000 	.word	0x7ff00000
 800e060:	7ca00000 	.word	0x7ca00000
 800e064:	7fefffff 	.word	0x7fefffff
 800e068:	f015 0310 	ands.w	r3, r5, #16
 800e06c:	bf18      	it	ne
 800e06e:	236a      	movne	r3, #106	; 0x6a
 800e070:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800e414 <_strtod_l+0x94c>
 800e074:	9304      	str	r3, [sp, #16]
 800e076:	4640      	mov	r0, r8
 800e078:	4649      	mov	r1, r9
 800e07a:	2300      	movs	r3, #0
 800e07c:	07ea      	lsls	r2, r5, #31
 800e07e:	d504      	bpl.n	800e08a <_strtod_l+0x5c2>
 800e080:	e9da 2300 	ldrd	r2, r3, [sl]
 800e084:	f7f2 fab8 	bl	80005f8 <__aeabi_dmul>
 800e088:	2301      	movs	r3, #1
 800e08a:	106d      	asrs	r5, r5, #1
 800e08c:	f10a 0a08 	add.w	sl, sl, #8
 800e090:	d1f4      	bne.n	800e07c <_strtod_l+0x5b4>
 800e092:	b10b      	cbz	r3, 800e098 <_strtod_l+0x5d0>
 800e094:	4680      	mov	r8, r0
 800e096:	4689      	mov	r9, r1
 800e098:	9b04      	ldr	r3, [sp, #16]
 800e09a:	b1bb      	cbz	r3, 800e0cc <_strtod_l+0x604>
 800e09c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800e0a0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	4649      	mov	r1, r9
 800e0a8:	dd10      	ble.n	800e0cc <_strtod_l+0x604>
 800e0aa:	2b1f      	cmp	r3, #31
 800e0ac:	f340 811e 	ble.w	800e2ec <_strtod_l+0x824>
 800e0b0:	2b34      	cmp	r3, #52	; 0x34
 800e0b2:	bfde      	ittt	le
 800e0b4:	f04f 33ff 	movle.w	r3, #4294967295
 800e0b8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800e0bc:	4093      	lslle	r3, r2
 800e0be:	f04f 0800 	mov.w	r8, #0
 800e0c2:	bfcc      	ite	gt
 800e0c4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800e0c8:	ea03 0901 	andle.w	r9, r3, r1
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	4640      	mov	r0, r8
 800e0d2:	4649      	mov	r1, r9
 800e0d4:	f7f2 fcf8 	bl	8000ac8 <__aeabi_dcmpeq>
 800e0d8:	2800      	cmp	r0, #0
 800e0da:	d1a6      	bne.n	800e02a <_strtod_l+0x562>
 800e0dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0de:	9300      	str	r3, [sp, #0]
 800e0e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e0e2:	4633      	mov	r3, r6
 800e0e4:	465a      	mov	r2, fp
 800e0e6:	4620      	mov	r0, r4
 800e0e8:	f7ff f8cc 	bl	800d284 <__s2b>
 800e0ec:	9009      	str	r0, [sp, #36]	; 0x24
 800e0ee:	2800      	cmp	r0, #0
 800e0f0:	f43f af2a 	beq.w	800df48 <_strtod_l+0x480>
 800e0f4:	9a08      	ldr	r2, [sp, #32]
 800e0f6:	9b05      	ldr	r3, [sp, #20]
 800e0f8:	2a00      	cmp	r2, #0
 800e0fa:	eba3 0307 	sub.w	r3, r3, r7
 800e0fe:	bfa8      	it	ge
 800e100:	2300      	movge	r3, #0
 800e102:	930c      	str	r3, [sp, #48]	; 0x30
 800e104:	2500      	movs	r5, #0
 800e106:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e10a:	9312      	str	r3, [sp, #72]	; 0x48
 800e10c:	46ab      	mov	fp, r5
 800e10e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e110:	4620      	mov	r0, r4
 800e112:	6859      	ldr	r1, [r3, #4]
 800e114:	f7ff f80e 	bl	800d134 <_Balloc>
 800e118:	9005      	str	r0, [sp, #20]
 800e11a:	2800      	cmp	r0, #0
 800e11c:	f43f af18 	beq.w	800df50 <_strtod_l+0x488>
 800e120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e122:	691a      	ldr	r2, [r3, #16]
 800e124:	3202      	adds	r2, #2
 800e126:	f103 010c 	add.w	r1, r3, #12
 800e12a:	0092      	lsls	r2, r2, #2
 800e12c:	300c      	adds	r0, #12
 800e12e:	f7fe f870 	bl	800c212 <memcpy>
 800e132:	ec49 8b10 	vmov	d0, r8, r9
 800e136:	aa18      	add	r2, sp, #96	; 0x60
 800e138:	a917      	add	r1, sp, #92	; 0x5c
 800e13a:	4620      	mov	r0, r4
 800e13c:	f7ff fbd6 	bl	800d8ec <__d2b>
 800e140:	ec49 8b18 	vmov	d8, r8, r9
 800e144:	9016      	str	r0, [sp, #88]	; 0x58
 800e146:	2800      	cmp	r0, #0
 800e148:	f43f af02 	beq.w	800df50 <_strtod_l+0x488>
 800e14c:	2101      	movs	r1, #1
 800e14e:	4620      	mov	r0, r4
 800e150:	f7ff f930 	bl	800d3b4 <__i2b>
 800e154:	4683      	mov	fp, r0
 800e156:	2800      	cmp	r0, #0
 800e158:	f43f aefa 	beq.w	800df50 <_strtod_l+0x488>
 800e15c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e15e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e160:	2e00      	cmp	r6, #0
 800e162:	bfab      	itete	ge
 800e164:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800e166:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800e168:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800e16a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800e16e:	bfac      	ite	ge
 800e170:	eb06 0a03 	addge.w	sl, r6, r3
 800e174:	1b9f      	sublt	r7, r3, r6
 800e176:	9b04      	ldr	r3, [sp, #16]
 800e178:	1af6      	subs	r6, r6, r3
 800e17a:	4416      	add	r6, r2
 800e17c:	4ba0      	ldr	r3, [pc, #640]	; (800e400 <_strtod_l+0x938>)
 800e17e:	3e01      	subs	r6, #1
 800e180:	429e      	cmp	r6, r3
 800e182:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e186:	f280 80c4 	bge.w	800e312 <_strtod_l+0x84a>
 800e18a:	1b9b      	subs	r3, r3, r6
 800e18c:	2b1f      	cmp	r3, #31
 800e18e:	eba2 0203 	sub.w	r2, r2, r3
 800e192:	f04f 0101 	mov.w	r1, #1
 800e196:	f300 80b0 	bgt.w	800e2fa <_strtod_l+0x832>
 800e19a:	fa01 f303 	lsl.w	r3, r1, r3
 800e19e:	930e      	str	r3, [sp, #56]	; 0x38
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	930d      	str	r3, [sp, #52]	; 0x34
 800e1a4:	eb0a 0602 	add.w	r6, sl, r2
 800e1a8:	9b04      	ldr	r3, [sp, #16]
 800e1aa:	45b2      	cmp	sl, r6
 800e1ac:	4417      	add	r7, r2
 800e1ae:	441f      	add	r7, r3
 800e1b0:	4653      	mov	r3, sl
 800e1b2:	bfa8      	it	ge
 800e1b4:	4633      	movge	r3, r6
 800e1b6:	42bb      	cmp	r3, r7
 800e1b8:	bfa8      	it	ge
 800e1ba:	463b      	movge	r3, r7
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	bfc2      	ittt	gt
 800e1c0:	1af6      	subgt	r6, r6, r3
 800e1c2:	1aff      	subgt	r7, r7, r3
 800e1c4:	ebaa 0a03 	subgt.w	sl, sl, r3
 800e1c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	dd17      	ble.n	800e1fe <_strtod_l+0x736>
 800e1ce:	4659      	mov	r1, fp
 800e1d0:	461a      	mov	r2, r3
 800e1d2:	4620      	mov	r0, r4
 800e1d4:	f7ff f9ae 	bl	800d534 <__pow5mult>
 800e1d8:	4683      	mov	fp, r0
 800e1da:	2800      	cmp	r0, #0
 800e1dc:	f43f aeb8 	beq.w	800df50 <_strtod_l+0x488>
 800e1e0:	4601      	mov	r1, r0
 800e1e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e1e4:	4620      	mov	r0, r4
 800e1e6:	f7ff f8fb 	bl	800d3e0 <__multiply>
 800e1ea:	900b      	str	r0, [sp, #44]	; 0x2c
 800e1ec:	2800      	cmp	r0, #0
 800e1ee:	f43f aeaf 	beq.w	800df50 <_strtod_l+0x488>
 800e1f2:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e1f4:	4620      	mov	r0, r4
 800e1f6:	f7fe ffdd 	bl	800d1b4 <_Bfree>
 800e1fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e1fc:	9316      	str	r3, [sp, #88]	; 0x58
 800e1fe:	2e00      	cmp	r6, #0
 800e200:	f300 808c 	bgt.w	800e31c <_strtod_l+0x854>
 800e204:	9b08      	ldr	r3, [sp, #32]
 800e206:	2b00      	cmp	r3, #0
 800e208:	dd08      	ble.n	800e21c <_strtod_l+0x754>
 800e20a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e20c:	9905      	ldr	r1, [sp, #20]
 800e20e:	4620      	mov	r0, r4
 800e210:	f7ff f990 	bl	800d534 <__pow5mult>
 800e214:	9005      	str	r0, [sp, #20]
 800e216:	2800      	cmp	r0, #0
 800e218:	f43f ae9a 	beq.w	800df50 <_strtod_l+0x488>
 800e21c:	2f00      	cmp	r7, #0
 800e21e:	dd08      	ble.n	800e232 <_strtod_l+0x76a>
 800e220:	9905      	ldr	r1, [sp, #20]
 800e222:	463a      	mov	r2, r7
 800e224:	4620      	mov	r0, r4
 800e226:	f7ff f9df 	bl	800d5e8 <__lshift>
 800e22a:	9005      	str	r0, [sp, #20]
 800e22c:	2800      	cmp	r0, #0
 800e22e:	f43f ae8f 	beq.w	800df50 <_strtod_l+0x488>
 800e232:	f1ba 0f00 	cmp.w	sl, #0
 800e236:	dd08      	ble.n	800e24a <_strtod_l+0x782>
 800e238:	4659      	mov	r1, fp
 800e23a:	4652      	mov	r2, sl
 800e23c:	4620      	mov	r0, r4
 800e23e:	f7ff f9d3 	bl	800d5e8 <__lshift>
 800e242:	4683      	mov	fp, r0
 800e244:	2800      	cmp	r0, #0
 800e246:	f43f ae83 	beq.w	800df50 <_strtod_l+0x488>
 800e24a:	9a05      	ldr	r2, [sp, #20]
 800e24c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e24e:	4620      	mov	r0, r4
 800e250:	f7ff fa52 	bl	800d6f8 <__mdiff>
 800e254:	4605      	mov	r5, r0
 800e256:	2800      	cmp	r0, #0
 800e258:	f43f ae7a 	beq.w	800df50 <_strtod_l+0x488>
 800e25c:	68c3      	ldr	r3, [r0, #12]
 800e25e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e260:	2300      	movs	r3, #0
 800e262:	60c3      	str	r3, [r0, #12]
 800e264:	4659      	mov	r1, fp
 800e266:	f7ff fa2b 	bl	800d6c0 <__mcmp>
 800e26a:	2800      	cmp	r0, #0
 800e26c:	da60      	bge.n	800e330 <_strtod_l+0x868>
 800e26e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e270:	ea53 0308 	orrs.w	r3, r3, r8
 800e274:	f040 8084 	bne.w	800e380 <_strtod_l+0x8b8>
 800e278:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d17f      	bne.n	800e380 <_strtod_l+0x8b8>
 800e280:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e284:	0d1b      	lsrs	r3, r3, #20
 800e286:	051b      	lsls	r3, r3, #20
 800e288:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e28c:	d978      	bls.n	800e380 <_strtod_l+0x8b8>
 800e28e:	696b      	ldr	r3, [r5, #20]
 800e290:	b913      	cbnz	r3, 800e298 <_strtod_l+0x7d0>
 800e292:	692b      	ldr	r3, [r5, #16]
 800e294:	2b01      	cmp	r3, #1
 800e296:	dd73      	ble.n	800e380 <_strtod_l+0x8b8>
 800e298:	4629      	mov	r1, r5
 800e29a:	2201      	movs	r2, #1
 800e29c:	4620      	mov	r0, r4
 800e29e:	f7ff f9a3 	bl	800d5e8 <__lshift>
 800e2a2:	4659      	mov	r1, fp
 800e2a4:	4605      	mov	r5, r0
 800e2a6:	f7ff fa0b 	bl	800d6c0 <__mcmp>
 800e2aa:	2800      	cmp	r0, #0
 800e2ac:	dd68      	ble.n	800e380 <_strtod_l+0x8b8>
 800e2ae:	9904      	ldr	r1, [sp, #16]
 800e2b0:	4a54      	ldr	r2, [pc, #336]	; (800e404 <_strtod_l+0x93c>)
 800e2b2:	464b      	mov	r3, r9
 800e2b4:	2900      	cmp	r1, #0
 800e2b6:	f000 8084 	beq.w	800e3c2 <_strtod_l+0x8fa>
 800e2ba:	ea02 0109 	and.w	r1, r2, r9
 800e2be:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e2c2:	dc7e      	bgt.n	800e3c2 <_strtod_l+0x8fa>
 800e2c4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e2c8:	f77f aeb3 	ble.w	800e032 <_strtod_l+0x56a>
 800e2cc:	4b4e      	ldr	r3, [pc, #312]	; (800e408 <_strtod_l+0x940>)
 800e2ce:	4640      	mov	r0, r8
 800e2d0:	4649      	mov	r1, r9
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	f7f2 f990 	bl	80005f8 <__aeabi_dmul>
 800e2d8:	4b4a      	ldr	r3, [pc, #296]	; (800e404 <_strtod_l+0x93c>)
 800e2da:	400b      	ands	r3, r1
 800e2dc:	4680      	mov	r8, r0
 800e2de:	4689      	mov	r9, r1
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	f47f ae3f 	bne.w	800df64 <_strtod_l+0x49c>
 800e2e6:	2322      	movs	r3, #34	; 0x22
 800e2e8:	6023      	str	r3, [r4, #0]
 800e2ea:	e63b      	b.n	800df64 <_strtod_l+0x49c>
 800e2ec:	f04f 32ff 	mov.w	r2, #4294967295
 800e2f0:	fa02 f303 	lsl.w	r3, r2, r3
 800e2f4:	ea03 0808 	and.w	r8, r3, r8
 800e2f8:	e6e8      	b.n	800e0cc <_strtod_l+0x604>
 800e2fa:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800e2fe:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800e302:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800e306:	36e2      	adds	r6, #226	; 0xe2
 800e308:	fa01 f306 	lsl.w	r3, r1, r6
 800e30c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800e310:	e748      	b.n	800e1a4 <_strtod_l+0x6dc>
 800e312:	2100      	movs	r1, #0
 800e314:	2301      	movs	r3, #1
 800e316:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800e31a:	e743      	b.n	800e1a4 <_strtod_l+0x6dc>
 800e31c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e31e:	4632      	mov	r2, r6
 800e320:	4620      	mov	r0, r4
 800e322:	f7ff f961 	bl	800d5e8 <__lshift>
 800e326:	9016      	str	r0, [sp, #88]	; 0x58
 800e328:	2800      	cmp	r0, #0
 800e32a:	f47f af6b 	bne.w	800e204 <_strtod_l+0x73c>
 800e32e:	e60f      	b.n	800df50 <_strtod_l+0x488>
 800e330:	46ca      	mov	sl, r9
 800e332:	d171      	bne.n	800e418 <_strtod_l+0x950>
 800e334:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e336:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e33a:	b352      	cbz	r2, 800e392 <_strtod_l+0x8ca>
 800e33c:	4a33      	ldr	r2, [pc, #204]	; (800e40c <_strtod_l+0x944>)
 800e33e:	4293      	cmp	r3, r2
 800e340:	d12a      	bne.n	800e398 <_strtod_l+0x8d0>
 800e342:	9b04      	ldr	r3, [sp, #16]
 800e344:	4641      	mov	r1, r8
 800e346:	b1fb      	cbz	r3, 800e388 <_strtod_l+0x8c0>
 800e348:	4b2e      	ldr	r3, [pc, #184]	; (800e404 <_strtod_l+0x93c>)
 800e34a:	ea09 0303 	and.w	r3, r9, r3
 800e34e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e352:	f04f 32ff 	mov.w	r2, #4294967295
 800e356:	d81a      	bhi.n	800e38e <_strtod_l+0x8c6>
 800e358:	0d1b      	lsrs	r3, r3, #20
 800e35a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e35e:	fa02 f303 	lsl.w	r3, r2, r3
 800e362:	4299      	cmp	r1, r3
 800e364:	d118      	bne.n	800e398 <_strtod_l+0x8d0>
 800e366:	4b2a      	ldr	r3, [pc, #168]	; (800e410 <_strtod_l+0x948>)
 800e368:	459a      	cmp	sl, r3
 800e36a:	d102      	bne.n	800e372 <_strtod_l+0x8aa>
 800e36c:	3101      	adds	r1, #1
 800e36e:	f43f adef 	beq.w	800df50 <_strtod_l+0x488>
 800e372:	4b24      	ldr	r3, [pc, #144]	; (800e404 <_strtod_l+0x93c>)
 800e374:	ea0a 0303 	and.w	r3, sl, r3
 800e378:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800e37c:	f04f 0800 	mov.w	r8, #0
 800e380:	9b04      	ldr	r3, [sp, #16]
 800e382:	2b00      	cmp	r3, #0
 800e384:	d1a2      	bne.n	800e2cc <_strtod_l+0x804>
 800e386:	e5ed      	b.n	800df64 <_strtod_l+0x49c>
 800e388:	f04f 33ff 	mov.w	r3, #4294967295
 800e38c:	e7e9      	b.n	800e362 <_strtod_l+0x89a>
 800e38e:	4613      	mov	r3, r2
 800e390:	e7e7      	b.n	800e362 <_strtod_l+0x89a>
 800e392:	ea53 0308 	orrs.w	r3, r3, r8
 800e396:	d08a      	beq.n	800e2ae <_strtod_l+0x7e6>
 800e398:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e39a:	b1e3      	cbz	r3, 800e3d6 <_strtod_l+0x90e>
 800e39c:	ea13 0f0a 	tst.w	r3, sl
 800e3a0:	d0ee      	beq.n	800e380 <_strtod_l+0x8b8>
 800e3a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e3a4:	9a04      	ldr	r2, [sp, #16]
 800e3a6:	4640      	mov	r0, r8
 800e3a8:	4649      	mov	r1, r9
 800e3aa:	b1c3      	cbz	r3, 800e3de <_strtod_l+0x916>
 800e3ac:	f7ff fb6f 	bl	800da8e <sulp>
 800e3b0:	4602      	mov	r2, r0
 800e3b2:	460b      	mov	r3, r1
 800e3b4:	ec51 0b18 	vmov	r0, r1, d8
 800e3b8:	f7f1 ff68 	bl	800028c <__adddf3>
 800e3bc:	4680      	mov	r8, r0
 800e3be:	4689      	mov	r9, r1
 800e3c0:	e7de      	b.n	800e380 <_strtod_l+0x8b8>
 800e3c2:	4013      	ands	r3, r2
 800e3c4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e3c8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800e3cc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800e3d0:	f04f 38ff 	mov.w	r8, #4294967295
 800e3d4:	e7d4      	b.n	800e380 <_strtod_l+0x8b8>
 800e3d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e3d8:	ea13 0f08 	tst.w	r3, r8
 800e3dc:	e7e0      	b.n	800e3a0 <_strtod_l+0x8d8>
 800e3de:	f7ff fb56 	bl	800da8e <sulp>
 800e3e2:	4602      	mov	r2, r0
 800e3e4:	460b      	mov	r3, r1
 800e3e6:	ec51 0b18 	vmov	r0, r1, d8
 800e3ea:	f7f1 ff4d 	bl	8000288 <__aeabi_dsub>
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	4680      	mov	r8, r0
 800e3f4:	4689      	mov	r9, r1
 800e3f6:	f7f2 fb67 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3fa:	2800      	cmp	r0, #0
 800e3fc:	d0c0      	beq.n	800e380 <_strtod_l+0x8b8>
 800e3fe:	e618      	b.n	800e032 <_strtod_l+0x56a>
 800e400:	fffffc02 	.word	0xfffffc02
 800e404:	7ff00000 	.word	0x7ff00000
 800e408:	39500000 	.word	0x39500000
 800e40c:	000fffff 	.word	0x000fffff
 800e410:	7fefffff 	.word	0x7fefffff
 800e414:	080112c8 	.word	0x080112c8
 800e418:	4659      	mov	r1, fp
 800e41a:	4628      	mov	r0, r5
 800e41c:	f7ff fac0 	bl	800d9a0 <__ratio>
 800e420:	ec57 6b10 	vmov	r6, r7, d0
 800e424:	ee10 0a10 	vmov	r0, s0
 800e428:	2200      	movs	r2, #0
 800e42a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e42e:	4639      	mov	r1, r7
 800e430:	f7f2 fb5e 	bl	8000af0 <__aeabi_dcmple>
 800e434:	2800      	cmp	r0, #0
 800e436:	d071      	beq.n	800e51c <_strtod_l+0xa54>
 800e438:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d17c      	bne.n	800e538 <_strtod_l+0xa70>
 800e43e:	f1b8 0f00 	cmp.w	r8, #0
 800e442:	d15a      	bne.n	800e4fa <_strtod_l+0xa32>
 800e444:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d15d      	bne.n	800e508 <_strtod_l+0xa40>
 800e44c:	4b90      	ldr	r3, [pc, #576]	; (800e690 <_strtod_l+0xbc8>)
 800e44e:	2200      	movs	r2, #0
 800e450:	4630      	mov	r0, r6
 800e452:	4639      	mov	r1, r7
 800e454:	f7f2 fb42 	bl	8000adc <__aeabi_dcmplt>
 800e458:	2800      	cmp	r0, #0
 800e45a:	d15c      	bne.n	800e516 <_strtod_l+0xa4e>
 800e45c:	4630      	mov	r0, r6
 800e45e:	4639      	mov	r1, r7
 800e460:	4b8c      	ldr	r3, [pc, #560]	; (800e694 <_strtod_l+0xbcc>)
 800e462:	2200      	movs	r2, #0
 800e464:	f7f2 f8c8 	bl	80005f8 <__aeabi_dmul>
 800e468:	4606      	mov	r6, r0
 800e46a:	460f      	mov	r7, r1
 800e46c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800e470:	9606      	str	r6, [sp, #24]
 800e472:	9307      	str	r3, [sp, #28]
 800e474:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e478:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800e47c:	4b86      	ldr	r3, [pc, #536]	; (800e698 <_strtod_l+0xbd0>)
 800e47e:	ea0a 0303 	and.w	r3, sl, r3
 800e482:	930d      	str	r3, [sp, #52]	; 0x34
 800e484:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e486:	4b85      	ldr	r3, [pc, #532]	; (800e69c <_strtod_l+0xbd4>)
 800e488:	429a      	cmp	r2, r3
 800e48a:	f040 8090 	bne.w	800e5ae <_strtod_l+0xae6>
 800e48e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800e492:	ec49 8b10 	vmov	d0, r8, r9
 800e496:	f7ff f9b9 	bl	800d80c <__ulp>
 800e49a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e49e:	ec51 0b10 	vmov	r0, r1, d0
 800e4a2:	f7f2 f8a9 	bl	80005f8 <__aeabi_dmul>
 800e4a6:	4642      	mov	r2, r8
 800e4a8:	464b      	mov	r3, r9
 800e4aa:	f7f1 feef 	bl	800028c <__adddf3>
 800e4ae:	460b      	mov	r3, r1
 800e4b0:	4979      	ldr	r1, [pc, #484]	; (800e698 <_strtod_l+0xbd0>)
 800e4b2:	4a7b      	ldr	r2, [pc, #492]	; (800e6a0 <_strtod_l+0xbd8>)
 800e4b4:	4019      	ands	r1, r3
 800e4b6:	4291      	cmp	r1, r2
 800e4b8:	4680      	mov	r8, r0
 800e4ba:	d944      	bls.n	800e546 <_strtod_l+0xa7e>
 800e4bc:	ee18 2a90 	vmov	r2, s17
 800e4c0:	4b78      	ldr	r3, [pc, #480]	; (800e6a4 <_strtod_l+0xbdc>)
 800e4c2:	429a      	cmp	r2, r3
 800e4c4:	d104      	bne.n	800e4d0 <_strtod_l+0xa08>
 800e4c6:	ee18 3a10 	vmov	r3, s16
 800e4ca:	3301      	adds	r3, #1
 800e4cc:	f43f ad40 	beq.w	800df50 <_strtod_l+0x488>
 800e4d0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800e6a4 <_strtod_l+0xbdc>
 800e4d4:	f04f 38ff 	mov.w	r8, #4294967295
 800e4d8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e4da:	4620      	mov	r0, r4
 800e4dc:	f7fe fe6a 	bl	800d1b4 <_Bfree>
 800e4e0:	9905      	ldr	r1, [sp, #20]
 800e4e2:	4620      	mov	r0, r4
 800e4e4:	f7fe fe66 	bl	800d1b4 <_Bfree>
 800e4e8:	4659      	mov	r1, fp
 800e4ea:	4620      	mov	r0, r4
 800e4ec:	f7fe fe62 	bl	800d1b4 <_Bfree>
 800e4f0:	4629      	mov	r1, r5
 800e4f2:	4620      	mov	r0, r4
 800e4f4:	f7fe fe5e 	bl	800d1b4 <_Bfree>
 800e4f8:	e609      	b.n	800e10e <_strtod_l+0x646>
 800e4fa:	f1b8 0f01 	cmp.w	r8, #1
 800e4fe:	d103      	bne.n	800e508 <_strtod_l+0xa40>
 800e500:	f1b9 0f00 	cmp.w	r9, #0
 800e504:	f43f ad95 	beq.w	800e032 <_strtod_l+0x56a>
 800e508:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800e660 <_strtod_l+0xb98>
 800e50c:	4f60      	ldr	r7, [pc, #384]	; (800e690 <_strtod_l+0xbc8>)
 800e50e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e512:	2600      	movs	r6, #0
 800e514:	e7ae      	b.n	800e474 <_strtod_l+0x9ac>
 800e516:	4f5f      	ldr	r7, [pc, #380]	; (800e694 <_strtod_l+0xbcc>)
 800e518:	2600      	movs	r6, #0
 800e51a:	e7a7      	b.n	800e46c <_strtod_l+0x9a4>
 800e51c:	4b5d      	ldr	r3, [pc, #372]	; (800e694 <_strtod_l+0xbcc>)
 800e51e:	4630      	mov	r0, r6
 800e520:	4639      	mov	r1, r7
 800e522:	2200      	movs	r2, #0
 800e524:	f7f2 f868 	bl	80005f8 <__aeabi_dmul>
 800e528:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e52a:	4606      	mov	r6, r0
 800e52c:	460f      	mov	r7, r1
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d09c      	beq.n	800e46c <_strtod_l+0x9a4>
 800e532:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e536:	e79d      	b.n	800e474 <_strtod_l+0x9ac>
 800e538:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800e668 <_strtod_l+0xba0>
 800e53c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e540:	ec57 6b17 	vmov	r6, r7, d7
 800e544:	e796      	b.n	800e474 <_strtod_l+0x9ac>
 800e546:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800e54a:	9b04      	ldr	r3, [sp, #16]
 800e54c:	46ca      	mov	sl, r9
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d1c2      	bne.n	800e4d8 <_strtod_l+0xa10>
 800e552:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e556:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e558:	0d1b      	lsrs	r3, r3, #20
 800e55a:	051b      	lsls	r3, r3, #20
 800e55c:	429a      	cmp	r2, r3
 800e55e:	d1bb      	bne.n	800e4d8 <_strtod_l+0xa10>
 800e560:	4630      	mov	r0, r6
 800e562:	4639      	mov	r1, r7
 800e564:	f7f2 fba8 	bl	8000cb8 <__aeabi_d2lz>
 800e568:	f7f2 f818 	bl	800059c <__aeabi_l2d>
 800e56c:	4602      	mov	r2, r0
 800e56e:	460b      	mov	r3, r1
 800e570:	4630      	mov	r0, r6
 800e572:	4639      	mov	r1, r7
 800e574:	f7f1 fe88 	bl	8000288 <__aeabi_dsub>
 800e578:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e57a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e57e:	ea43 0308 	orr.w	r3, r3, r8
 800e582:	4313      	orrs	r3, r2
 800e584:	4606      	mov	r6, r0
 800e586:	460f      	mov	r7, r1
 800e588:	d054      	beq.n	800e634 <_strtod_l+0xb6c>
 800e58a:	a339      	add	r3, pc, #228	; (adr r3, 800e670 <_strtod_l+0xba8>)
 800e58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e590:	f7f2 faa4 	bl	8000adc <__aeabi_dcmplt>
 800e594:	2800      	cmp	r0, #0
 800e596:	f47f ace5 	bne.w	800df64 <_strtod_l+0x49c>
 800e59a:	a337      	add	r3, pc, #220	; (adr r3, 800e678 <_strtod_l+0xbb0>)
 800e59c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5a0:	4630      	mov	r0, r6
 800e5a2:	4639      	mov	r1, r7
 800e5a4:	f7f2 fab8 	bl	8000b18 <__aeabi_dcmpgt>
 800e5a8:	2800      	cmp	r0, #0
 800e5aa:	d095      	beq.n	800e4d8 <_strtod_l+0xa10>
 800e5ac:	e4da      	b.n	800df64 <_strtod_l+0x49c>
 800e5ae:	9b04      	ldr	r3, [sp, #16]
 800e5b0:	b333      	cbz	r3, 800e600 <_strtod_l+0xb38>
 800e5b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e5b4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e5b8:	d822      	bhi.n	800e600 <_strtod_l+0xb38>
 800e5ba:	a331      	add	r3, pc, #196	; (adr r3, 800e680 <_strtod_l+0xbb8>)
 800e5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c0:	4630      	mov	r0, r6
 800e5c2:	4639      	mov	r1, r7
 800e5c4:	f7f2 fa94 	bl	8000af0 <__aeabi_dcmple>
 800e5c8:	b1a0      	cbz	r0, 800e5f4 <_strtod_l+0xb2c>
 800e5ca:	4639      	mov	r1, r7
 800e5cc:	4630      	mov	r0, r6
 800e5ce:	f7f2 faeb 	bl	8000ba8 <__aeabi_d2uiz>
 800e5d2:	2801      	cmp	r0, #1
 800e5d4:	bf38      	it	cc
 800e5d6:	2001      	movcc	r0, #1
 800e5d8:	f7f1 ff94 	bl	8000504 <__aeabi_ui2d>
 800e5dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e5de:	4606      	mov	r6, r0
 800e5e0:	460f      	mov	r7, r1
 800e5e2:	bb23      	cbnz	r3, 800e62e <_strtod_l+0xb66>
 800e5e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e5e8:	9010      	str	r0, [sp, #64]	; 0x40
 800e5ea:	9311      	str	r3, [sp, #68]	; 0x44
 800e5ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e5f0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800e5f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e5f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e5f8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e5fc:	1a9b      	subs	r3, r3, r2
 800e5fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800e600:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e604:	eeb0 0a48 	vmov.f32	s0, s16
 800e608:	eef0 0a68 	vmov.f32	s1, s17
 800e60c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800e610:	f7ff f8fc 	bl	800d80c <__ulp>
 800e614:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800e618:	ec53 2b10 	vmov	r2, r3, d0
 800e61c:	f7f1 ffec 	bl	80005f8 <__aeabi_dmul>
 800e620:	ec53 2b18 	vmov	r2, r3, d8
 800e624:	f7f1 fe32 	bl	800028c <__adddf3>
 800e628:	4680      	mov	r8, r0
 800e62a:	4689      	mov	r9, r1
 800e62c:	e78d      	b.n	800e54a <_strtod_l+0xa82>
 800e62e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800e632:	e7db      	b.n	800e5ec <_strtod_l+0xb24>
 800e634:	a314      	add	r3, pc, #80	; (adr r3, 800e688 <_strtod_l+0xbc0>)
 800e636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e63a:	f7f2 fa4f 	bl	8000adc <__aeabi_dcmplt>
 800e63e:	e7b3      	b.n	800e5a8 <_strtod_l+0xae0>
 800e640:	2300      	movs	r3, #0
 800e642:	930a      	str	r3, [sp, #40]	; 0x28
 800e644:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e646:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e648:	6013      	str	r3, [r2, #0]
 800e64a:	f7ff ba7c 	b.w	800db46 <_strtod_l+0x7e>
 800e64e:	2a65      	cmp	r2, #101	; 0x65
 800e650:	f43f ab75 	beq.w	800dd3e <_strtod_l+0x276>
 800e654:	2a45      	cmp	r2, #69	; 0x45
 800e656:	f43f ab72 	beq.w	800dd3e <_strtod_l+0x276>
 800e65a:	2301      	movs	r3, #1
 800e65c:	f7ff bbaa 	b.w	800ddb4 <_strtod_l+0x2ec>
 800e660:	00000000 	.word	0x00000000
 800e664:	bff00000 	.word	0xbff00000
 800e668:	00000000 	.word	0x00000000
 800e66c:	3ff00000 	.word	0x3ff00000
 800e670:	94a03595 	.word	0x94a03595
 800e674:	3fdfffff 	.word	0x3fdfffff
 800e678:	35afe535 	.word	0x35afe535
 800e67c:	3fe00000 	.word	0x3fe00000
 800e680:	ffc00000 	.word	0xffc00000
 800e684:	41dfffff 	.word	0x41dfffff
 800e688:	94a03595 	.word	0x94a03595
 800e68c:	3fcfffff 	.word	0x3fcfffff
 800e690:	3ff00000 	.word	0x3ff00000
 800e694:	3fe00000 	.word	0x3fe00000
 800e698:	7ff00000 	.word	0x7ff00000
 800e69c:	7fe00000 	.word	0x7fe00000
 800e6a0:	7c9fffff 	.word	0x7c9fffff
 800e6a4:	7fefffff 	.word	0x7fefffff

0800e6a8 <_strtod_r>:
 800e6a8:	4b01      	ldr	r3, [pc, #4]	; (800e6b0 <_strtod_r+0x8>)
 800e6aa:	f7ff ba0d 	b.w	800dac8 <_strtod_l>
 800e6ae:	bf00      	nop
 800e6b0:	20000124 	.word	0x20000124

0800e6b4 <_strtol_l.constprop.0>:
 800e6b4:	2b01      	cmp	r3, #1
 800e6b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6ba:	d001      	beq.n	800e6c0 <_strtol_l.constprop.0+0xc>
 800e6bc:	2b24      	cmp	r3, #36	; 0x24
 800e6be:	d906      	bls.n	800e6ce <_strtol_l.constprop.0+0x1a>
 800e6c0:	f7fd fd7a 	bl	800c1b8 <__errno>
 800e6c4:	2316      	movs	r3, #22
 800e6c6:	6003      	str	r3, [r0, #0]
 800e6c8:	2000      	movs	r0, #0
 800e6ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6ce:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800e7b4 <_strtol_l.constprop.0+0x100>
 800e6d2:	460d      	mov	r5, r1
 800e6d4:	462e      	mov	r6, r5
 800e6d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e6da:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800e6de:	f017 0708 	ands.w	r7, r7, #8
 800e6e2:	d1f7      	bne.n	800e6d4 <_strtol_l.constprop.0+0x20>
 800e6e4:	2c2d      	cmp	r4, #45	; 0x2d
 800e6e6:	d132      	bne.n	800e74e <_strtol_l.constprop.0+0x9a>
 800e6e8:	782c      	ldrb	r4, [r5, #0]
 800e6ea:	2701      	movs	r7, #1
 800e6ec:	1cb5      	adds	r5, r6, #2
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d05b      	beq.n	800e7aa <_strtol_l.constprop.0+0xf6>
 800e6f2:	2b10      	cmp	r3, #16
 800e6f4:	d109      	bne.n	800e70a <_strtol_l.constprop.0+0x56>
 800e6f6:	2c30      	cmp	r4, #48	; 0x30
 800e6f8:	d107      	bne.n	800e70a <_strtol_l.constprop.0+0x56>
 800e6fa:	782c      	ldrb	r4, [r5, #0]
 800e6fc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e700:	2c58      	cmp	r4, #88	; 0x58
 800e702:	d14d      	bne.n	800e7a0 <_strtol_l.constprop.0+0xec>
 800e704:	786c      	ldrb	r4, [r5, #1]
 800e706:	2310      	movs	r3, #16
 800e708:	3502      	adds	r5, #2
 800e70a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800e70e:	f108 38ff 	add.w	r8, r8, #4294967295
 800e712:	f04f 0e00 	mov.w	lr, #0
 800e716:	fbb8 f9f3 	udiv	r9, r8, r3
 800e71a:	4676      	mov	r6, lr
 800e71c:	fb03 8a19 	mls	sl, r3, r9, r8
 800e720:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800e724:	f1bc 0f09 	cmp.w	ip, #9
 800e728:	d816      	bhi.n	800e758 <_strtol_l.constprop.0+0xa4>
 800e72a:	4664      	mov	r4, ip
 800e72c:	42a3      	cmp	r3, r4
 800e72e:	dd24      	ble.n	800e77a <_strtol_l.constprop.0+0xc6>
 800e730:	f1be 3fff 	cmp.w	lr, #4294967295
 800e734:	d008      	beq.n	800e748 <_strtol_l.constprop.0+0x94>
 800e736:	45b1      	cmp	r9, r6
 800e738:	d31c      	bcc.n	800e774 <_strtol_l.constprop.0+0xc0>
 800e73a:	d101      	bne.n	800e740 <_strtol_l.constprop.0+0x8c>
 800e73c:	45a2      	cmp	sl, r4
 800e73e:	db19      	blt.n	800e774 <_strtol_l.constprop.0+0xc0>
 800e740:	fb06 4603 	mla	r6, r6, r3, r4
 800e744:	f04f 0e01 	mov.w	lr, #1
 800e748:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e74c:	e7e8      	b.n	800e720 <_strtol_l.constprop.0+0x6c>
 800e74e:	2c2b      	cmp	r4, #43	; 0x2b
 800e750:	bf04      	itt	eq
 800e752:	782c      	ldrbeq	r4, [r5, #0]
 800e754:	1cb5      	addeq	r5, r6, #2
 800e756:	e7ca      	b.n	800e6ee <_strtol_l.constprop.0+0x3a>
 800e758:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800e75c:	f1bc 0f19 	cmp.w	ip, #25
 800e760:	d801      	bhi.n	800e766 <_strtol_l.constprop.0+0xb2>
 800e762:	3c37      	subs	r4, #55	; 0x37
 800e764:	e7e2      	b.n	800e72c <_strtol_l.constprop.0+0x78>
 800e766:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800e76a:	f1bc 0f19 	cmp.w	ip, #25
 800e76e:	d804      	bhi.n	800e77a <_strtol_l.constprop.0+0xc6>
 800e770:	3c57      	subs	r4, #87	; 0x57
 800e772:	e7db      	b.n	800e72c <_strtol_l.constprop.0+0x78>
 800e774:	f04f 3eff 	mov.w	lr, #4294967295
 800e778:	e7e6      	b.n	800e748 <_strtol_l.constprop.0+0x94>
 800e77a:	f1be 3fff 	cmp.w	lr, #4294967295
 800e77e:	d105      	bne.n	800e78c <_strtol_l.constprop.0+0xd8>
 800e780:	2322      	movs	r3, #34	; 0x22
 800e782:	6003      	str	r3, [r0, #0]
 800e784:	4646      	mov	r6, r8
 800e786:	b942      	cbnz	r2, 800e79a <_strtol_l.constprop.0+0xe6>
 800e788:	4630      	mov	r0, r6
 800e78a:	e79e      	b.n	800e6ca <_strtol_l.constprop.0+0x16>
 800e78c:	b107      	cbz	r7, 800e790 <_strtol_l.constprop.0+0xdc>
 800e78e:	4276      	negs	r6, r6
 800e790:	2a00      	cmp	r2, #0
 800e792:	d0f9      	beq.n	800e788 <_strtol_l.constprop.0+0xd4>
 800e794:	f1be 0f00 	cmp.w	lr, #0
 800e798:	d000      	beq.n	800e79c <_strtol_l.constprop.0+0xe8>
 800e79a:	1e69      	subs	r1, r5, #1
 800e79c:	6011      	str	r1, [r2, #0]
 800e79e:	e7f3      	b.n	800e788 <_strtol_l.constprop.0+0xd4>
 800e7a0:	2430      	movs	r4, #48	; 0x30
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d1b1      	bne.n	800e70a <_strtol_l.constprop.0+0x56>
 800e7a6:	2308      	movs	r3, #8
 800e7a8:	e7af      	b.n	800e70a <_strtol_l.constprop.0+0x56>
 800e7aa:	2c30      	cmp	r4, #48	; 0x30
 800e7ac:	d0a5      	beq.n	800e6fa <_strtol_l.constprop.0+0x46>
 800e7ae:	230a      	movs	r3, #10
 800e7b0:	e7ab      	b.n	800e70a <_strtol_l.constprop.0+0x56>
 800e7b2:	bf00      	nop
 800e7b4:	08010f81 	.word	0x08010f81

0800e7b8 <_strtol_r>:
 800e7b8:	f7ff bf7c 	b.w	800e6b4 <_strtol_l.constprop.0>

0800e7bc <__ssputs_r>:
 800e7bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7c0:	688e      	ldr	r6, [r1, #8]
 800e7c2:	461f      	mov	r7, r3
 800e7c4:	42be      	cmp	r6, r7
 800e7c6:	680b      	ldr	r3, [r1, #0]
 800e7c8:	4682      	mov	sl, r0
 800e7ca:	460c      	mov	r4, r1
 800e7cc:	4690      	mov	r8, r2
 800e7ce:	d82c      	bhi.n	800e82a <__ssputs_r+0x6e>
 800e7d0:	898a      	ldrh	r2, [r1, #12]
 800e7d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e7d6:	d026      	beq.n	800e826 <__ssputs_r+0x6a>
 800e7d8:	6965      	ldr	r5, [r4, #20]
 800e7da:	6909      	ldr	r1, [r1, #16]
 800e7dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e7e0:	eba3 0901 	sub.w	r9, r3, r1
 800e7e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e7e8:	1c7b      	adds	r3, r7, #1
 800e7ea:	444b      	add	r3, r9
 800e7ec:	106d      	asrs	r5, r5, #1
 800e7ee:	429d      	cmp	r5, r3
 800e7f0:	bf38      	it	cc
 800e7f2:	461d      	movcc	r5, r3
 800e7f4:	0553      	lsls	r3, r2, #21
 800e7f6:	d527      	bpl.n	800e848 <__ssputs_r+0x8c>
 800e7f8:	4629      	mov	r1, r5
 800e7fa:	f7fe fc0f 	bl	800d01c <_malloc_r>
 800e7fe:	4606      	mov	r6, r0
 800e800:	b360      	cbz	r0, 800e85c <__ssputs_r+0xa0>
 800e802:	6921      	ldr	r1, [r4, #16]
 800e804:	464a      	mov	r2, r9
 800e806:	f7fd fd04 	bl	800c212 <memcpy>
 800e80a:	89a3      	ldrh	r3, [r4, #12]
 800e80c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e814:	81a3      	strh	r3, [r4, #12]
 800e816:	6126      	str	r6, [r4, #16]
 800e818:	6165      	str	r5, [r4, #20]
 800e81a:	444e      	add	r6, r9
 800e81c:	eba5 0509 	sub.w	r5, r5, r9
 800e820:	6026      	str	r6, [r4, #0]
 800e822:	60a5      	str	r5, [r4, #8]
 800e824:	463e      	mov	r6, r7
 800e826:	42be      	cmp	r6, r7
 800e828:	d900      	bls.n	800e82c <__ssputs_r+0x70>
 800e82a:	463e      	mov	r6, r7
 800e82c:	6820      	ldr	r0, [r4, #0]
 800e82e:	4632      	mov	r2, r6
 800e830:	4641      	mov	r1, r8
 800e832:	f000 f9c9 	bl	800ebc8 <memmove>
 800e836:	68a3      	ldr	r3, [r4, #8]
 800e838:	1b9b      	subs	r3, r3, r6
 800e83a:	60a3      	str	r3, [r4, #8]
 800e83c:	6823      	ldr	r3, [r4, #0]
 800e83e:	4433      	add	r3, r6
 800e840:	6023      	str	r3, [r4, #0]
 800e842:	2000      	movs	r0, #0
 800e844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e848:	462a      	mov	r2, r5
 800e84a:	f000 fd9e 	bl	800f38a <_realloc_r>
 800e84e:	4606      	mov	r6, r0
 800e850:	2800      	cmp	r0, #0
 800e852:	d1e0      	bne.n	800e816 <__ssputs_r+0x5a>
 800e854:	6921      	ldr	r1, [r4, #16]
 800e856:	4650      	mov	r0, sl
 800e858:	f7fe fb6c 	bl	800cf34 <_free_r>
 800e85c:	230c      	movs	r3, #12
 800e85e:	f8ca 3000 	str.w	r3, [sl]
 800e862:	89a3      	ldrh	r3, [r4, #12]
 800e864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e868:	81a3      	strh	r3, [r4, #12]
 800e86a:	f04f 30ff 	mov.w	r0, #4294967295
 800e86e:	e7e9      	b.n	800e844 <__ssputs_r+0x88>

0800e870 <_svfiprintf_r>:
 800e870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e874:	4698      	mov	r8, r3
 800e876:	898b      	ldrh	r3, [r1, #12]
 800e878:	061b      	lsls	r3, r3, #24
 800e87a:	b09d      	sub	sp, #116	; 0x74
 800e87c:	4607      	mov	r7, r0
 800e87e:	460d      	mov	r5, r1
 800e880:	4614      	mov	r4, r2
 800e882:	d50e      	bpl.n	800e8a2 <_svfiprintf_r+0x32>
 800e884:	690b      	ldr	r3, [r1, #16]
 800e886:	b963      	cbnz	r3, 800e8a2 <_svfiprintf_r+0x32>
 800e888:	2140      	movs	r1, #64	; 0x40
 800e88a:	f7fe fbc7 	bl	800d01c <_malloc_r>
 800e88e:	6028      	str	r0, [r5, #0]
 800e890:	6128      	str	r0, [r5, #16]
 800e892:	b920      	cbnz	r0, 800e89e <_svfiprintf_r+0x2e>
 800e894:	230c      	movs	r3, #12
 800e896:	603b      	str	r3, [r7, #0]
 800e898:	f04f 30ff 	mov.w	r0, #4294967295
 800e89c:	e0d0      	b.n	800ea40 <_svfiprintf_r+0x1d0>
 800e89e:	2340      	movs	r3, #64	; 0x40
 800e8a0:	616b      	str	r3, [r5, #20]
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	9309      	str	r3, [sp, #36]	; 0x24
 800e8a6:	2320      	movs	r3, #32
 800e8a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e8ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800e8b0:	2330      	movs	r3, #48	; 0x30
 800e8b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ea58 <_svfiprintf_r+0x1e8>
 800e8b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e8ba:	f04f 0901 	mov.w	r9, #1
 800e8be:	4623      	mov	r3, r4
 800e8c0:	469a      	mov	sl, r3
 800e8c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8c6:	b10a      	cbz	r2, 800e8cc <_svfiprintf_r+0x5c>
 800e8c8:	2a25      	cmp	r2, #37	; 0x25
 800e8ca:	d1f9      	bne.n	800e8c0 <_svfiprintf_r+0x50>
 800e8cc:	ebba 0b04 	subs.w	fp, sl, r4
 800e8d0:	d00b      	beq.n	800e8ea <_svfiprintf_r+0x7a>
 800e8d2:	465b      	mov	r3, fp
 800e8d4:	4622      	mov	r2, r4
 800e8d6:	4629      	mov	r1, r5
 800e8d8:	4638      	mov	r0, r7
 800e8da:	f7ff ff6f 	bl	800e7bc <__ssputs_r>
 800e8de:	3001      	adds	r0, #1
 800e8e0:	f000 80a9 	beq.w	800ea36 <_svfiprintf_r+0x1c6>
 800e8e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e8e6:	445a      	add	r2, fp
 800e8e8:	9209      	str	r2, [sp, #36]	; 0x24
 800e8ea:	f89a 3000 	ldrb.w	r3, [sl]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	f000 80a1 	beq.w	800ea36 <_svfiprintf_r+0x1c6>
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	f04f 32ff 	mov.w	r2, #4294967295
 800e8fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8fe:	f10a 0a01 	add.w	sl, sl, #1
 800e902:	9304      	str	r3, [sp, #16]
 800e904:	9307      	str	r3, [sp, #28]
 800e906:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e90a:	931a      	str	r3, [sp, #104]	; 0x68
 800e90c:	4654      	mov	r4, sl
 800e90e:	2205      	movs	r2, #5
 800e910:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e914:	4850      	ldr	r0, [pc, #320]	; (800ea58 <_svfiprintf_r+0x1e8>)
 800e916:	f7f1 fc5b 	bl	80001d0 <memchr>
 800e91a:	9a04      	ldr	r2, [sp, #16]
 800e91c:	b9d8      	cbnz	r0, 800e956 <_svfiprintf_r+0xe6>
 800e91e:	06d0      	lsls	r0, r2, #27
 800e920:	bf44      	itt	mi
 800e922:	2320      	movmi	r3, #32
 800e924:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e928:	0711      	lsls	r1, r2, #28
 800e92a:	bf44      	itt	mi
 800e92c:	232b      	movmi	r3, #43	; 0x2b
 800e92e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e932:	f89a 3000 	ldrb.w	r3, [sl]
 800e936:	2b2a      	cmp	r3, #42	; 0x2a
 800e938:	d015      	beq.n	800e966 <_svfiprintf_r+0xf6>
 800e93a:	9a07      	ldr	r2, [sp, #28]
 800e93c:	4654      	mov	r4, sl
 800e93e:	2000      	movs	r0, #0
 800e940:	f04f 0c0a 	mov.w	ip, #10
 800e944:	4621      	mov	r1, r4
 800e946:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e94a:	3b30      	subs	r3, #48	; 0x30
 800e94c:	2b09      	cmp	r3, #9
 800e94e:	d94d      	bls.n	800e9ec <_svfiprintf_r+0x17c>
 800e950:	b1b0      	cbz	r0, 800e980 <_svfiprintf_r+0x110>
 800e952:	9207      	str	r2, [sp, #28]
 800e954:	e014      	b.n	800e980 <_svfiprintf_r+0x110>
 800e956:	eba0 0308 	sub.w	r3, r0, r8
 800e95a:	fa09 f303 	lsl.w	r3, r9, r3
 800e95e:	4313      	orrs	r3, r2
 800e960:	9304      	str	r3, [sp, #16]
 800e962:	46a2      	mov	sl, r4
 800e964:	e7d2      	b.n	800e90c <_svfiprintf_r+0x9c>
 800e966:	9b03      	ldr	r3, [sp, #12]
 800e968:	1d19      	adds	r1, r3, #4
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	9103      	str	r1, [sp, #12]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	bfbb      	ittet	lt
 800e972:	425b      	neglt	r3, r3
 800e974:	f042 0202 	orrlt.w	r2, r2, #2
 800e978:	9307      	strge	r3, [sp, #28]
 800e97a:	9307      	strlt	r3, [sp, #28]
 800e97c:	bfb8      	it	lt
 800e97e:	9204      	strlt	r2, [sp, #16]
 800e980:	7823      	ldrb	r3, [r4, #0]
 800e982:	2b2e      	cmp	r3, #46	; 0x2e
 800e984:	d10c      	bne.n	800e9a0 <_svfiprintf_r+0x130>
 800e986:	7863      	ldrb	r3, [r4, #1]
 800e988:	2b2a      	cmp	r3, #42	; 0x2a
 800e98a:	d134      	bne.n	800e9f6 <_svfiprintf_r+0x186>
 800e98c:	9b03      	ldr	r3, [sp, #12]
 800e98e:	1d1a      	adds	r2, r3, #4
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	9203      	str	r2, [sp, #12]
 800e994:	2b00      	cmp	r3, #0
 800e996:	bfb8      	it	lt
 800e998:	f04f 33ff 	movlt.w	r3, #4294967295
 800e99c:	3402      	adds	r4, #2
 800e99e:	9305      	str	r3, [sp, #20]
 800e9a0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800ea68 <_svfiprintf_r+0x1f8>
 800e9a4:	7821      	ldrb	r1, [r4, #0]
 800e9a6:	2203      	movs	r2, #3
 800e9a8:	4650      	mov	r0, sl
 800e9aa:	f7f1 fc11 	bl	80001d0 <memchr>
 800e9ae:	b138      	cbz	r0, 800e9c0 <_svfiprintf_r+0x150>
 800e9b0:	9b04      	ldr	r3, [sp, #16]
 800e9b2:	eba0 000a 	sub.w	r0, r0, sl
 800e9b6:	2240      	movs	r2, #64	; 0x40
 800e9b8:	4082      	lsls	r2, r0
 800e9ba:	4313      	orrs	r3, r2
 800e9bc:	3401      	adds	r4, #1
 800e9be:	9304      	str	r3, [sp, #16]
 800e9c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9c4:	4825      	ldr	r0, [pc, #148]	; (800ea5c <_svfiprintf_r+0x1ec>)
 800e9c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e9ca:	2206      	movs	r2, #6
 800e9cc:	f7f1 fc00 	bl	80001d0 <memchr>
 800e9d0:	2800      	cmp	r0, #0
 800e9d2:	d038      	beq.n	800ea46 <_svfiprintf_r+0x1d6>
 800e9d4:	4b22      	ldr	r3, [pc, #136]	; (800ea60 <_svfiprintf_r+0x1f0>)
 800e9d6:	bb1b      	cbnz	r3, 800ea20 <_svfiprintf_r+0x1b0>
 800e9d8:	9b03      	ldr	r3, [sp, #12]
 800e9da:	3307      	adds	r3, #7
 800e9dc:	f023 0307 	bic.w	r3, r3, #7
 800e9e0:	3308      	adds	r3, #8
 800e9e2:	9303      	str	r3, [sp, #12]
 800e9e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e9e6:	4433      	add	r3, r6
 800e9e8:	9309      	str	r3, [sp, #36]	; 0x24
 800e9ea:	e768      	b.n	800e8be <_svfiprintf_r+0x4e>
 800e9ec:	fb0c 3202 	mla	r2, ip, r2, r3
 800e9f0:	460c      	mov	r4, r1
 800e9f2:	2001      	movs	r0, #1
 800e9f4:	e7a6      	b.n	800e944 <_svfiprintf_r+0xd4>
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	3401      	adds	r4, #1
 800e9fa:	9305      	str	r3, [sp, #20]
 800e9fc:	4619      	mov	r1, r3
 800e9fe:	f04f 0c0a 	mov.w	ip, #10
 800ea02:	4620      	mov	r0, r4
 800ea04:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea08:	3a30      	subs	r2, #48	; 0x30
 800ea0a:	2a09      	cmp	r2, #9
 800ea0c:	d903      	bls.n	800ea16 <_svfiprintf_r+0x1a6>
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d0c6      	beq.n	800e9a0 <_svfiprintf_r+0x130>
 800ea12:	9105      	str	r1, [sp, #20]
 800ea14:	e7c4      	b.n	800e9a0 <_svfiprintf_r+0x130>
 800ea16:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea1a:	4604      	mov	r4, r0
 800ea1c:	2301      	movs	r3, #1
 800ea1e:	e7f0      	b.n	800ea02 <_svfiprintf_r+0x192>
 800ea20:	ab03      	add	r3, sp, #12
 800ea22:	9300      	str	r3, [sp, #0]
 800ea24:	462a      	mov	r2, r5
 800ea26:	4b0f      	ldr	r3, [pc, #60]	; (800ea64 <_svfiprintf_r+0x1f4>)
 800ea28:	a904      	add	r1, sp, #16
 800ea2a:	4638      	mov	r0, r7
 800ea2c:	f7fc fc76 	bl	800b31c <_printf_float>
 800ea30:	1c42      	adds	r2, r0, #1
 800ea32:	4606      	mov	r6, r0
 800ea34:	d1d6      	bne.n	800e9e4 <_svfiprintf_r+0x174>
 800ea36:	89ab      	ldrh	r3, [r5, #12]
 800ea38:	065b      	lsls	r3, r3, #25
 800ea3a:	f53f af2d 	bmi.w	800e898 <_svfiprintf_r+0x28>
 800ea3e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ea40:	b01d      	add	sp, #116	; 0x74
 800ea42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea46:	ab03      	add	r3, sp, #12
 800ea48:	9300      	str	r3, [sp, #0]
 800ea4a:	462a      	mov	r2, r5
 800ea4c:	4b05      	ldr	r3, [pc, #20]	; (800ea64 <_svfiprintf_r+0x1f4>)
 800ea4e:	a904      	add	r1, sp, #16
 800ea50:	4638      	mov	r0, r7
 800ea52:	f7fc ff07 	bl	800b864 <_printf_i>
 800ea56:	e7eb      	b.n	800ea30 <_svfiprintf_r+0x1c0>
 800ea58:	080112f0 	.word	0x080112f0
 800ea5c:	080112fa 	.word	0x080112fa
 800ea60:	0800b31d 	.word	0x0800b31d
 800ea64:	0800e7bd 	.word	0x0800e7bd
 800ea68:	080112f6 	.word	0x080112f6

0800ea6c <__sflush_r>:
 800ea6c:	898a      	ldrh	r2, [r1, #12]
 800ea6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea72:	4605      	mov	r5, r0
 800ea74:	0710      	lsls	r0, r2, #28
 800ea76:	460c      	mov	r4, r1
 800ea78:	d458      	bmi.n	800eb2c <__sflush_r+0xc0>
 800ea7a:	684b      	ldr	r3, [r1, #4]
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	dc05      	bgt.n	800ea8c <__sflush_r+0x20>
 800ea80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	dc02      	bgt.n	800ea8c <__sflush_r+0x20>
 800ea86:	2000      	movs	r0, #0
 800ea88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ea8e:	2e00      	cmp	r6, #0
 800ea90:	d0f9      	beq.n	800ea86 <__sflush_r+0x1a>
 800ea92:	2300      	movs	r3, #0
 800ea94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ea98:	682f      	ldr	r7, [r5, #0]
 800ea9a:	6a21      	ldr	r1, [r4, #32]
 800ea9c:	602b      	str	r3, [r5, #0]
 800ea9e:	d032      	beq.n	800eb06 <__sflush_r+0x9a>
 800eaa0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800eaa2:	89a3      	ldrh	r3, [r4, #12]
 800eaa4:	075a      	lsls	r2, r3, #29
 800eaa6:	d505      	bpl.n	800eab4 <__sflush_r+0x48>
 800eaa8:	6863      	ldr	r3, [r4, #4]
 800eaaa:	1ac0      	subs	r0, r0, r3
 800eaac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800eaae:	b10b      	cbz	r3, 800eab4 <__sflush_r+0x48>
 800eab0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800eab2:	1ac0      	subs	r0, r0, r3
 800eab4:	2300      	movs	r3, #0
 800eab6:	4602      	mov	r2, r0
 800eab8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eaba:	6a21      	ldr	r1, [r4, #32]
 800eabc:	4628      	mov	r0, r5
 800eabe:	47b0      	blx	r6
 800eac0:	1c43      	adds	r3, r0, #1
 800eac2:	89a3      	ldrh	r3, [r4, #12]
 800eac4:	d106      	bne.n	800ead4 <__sflush_r+0x68>
 800eac6:	6829      	ldr	r1, [r5, #0]
 800eac8:	291d      	cmp	r1, #29
 800eaca:	d82b      	bhi.n	800eb24 <__sflush_r+0xb8>
 800eacc:	4a29      	ldr	r2, [pc, #164]	; (800eb74 <__sflush_r+0x108>)
 800eace:	410a      	asrs	r2, r1
 800ead0:	07d6      	lsls	r6, r2, #31
 800ead2:	d427      	bmi.n	800eb24 <__sflush_r+0xb8>
 800ead4:	2200      	movs	r2, #0
 800ead6:	6062      	str	r2, [r4, #4]
 800ead8:	04d9      	lsls	r1, r3, #19
 800eada:	6922      	ldr	r2, [r4, #16]
 800eadc:	6022      	str	r2, [r4, #0]
 800eade:	d504      	bpl.n	800eaea <__sflush_r+0x7e>
 800eae0:	1c42      	adds	r2, r0, #1
 800eae2:	d101      	bne.n	800eae8 <__sflush_r+0x7c>
 800eae4:	682b      	ldr	r3, [r5, #0]
 800eae6:	b903      	cbnz	r3, 800eaea <__sflush_r+0x7e>
 800eae8:	6560      	str	r0, [r4, #84]	; 0x54
 800eaea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eaec:	602f      	str	r7, [r5, #0]
 800eaee:	2900      	cmp	r1, #0
 800eaf0:	d0c9      	beq.n	800ea86 <__sflush_r+0x1a>
 800eaf2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800eaf6:	4299      	cmp	r1, r3
 800eaf8:	d002      	beq.n	800eb00 <__sflush_r+0x94>
 800eafa:	4628      	mov	r0, r5
 800eafc:	f7fe fa1a 	bl	800cf34 <_free_r>
 800eb00:	2000      	movs	r0, #0
 800eb02:	6360      	str	r0, [r4, #52]	; 0x34
 800eb04:	e7c0      	b.n	800ea88 <__sflush_r+0x1c>
 800eb06:	2301      	movs	r3, #1
 800eb08:	4628      	mov	r0, r5
 800eb0a:	47b0      	blx	r6
 800eb0c:	1c41      	adds	r1, r0, #1
 800eb0e:	d1c8      	bne.n	800eaa2 <__sflush_r+0x36>
 800eb10:	682b      	ldr	r3, [r5, #0]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d0c5      	beq.n	800eaa2 <__sflush_r+0x36>
 800eb16:	2b1d      	cmp	r3, #29
 800eb18:	d001      	beq.n	800eb1e <__sflush_r+0xb2>
 800eb1a:	2b16      	cmp	r3, #22
 800eb1c:	d101      	bne.n	800eb22 <__sflush_r+0xb6>
 800eb1e:	602f      	str	r7, [r5, #0]
 800eb20:	e7b1      	b.n	800ea86 <__sflush_r+0x1a>
 800eb22:	89a3      	ldrh	r3, [r4, #12]
 800eb24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb28:	81a3      	strh	r3, [r4, #12]
 800eb2a:	e7ad      	b.n	800ea88 <__sflush_r+0x1c>
 800eb2c:	690f      	ldr	r7, [r1, #16]
 800eb2e:	2f00      	cmp	r7, #0
 800eb30:	d0a9      	beq.n	800ea86 <__sflush_r+0x1a>
 800eb32:	0793      	lsls	r3, r2, #30
 800eb34:	680e      	ldr	r6, [r1, #0]
 800eb36:	bf08      	it	eq
 800eb38:	694b      	ldreq	r3, [r1, #20]
 800eb3a:	600f      	str	r7, [r1, #0]
 800eb3c:	bf18      	it	ne
 800eb3e:	2300      	movne	r3, #0
 800eb40:	eba6 0807 	sub.w	r8, r6, r7
 800eb44:	608b      	str	r3, [r1, #8]
 800eb46:	f1b8 0f00 	cmp.w	r8, #0
 800eb4a:	dd9c      	ble.n	800ea86 <__sflush_r+0x1a>
 800eb4c:	6a21      	ldr	r1, [r4, #32]
 800eb4e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800eb50:	4643      	mov	r3, r8
 800eb52:	463a      	mov	r2, r7
 800eb54:	4628      	mov	r0, r5
 800eb56:	47b0      	blx	r6
 800eb58:	2800      	cmp	r0, #0
 800eb5a:	dc06      	bgt.n	800eb6a <__sflush_r+0xfe>
 800eb5c:	89a3      	ldrh	r3, [r4, #12]
 800eb5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb62:	81a3      	strh	r3, [r4, #12]
 800eb64:	f04f 30ff 	mov.w	r0, #4294967295
 800eb68:	e78e      	b.n	800ea88 <__sflush_r+0x1c>
 800eb6a:	4407      	add	r7, r0
 800eb6c:	eba8 0800 	sub.w	r8, r8, r0
 800eb70:	e7e9      	b.n	800eb46 <__sflush_r+0xda>
 800eb72:	bf00      	nop
 800eb74:	dfbffffe 	.word	0xdfbffffe

0800eb78 <_fflush_r>:
 800eb78:	b538      	push	{r3, r4, r5, lr}
 800eb7a:	690b      	ldr	r3, [r1, #16]
 800eb7c:	4605      	mov	r5, r0
 800eb7e:	460c      	mov	r4, r1
 800eb80:	b913      	cbnz	r3, 800eb88 <_fflush_r+0x10>
 800eb82:	2500      	movs	r5, #0
 800eb84:	4628      	mov	r0, r5
 800eb86:	bd38      	pop	{r3, r4, r5, pc}
 800eb88:	b118      	cbz	r0, 800eb92 <_fflush_r+0x1a>
 800eb8a:	6a03      	ldr	r3, [r0, #32]
 800eb8c:	b90b      	cbnz	r3, 800eb92 <_fflush_r+0x1a>
 800eb8e:	f7fd fa27 	bl	800bfe0 <__sinit>
 800eb92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d0f3      	beq.n	800eb82 <_fflush_r+0xa>
 800eb9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800eb9c:	07d0      	lsls	r0, r2, #31
 800eb9e:	d404      	bmi.n	800ebaa <_fflush_r+0x32>
 800eba0:	0599      	lsls	r1, r3, #22
 800eba2:	d402      	bmi.n	800ebaa <_fflush_r+0x32>
 800eba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eba6:	f7fd fb32 	bl	800c20e <__retarget_lock_acquire_recursive>
 800ebaa:	4628      	mov	r0, r5
 800ebac:	4621      	mov	r1, r4
 800ebae:	f7ff ff5d 	bl	800ea6c <__sflush_r>
 800ebb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ebb4:	07da      	lsls	r2, r3, #31
 800ebb6:	4605      	mov	r5, r0
 800ebb8:	d4e4      	bmi.n	800eb84 <_fflush_r+0xc>
 800ebba:	89a3      	ldrh	r3, [r4, #12]
 800ebbc:	059b      	lsls	r3, r3, #22
 800ebbe:	d4e1      	bmi.n	800eb84 <_fflush_r+0xc>
 800ebc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ebc2:	f7fd fb25 	bl	800c210 <__retarget_lock_release_recursive>
 800ebc6:	e7dd      	b.n	800eb84 <_fflush_r+0xc>

0800ebc8 <memmove>:
 800ebc8:	4288      	cmp	r0, r1
 800ebca:	b510      	push	{r4, lr}
 800ebcc:	eb01 0402 	add.w	r4, r1, r2
 800ebd0:	d902      	bls.n	800ebd8 <memmove+0x10>
 800ebd2:	4284      	cmp	r4, r0
 800ebd4:	4623      	mov	r3, r4
 800ebd6:	d807      	bhi.n	800ebe8 <memmove+0x20>
 800ebd8:	1e43      	subs	r3, r0, #1
 800ebda:	42a1      	cmp	r1, r4
 800ebdc:	d008      	beq.n	800ebf0 <memmove+0x28>
 800ebde:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ebe2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ebe6:	e7f8      	b.n	800ebda <memmove+0x12>
 800ebe8:	4402      	add	r2, r0
 800ebea:	4601      	mov	r1, r0
 800ebec:	428a      	cmp	r2, r1
 800ebee:	d100      	bne.n	800ebf2 <memmove+0x2a>
 800ebf0:	bd10      	pop	{r4, pc}
 800ebf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ebf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ebfa:	e7f7      	b.n	800ebec <memmove+0x24>

0800ebfc <strncmp>:
 800ebfc:	b510      	push	{r4, lr}
 800ebfe:	b16a      	cbz	r2, 800ec1c <strncmp+0x20>
 800ec00:	3901      	subs	r1, #1
 800ec02:	1884      	adds	r4, r0, r2
 800ec04:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec08:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ec0c:	429a      	cmp	r2, r3
 800ec0e:	d103      	bne.n	800ec18 <strncmp+0x1c>
 800ec10:	42a0      	cmp	r0, r4
 800ec12:	d001      	beq.n	800ec18 <strncmp+0x1c>
 800ec14:	2a00      	cmp	r2, #0
 800ec16:	d1f5      	bne.n	800ec04 <strncmp+0x8>
 800ec18:	1ad0      	subs	r0, r2, r3
 800ec1a:	bd10      	pop	{r4, pc}
 800ec1c:	4610      	mov	r0, r2
 800ec1e:	e7fc      	b.n	800ec1a <strncmp+0x1e>

0800ec20 <_sbrk_r>:
 800ec20:	b538      	push	{r3, r4, r5, lr}
 800ec22:	4d06      	ldr	r5, [pc, #24]	; (800ec3c <_sbrk_r+0x1c>)
 800ec24:	2300      	movs	r3, #0
 800ec26:	4604      	mov	r4, r0
 800ec28:	4608      	mov	r0, r1
 800ec2a:	602b      	str	r3, [r5, #0]
 800ec2c:	f7f4 ff82 	bl	8003b34 <_sbrk>
 800ec30:	1c43      	adds	r3, r0, #1
 800ec32:	d102      	bne.n	800ec3a <_sbrk_r+0x1a>
 800ec34:	682b      	ldr	r3, [r5, #0]
 800ec36:	b103      	cbz	r3, 800ec3a <_sbrk_r+0x1a>
 800ec38:	6023      	str	r3, [r4, #0]
 800ec3a:	bd38      	pop	{r3, r4, r5, pc}
 800ec3c:	20005b24 	.word	0x20005b24

0800ec40 <nan>:
 800ec40:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ec48 <nan+0x8>
 800ec44:	4770      	bx	lr
 800ec46:	bf00      	nop
 800ec48:	00000000 	.word	0x00000000
 800ec4c:	7ff80000 	.word	0x7ff80000

0800ec50 <__assert_func>:
 800ec50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ec52:	4614      	mov	r4, r2
 800ec54:	461a      	mov	r2, r3
 800ec56:	4b09      	ldr	r3, [pc, #36]	; (800ec7c <__assert_func+0x2c>)
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	4605      	mov	r5, r0
 800ec5c:	68d8      	ldr	r0, [r3, #12]
 800ec5e:	b14c      	cbz	r4, 800ec74 <__assert_func+0x24>
 800ec60:	4b07      	ldr	r3, [pc, #28]	; (800ec80 <__assert_func+0x30>)
 800ec62:	9100      	str	r1, [sp, #0]
 800ec64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ec68:	4906      	ldr	r1, [pc, #24]	; (800ec84 <__assert_func+0x34>)
 800ec6a:	462b      	mov	r3, r5
 800ec6c:	f000 fbca 	bl	800f404 <fiprintf>
 800ec70:	f000 fbda 	bl	800f428 <abort>
 800ec74:	4b04      	ldr	r3, [pc, #16]	; (800ec88 <__assert_func+0x38>)
 800ec76:	461c      	mov	r4, r3
 800ec78:	e7f3      	b.n	800ec62 <__assert_func+0x12>
 800ec7a:	bf00      	nop
 800ec7c:	20000120 	.word	0x20000120
 800ec80:	08011309 	.word	0x08011309
 800ec84:	08011316 	.word	0x08011316
 800ec88:	08011344 	.word	0x08011344

0800ec8c <_calloc_r>:
 800ec8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ec8e:	fba1 2402 	umull	r2, r4, r1, r2
 800ec92:	b94c      	cbnz	r4, 800eca8 <_calloc_r+0x1c>
 800ec94:	4611      	mov	r1, r2
 800ec96:	9201      	str	r2, [sp, #4]
 800ec98:	f7fe f9c0 	bl	800d01c <_malloc_r>
 800ec9c:	9a01      	ldr	r2, [sp, #4]
 800ec9e:	4605      	mov	r5, r0
 800eca0:	b930      	cbnz	r0, 800ecb0 <_calloc_r+0x24>
 800eca2:	4628      	mov	r0, r5
 800eca4:	b003      	add	sp, #12
 800eca6:	bd30      	pop	{r4, r5, pc}
 800eca8:	220c      	movs	r2, #12
 800ecaa:	6002      	str	r2, [r0, #0]
 800ecac:	2500      	movs	r5, #0
 800ecae:	e7f8      	b.n	800eca2 <_calloc_r+0x16>
 800ecb0:	4621      	mov	r1, r4
 800ecb2:	f7fd fa2e 	bl	800c112 <memset>
 800ecb6:	e7f4      	b.n	800eca2 <_calloc_r+0x16>

0800ecb8 <rshift>:
 800ecb8:	6903      	ldr	r3, [r0, #16]
 800ecba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ecbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ecc2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ecc6:	f100 0414 	add.w	r4, r0, #20
 800ecca:	dd45      	ble.n	800ed58 <rshift+0xa0>
 800eccc:	f011 011f 	ands.w	r1, r1, #31
 800ecd0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ecd4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ecd8:	d10c      	bne.n	800ecf4 <rshift+0x3c>
 800ecda:	f100 0710 	add.w	r7, r0, #16
 800ecde:	4629      	mov	r1, r5
 800ece0:	42b1      	cmp	r1, r6
 800ece2:	d334      	bcc.n	800ed4e <rshift+0x96>
 800ece4:	1a9b      	subs	r3, r3, r2
 800ece6:	009b      	lsls	r3, r3, #2
 800ece8:	1eea      	subs	r2, r5, #3
 800ecea:	4296      	cmp	r6, r2
 800ecec:	bf38      	it	cc
 800ecee:	2300      	movcc	r3, #0
 800ecf0:	4423      	add	r3, r4
 800ecf2:	e015      	b.n	800ed20 <rshift+0x68>
 800ecf4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ecf8:	f1c1 0820 	rsb	r8, r1, #32
 800ecfc:	40cf      	lsrs	r7, r1
 800ecfe:	f105 0e04 	add.w	lr, r5, #4
 800ed02:	46a1      	mov	r9, r4
 800ed04:	4576      	cmp	r6, lr
 800ed06:	46f4      	mov	ip, lr
 800ed08:	d815      	bhi.n	800ed36 <rshift+0x7e>
 800ed0a:	1a9a      	subs	r2, r3, r2
 800ed0c:	0092      	lsls	r2, r2, #2
 800ed0e:	3a04      	subs	r2, #4
 800ed10:	3501      	adds	r5, #1
 800ed12:	42ae      	cmp	r6, r5
 800ed14:	bf38      	it	cc
 800ed16:	2200      	movcc	r2, #0
 800ed18:	18a3      	adds	r3, r4, r2
 800ed1a:	50a7      	str	r7, [r4, r2]
 800ed1c:	b107      	cbz	r7, 800ed20 <rshift+0x68>
 800ed1e:	3304      	adds	r3, #4
 800ed20:	1b1a      	subs	r2, r3, r4
 800ed22:	42a3      	cmp	r3, r4
 800ed24:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ed28:	bf08      	it	eq
 800ed2a:	2300      	moveq	r3, #0
 800ed2c:	6102      	str	r2, [r0, #16]
 800ed2e:	bf08      	it	eq
 800ed30:	6143      	streq	r3, [r0, #20]
 800ed32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed36:	f8dc c000 	ldr.w	ip, [ip]
 800ed3a:	fa0c fc08 	lsl.w	ip, ip, r8
 800ed3e:	ea4c 0707 	orr.w	r7, ip, r7
 800ed42:	f849 7b04 	str.w	r7, [r9], #4
 800ed46:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ed4a:	40cf      	lsrs	r7, r1
 800ed4c:	e7da      	b.n	800ed04 <rshift+0x4c>
 800ed4e:	f851 cb04 	ldr.w	ip, [r1], #4
 800ed52:	f847 cf04 	str.w	ip, [r7, #4]!
 800ed56:	e7c3      	b.n	800ece0 <rshift+0x28>
 800ed58:	4623      	mov	r3, r4
 800ed5a:	e7e1      	b.n	800ed20 <rshift+0x68>

0800ed5c <__hexdig_fun>:
 800ed5c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ed60:	2b09      	cmp	r3, #9
 800ed62:	d802      	bhi.n	800ed6a <__hexdig_fun+0xe>
 800ed64:	3820      	subs	r0, #32
 800ed66:	b2c0      	uxtb	r0, r0
 800ed68:	4770      	bx	lr
 800ed6a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ed6e:	2b05      	cmp	r3, #5
 800ed70:	d801      	bhi.n	800ed76 <__hexdig_fun+0x1a>
 800ed72:	3847      	subs	r0, #71	; 0x47
 800ed74:	e7f7      	b.n	800ed66 <__hexdig_fun+0xa>
 800ed76:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ed7a:	2b05      	cmp	r3, #5
 800ed7c:	d801      	bhi.n	800ed82 <__hexdig_fun+0x26>
 800ed7e:	3827      	subs	r0, #39	; 0x27
 800ed80:	e7f1      	b.n	800ed66 <__hexdig_fun+0xa>
 800ed82:	2000      	movs	r0, #0
 800ed84:	4770      	bx	lr
	...

0800ed88 <__gethex>:
 800ed88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed8c:	4617      	mov	r7, r2
 800ed8e:	680a      	ldr	r2, [r1, #0]
 800ed90:	b085      	sub	sp, #20
 800ed92:	f102 0b02 	add.w	fp, r2, #2
 800ed96:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ed9a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ed9e:	4681      	mov	r9, r0
 800eda0:	468a      	mov	sl, r1
 800eda2:	9302      	str	r3, [sp, #8]
 800eda4:	32fe      	adds	r2, #254	; 0xfe
 800eda6:	eb02 030b 	add.w	r3, r2, fp
 800edaa:	46d8      	mov	r8, fp
 800edac:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800edb0:	9301      	str	r3, [sp, #4]
 800edb2:	2830      	cmp	r0, #48	; 0x30
 800edb4:	d0f7      	beq.n	800eda6 <__gethex+0x1e>
 800edb6:	f7ff ffd1 	bl	800ed5c <__hexdig_fun>
 800edba:	4604      	mov	r4, r0
 800edbc:	2800      	cmp	r0, #0
 800edbe:	d138      	bne.n	800ee32 <__gethex+0xaa>
 800edc0:	49a7      	ldr	r1, [pc, #668]	; (800f060 <__gethex+0x2d8>)
 800edc2:	2201      	movs	r2, #1
 800edc4:	4640      	mov	r0, r8
 800edc6:	f7ff ff19 	bl	800ebfc <strncmp>
 800edca:	4606      	mov	r6, r0
 800edcc:	2800      	cmp	r0, #0
 800edce:	d169      	bne.n	800eea4 <__gethex+0x11c>
 800edd0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800edd4:	465d      	mov	r5, fp
 800edd6:	f7ff ffc1 	bl	800ed5c <__hexdig_fun>
 800edda:	2800      	cmp	r0, #0
 800eddc:	d064      	beq.n	800eea8 <__gethex+0x120>
 800edde:	465a      	mov	r2, fp
 800ede0:	7810      	ldrb	r0, [r2, #0]
 800ede2:	2830      	cmp	r0, #48	; 0x30
 800ede4:	4690      	mov	r8, r2
 800ede6:	f102 0201 	add.w	r2, r2, #1
 800edea:	d0f9      	beq.n	800ede0 <__gethex+0x58>
 800edec:	f7ff ffb6 	bl	800ed5c <__hexdig_fun>
 800edf0:	2301      	movs	r3, #1
 800edf2:	fab0 f480 	clz	r4, r0
 800edf6:	0964      	lsrs	r4, r4, #5
 800edf8:	465e      	mov	r6, fp
 800edfa:	9301      	str	r3, [sp, #4]
 800edfc:	4642      	mov	r2, r8
 800edfe:	4615      	mov	r5, r2
 800ee00:	3201      	adds	r2, #1
 800ee02:	7828      	ldrb	r0, [r5, #0]
 800ee04:	f7ff ffaa 	bl	800ed5c <__hexdig_fun>
 800ee08:	2800      	cmp	r0, #0
 800ee0a:	d1f8      	bne.n	800edfe <__gethex+0x76>
 800ee0c:	4994      	ldr	r1, [pc, #592]	; (800f060 <__gethex+0x2d8>)
 800ee0e:	2201      	movs	r2, #1
 800ee10:	4628      	mov	r0, r5
 800ee12:	f7ff fef3 	bl	800ebfc <strncmp>
 800ee16:	b978      	cbnz	r0, 800ee38 <__gethex+0xb0>
 800ee18:	b946      	cbnz	r6, 800ee2c <__gethex+0xa4>
 800ee1a:	1c6e      	adds	r6, r5, #1
 800ee1c:	4632      	mov	r2, r6
 800ee1e:	4615      	mov	r5, r2
 800ee20:	3201      	adds	r2, #1
 800ee22:	7828      	ldrb	r0, [r5, #0]
 800ee24:	f7ff ff9a 	bl	800ed5c <__hexdig_fun>
 800ee28:	2800      	cmp	r0, #0
 800ee2a:	d1f8      	bne.n	800ee1e <__gethex+0x96>
 800ee2c:	1b73      	subs	r3, r6, r5
 800ee2e:	009e      	lsls	r6, r3, #2
 800ee30:	e004      	b.n	800ee3c <__gethex+0xb4>
 800ee32:	2400      	movs	r4, #0
 800ee34:	4626      	mov	r6, r4
 800ee36:	e7e1      	b.n	800edfc <__gethex+0x74>
 800ee38:	2e00      	cmp	r6, #0
 800ee3a:	d1f7      	bne.n	800ee2c <__gethex+0xa4>
 800ee3c:	782b      	ldrb	r3, [r5, #0]
 800ee3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ee42:	2b50      	cmp	r3, #80	; 0x50
 800ee44:	d13d      	bne.n	800eec2 <__gethex+0x13a>
 800ee46:	786b      	ldrb	r3, [r5, #1]
 800ee48:	2b2b      	cmp	r3, #43	; 0x2b
 800ee4a:	d02f      	beq.n	800eeac <__gethex+0x124>
 800ee4c:	2b2d      	cmp	r3, #45	; 0x2d
 800ee4e:	d031      	beq.n	800eeb4 <__gethex+0x12c>
 800ee50:	1c69      	adds	r1, r5, #1
 800ee52:	f04f 0b00 	mov.w	fp, #0
 800ee56:	7808      	ldrb	r0, [r1, #0]
 800ee58:	f7ff ff80 	bl	800ed5c <__hexdig_fun>
 800ee5c:	1e42      	subs	r2, r0, #1
 800ee5e:	b2d2      	uxtb	r2, r2
 800ee60:	2a18      	cmp	r2, #24
 800ee62:	d82e      	bhi.n	800eec2 <__gethex+0x13a>
 800ee64:	f1a0 0210 	sub.w	r2, r0, #16
 800ee68:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ee6c:	f7ff ff76 	bl	800ed5c <__hexdig_fun>
 800ee70:	f100 3cff 	add.w	ip, r0, #4294967295
 800ee74:	fa5f fc8c 	uxtb.w	ip, ip
 800ee78:	f1bc 0f18 	cmp.w	ip, #24
 800ee7c:	d91d      	bls.n	800eeba <__gethex+0x132>
 800ee7e:	f1bb 0f00 	cmp.w	fp, #0
 800ee82:	d000      	beq.n	800ee86 <__gethex+0xfe>
 800ee84:	4252      	negs	r2, r2
 800ee86:	4416      	add	r6, r2
 800ee88:	f8ca 1000 	str.w	r1, [sl]
 800ee8c:	b1dc      	cbz	r4, 800eec6 <__gethex+0x13e>
 800ee8e:	9b01      	ldr	r3, [sp, #4]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	bf14      	ite	ne
 800ee94:	f04f 0800 	movne.w	r8, #0
 800ee98:	f04f 0806 	moveq.w	r8, #6
 800ee9c:	4640      	mov	r0, r8
 800ee9e:	b005      	add	sp, #20
 800eea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eea4:	4645      	mov	r5, r8
 800eea6:	4626      	mov	r6, r4
 800eea8:	2401      	movs	r4, #1
 800eeaa:	e7c7      	b.n	800ee3c <__gethex+0xb4>
 800eeac:	f04f 0b00 	mov.w	fp, #0
 800eeb0:	1ca9      	adds	r1, r5, #2
 800eeb2:	e7d0      	b.n	800ee56 <__gethex+0xce>
 800eeb4:	f04f 0b01 	mov.w	fp, #1
 800eeb8:	e7fa      	b.n	800eeb0 <__gethex+0x128>
 800eeba:	230a      	movs	r3, #10
 800eebc:	fb03 0002 	mla	r0, r3, r2, r0
 800eec0:	e7d0      	b.n	800ee64 <__gethex+0xdc>
 800eec2:	4629      	mov	r1, r5
 800eec4:	e7e0      	b.n	800ee88 <__gethex+0x100>
 800eec6:	eba5 0308 	sub.w	r3, r5, r8
 800eeca:	3b01      	subs	r3, #1
 800eecc:	4621      	mov	r1, r4
 800eece:	2b07      	cmp	r3, #7
 800eed0:	dc0a      	bgt.n	800eee8 <__gethex+0x160>
 800eed2:	4648      	mov	r0, r9
 800eed4:	f7fe f92e 	bl	800d134 <_Balloc>
 800eed8:	4604      	mov	r4, r0
 800eeda:	b940      	cbnz	r0, 800eeee <__gethex+0x166>
 800eedc:	4b61      	ldr	r3, [pc, #388]	; (800f064 <__gethex+0x2dc>)
 800eede:	4602      	mov	r2, r0
 800eee0:	21e4      	movs	r1, #228	; 0xe4
 800eee2:	4861      	ldr	r0, [pc, #388]	; (800f068 <__gethex+0x2e0>)
 800eee4:	f7ff feb4 	bl	800ec50 <__assert_func>
 800eee8:	3101      	adds	r1, #1
 800eeea:	105b      	asrs	r3, r3, #1
 800eeec:	e7ef      	b.n	800eece <__gethex+0x146>
 800eeee:	f100 0a14 	add.w	sl, r0, #20
 800eef2:	2300      	movs	r3, #0
 800eef4:	495a      	ldr	r1, [pc, #360]	; (800f060 <__gethex+0x2d8>)
 800eef6:	f8cd a004 	str.w	sl, [sp, #4]
 800eefa:	469b      	mov	fp, r3
 800eefc:	45a8      	cmp	r8, r5
 800eefe:	d342      	bcc.n	800ef86 <__gethex+0x1fe>
 800ef00:	9801      	ldr	r0, [sp, #4]
 800ef02:	f840 bb04 	str.w	fp, [r0], #4
 800ef06:	eba0 000a 	sub.w	r0, r0, sl
 800ef0a:	1080      	asrs	r0, r0, #2
 800ef0c:	6120      	str	r0, [r4, #16]
 800ef0e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800ef12:	4658      	mov	r0, fp
 800ef14:	f7fe fa00 	bl	800d318 <__hi0bits>
 800ef18:	683d      	ldr	r5, [r7, #0]
 800ef1a:	eba8 0000 	sub.w	r0, r8, r0
 800ef1e:	42a8      	cmp	r0, r5
 800ef20:	dd59      	ble.n	800efd6 <__gethex+0x24e>
 800ef22:	eba0 0805 	sub.w	r8, r0, r5
 800ef26:	4641      	mov	r1, r8
 800ef28:	4620      	mov	r0, r4
 800ef2a:	f7fe fd8f 	bl	800da4c <__any_on>
 800ef2e:	4683      	mov	fp, r0
 800ef30:	b1b8      	cbz	r0, 800ef62 <__gethex+0x1da>
 800ef32:	f108 33ff 	add.w	r3, r8, #4294967295
 800ef36:	1159      	asrs	r1, r3, #5
 800ef38:	f003 021f 	and.w	r2, r3, #31
 800ef3c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ef40:	f04f 0b01 	mov.w	fp, #1
 800ef44:	fa0b f202 	lsl.w	r2, fp, r2
 800ef48:	420a      	tst	r2, r1
 800ef4a:	d00a      	beq.n	800ef62 <__gethex+0x1da>
 800ef4c:	455b      	cmp	r3, fp
 800ef4e:	dd06      	ble.n	800ef5e <__gethex+0x1d6>
 800ef50:	f1a8 0102 	sub.w	r1, r8, #2
 800ef54:	4620      	mov	r0, r4
 800ef56:	f7fe fd79 	bl	800da4c <__any_on>
 800ef5a:	2800      	cmp	r0, #0
 800ef5c:	d138      	bne.n	800efd0 <__gethex+0x248>
 800ef5e:	f04f 0b02 	mov.w	fp, #2
 800ef62:	4641      	mov	r1, r8
 800ef64:	4620      	mov	r0, r4
 800ef66:	f7ff fea7 	bl	800ecb8 <rshift>
 800ef6a:	4446      	add	r6, r8
 800ef6c:	68bb      	ldr	r3, [r7, #8]
 800ef6e:	42b3      	cmp	r3, r6
 800ef70:	da41      	bge.n	800eff6 <__gethex+0x26e>
 800ef72:	4621      	mov	r1, r4
 800ef74:	4648      	mov	r0, r9
 800ef76:	f7fe f91d 	bl	800d1b4 <_Bfree>
 800ef7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ef7c:	2300      	movs	r3, #0
 800ef7e:	6013      	str	r3, [r2, #0]
 800ef80:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800ef84:	e78a      	b.n	800ee9c <__gethex+0x114>
 800ef86:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800ef8a:	2a2e      	cmp	r2, #46	; 0x2e
 800ef8c:	d014      	beq.n	800efb8 <__gethex+0x230>
 800ef8e:	2b20      	cmp	r3, #32
 800ef90:	d106      	bne.n	800efa0 <__gethex+0x218>
 800ef92:	9b01      	ldr	r3, [sp, #4]
 800ef94:	f843 bb04 	str.w	fp, [r3], #4
 800ef98:	f04f 0b00 	mov.w	fp, #0
 800ef9c:	9301      	str	r3, [sp, #4]
 800ef9e:	465b      	mov	r3, fp
 800efa0:	7828      	ldrb	r0, [r5, #0]
 800efa2:	9303      	str	r3, [sp, #12]
 800efa4:	f7ff feda 	bl	800ed5c <__hexdig_fun>
 800efa8:	9b03      	ldr	r3, [sp, #12]
 800efaa:	f000 000f 	and.w	r0, r0, #15
 800efae:	4098      	lsls	r0, r3
 800efb0:	ea4b 0b00 	orr.w	fp, fp, r0
 800efb4:	3304      	adds	r3, #4
 800efb6:	e7a1      	b.n	800eefc <__gethex+0x174>
 800efb8:	45a8      	cmp	r8, r5
 800efba:	d8e8      	bhi.n	800ef8e <__gethex+0x206>
 800efbc:	2201      	movs	r2, #1
 800efbe:	4628      	mov	r0, r5
 800efc0:	9303      	str	r3, [sp, #12]
 800efc2:	f7ff fe1b 	bl	800ebfc <strncmp>
 800efc6:	4926      	ldr	r1, [pc, #152]	; (800f060 <__gethex+0x2d8>)
 800efc8:	9b03      	ldr	r3, [sp, #12]
 800efca:	2800      	cmp	r0, #0
 800efcc:	d1df      	bne.n	800ef8e <__gethex+0x206>
 800efce:	e795      	b.n	800eefc <__gethex+0x174>
 800efd0:	f04f 0b03 	mov.w	fp, #3
 800efd4:	e7c5      	b.n	800ef62 <__gethex+0x1da>
 800efd6:	da0b      	bge.n	800eff0 <__gethex+0x268>
 800efd8:	eba5 0800 	sub.w	r8, r5, r0
 800efdc:	4621      	mov	r1, r4
 800efde:	4642      	mov	r2, r8
 800efe0:	4648      	mov	r0, r9
 800efe2:	f7fe fb01 	bl	800d5e8 <__lshift>
 800efe6:	eba6 0608 	sub.w	r6, r6, r8
 800efea:	4604      	mov	r4, r0
 800efec:	f100 0a14 	add.w	sl, r0, #20
 800eff0:	f04f 0b00 	mov.w	fp, #0
 800eff4:	e7ba      	b.n	800ef6c <__gethex+0x1e4>
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	42b3      	cmp	r3, r6
 800effa:	dd73      	ble.n	800f0e4 <__gethex+0x35c>
 800effc:	1b9e      	subs	r6, r3, r6
 800effe:	42b5      	cmp	r5, r6
 800f000:	dc34      	bgt.n	800f06c <__gethex+0x2e4>
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	2b02      	cmp	r3, #2
 800f006:	d023      	beq.n	800f050 <__gethex+0x2c8>
 800f008:	2b03      	cmp	r3, #3
 800f00a:	d025      	beq.n	800f058 <__gethex+0x2d0>
 800f00c:	2b01      	cmp	r3, #1
 800f00e:	d115      	bne.n	800f03c <__gethex+0x2b4>
 800f010:	42b5      	cmp	r5, r6
 800f012:	d113      	bne.n	800f03c <__gethex+0x2b4>
 800f014:	2d01      	cmp	r5, #1
 800f016:	d10b      	bne.n	800f030 <__gethex+0x2a8>
 800f018:	9a02      	ldr	r2, [sp, #8]
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	6013      	str	r3, [r2, #0]
 800f01e:	2301      	movs	r3, #1
 800f020:	6123      	str	r3, [r4, #16]
 800f022:	f8ca 3000 	str.w	r3, [sl]
 800f026:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f028:	f04f 0862 	mov.w	r8, #98	; 0x62
 800f02c:	601c      	str	r4, [r3, #0]
 800f02e:	e735      	b.n	800ee9c <__gethex+0x114>
 800f030:	1e69      	subs	r1, r5, #1
 800f032:	4620      	mov	r0, r4
 800f034:	f7fe fd0a 	bl	800da4c <__any_on>
 800f038:	2800      	cmp	r0, #0
 800f03a:	d1ed      	bne.n	800f018 <__gethex+0x290>
 800f03c:	4621      	mov	r1, r4
 800f03e:	4648      	mov	r0, r9
 800f040:	f7fe f8b8 	bl	800d1b4 <_Bfree>
 800f044:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f046:	2300      	movs	r3, #0
 800f048:	6013      	str	r3, [r2, #0]
 800f04a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800f04e:	e725      	b.n	800ee9c <__gethex+0x114>
 800f050:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f052:	2b00      	cmp	r3, #0
 800f054:	d1f2      	bne.n	800f03c <__gethex+0x2b4>
 800f056:	e7df      	b.n	800f018 <__gethex+0x290>
 800f058:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d1dc      	bne.n	800f018 <__gethex+0x290>
 800f05e:	e7ed      	b.n	800f03c <__gethex+0x2b4>
 800f060:	0801129c 	.word	0x0801129c
 800f064:	08011136 	.word	0x08011136
 800f068:	08011345 	.word	0x08011345
 800f06c:	f106 38ff 	add.w	r8, r6, #4294967295
 800f070:	f1bb 0f00 	cmp.w	fp, #0
 800f074:	d133      	bne.n	800f0de <__gethex+0x356>
 800f076:	f1b8 0f00 	cmp.w	r8, #0
 800f07a:	d004      	beq.n	800f086 <__gethex+0x2fe>
 800f07c:	4641      	mov	r1, r8
 800f07e:	4620      	mov	r0, r4
 800f080:	f7fe fce4 	bl	800da4c <__any_on>
 800f084:	4683      	mov	fp, r0
 800f086:	ea4f 1268 	mov.w	r2, r8, asr #5
 800f08a:	2301      	movs	r3, #1
 800f08c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f090:	f008 081f 	and.w	r8, r8, #31
 800f094:	fa03 f308 	lsl.w	r3, r3, r8
 800f098:	4213      	tst	r3, r2
 800f09a:	4631      	mov	r1, r6
 800f09c:	4620      	mov	r0, r4
 800f09e:	bf18      	it	ne
 800f0a0:	f04b 0b02 	orrne.w	fp, fp, #2
 800f0a4:	1bad      	subs	r5, r5, r6
 800f0a6:	f7ff fe07 	bl	800ecb8 <rshift>
 800f0aa:	687e      	ldr	r6, [r7, #4]
 800f0ac:	f04f 0802 	mov.w	r8, #2
 800f0b0:	f1bb 0f00 	cmp.w	fp, #0
 800f0b4:	d04a      	beq.n	800f14c <__gethex+0x3c4>
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	2b02      	cmp	r3, #2
 800f0ba:	d016      	beq.n	800f0ea <__gethex+0x362>
 800f0bc:	2b03      	cmp	r3, #3
 800f0be:	d018      	beq.n	800f0f2 <__gethex+0x36a>
 800f0c0:	2b01      	cmp	r3, #1
 800f0c2:	d109      	bne.n	800f0d8 <__gethex+0x350>
 800f0c4:	f01b 0f02 	tst.w	fp, #2
 800f0c8:	d006      	beq.n	800f0d8 <__gethex+0x350>
 800f0ca:	f8da 3000 	ldr.w	r3, [sl]
 800f0ce:	ea4b 0b03 	orr.w	fp, fp, r3
 800f0d2:	f01b 0f01 	tst.w	fp, #1
 800f0d6:	d10f      	bne.n	800f0f8 <__gethex+0x370>
 800f0d8:	f048 0810 	orr.w	r8, r8, #16
 800f0dc:	e036      	b.n	800f14c <__gethex+0x3c4>
 800f0de:	f04f 0b01 	mov.w	fp, #1
 800f0e2:	e7d0      	b.n	800f086 <__gethex+0x2fe>
 800f0e4:	f04f 0801 	mov.w	r8, #1
 800f0e8:	e7e2      	b.n	800f0b0 <__gethex+0x328>
 800f0ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f0ec:	f1c3 0301 	rsb	r3, r3, #1
 800f0f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800f0f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d0ef      	beq.n	800f0d8 <__gethex+0x350>
 800f0f8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f0fc:	f104 0214 	add.w	r2, r4, #20
 800f100:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800f104:	9301      	str	r3, [sp, #4]
 800f106:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800f10a:	2300      	movs	r3, #0
 800f10c:	4694      	mov	ip, r2
 800f10e:	f852 1b04 	ldr.w	r1, [r2], #4
 800f112:	f1b1 3fff 	cmp.w	r1, #4294967295
 800f116:	d01e      	beq.n	800f156 <__gethex+0x3ce>
 800f118:	3101      	adds	r1, #1
 800f11a:	f8cc 1000 	str.w	r1, [ip]
 800f11e:	f1b8 0f02 	cmp.w	r8, #2
 800f122:	f104 0214 	add.w	r2, r4, #20
 800f126:	d13d      	bne.n	800f1a4 <__gethex+0x41c>
 800f128:	683b      	ldr	r3, [r7, #0]
 800f12a:	3b01      	subs	r3, #1
 800f12c:	42ab      	cmp	r3, r5
 800f12e:	d10b      	bne.n	800f148 <__gethex+0x3c0>
 800f130:	1169      	asrs	r1, r5, #5
 800f132:	2301      	movs	r3, #1
 800f134:	f005 051f 	and.w	r5, r5, #31
 800f138:	fa03 f505 	lsl.w	r5, r3, r5
 800f13c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f140:	421d      	tst	r5, r3
 800f142:	bf18      	it	ne
 800f144:	f04f 0801 	movne.w	r8, #1
 800f148:	f048 0820 	orr.w	r8, r8, #32
 800f14c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f14e:	601c      	str	r4, [r3, #0]
 800f150:	9b02      	ldr	r3, [sp, #8]
 800f152:	601e      	str	r6, [r3, #0]
 800f154:	e6a2      	b.n	800ee9c <__gethex+0x114>
 800f156:	4290      	cmp	r0, r2
 800f158:	f842 3c04 	str.w	r3, [r2, #-4]
 800f15c:	d8d6      	bhi.n	800f10c <__gethex+0x384>
 800f15e:	68a2      	ldr	r2, [r4, #8]
 800f160:	4593      	cmp	fp, r2
 800f162:	db17      	blt.n	800f194 <__gethex+0x40c>
 800f164:	6861      	ldr	r1, [r4, #4]
 800f166:	4648      	mov	r0, r9
 800f168:	3101      	adds	r1, #1
 800f16a:	f7fd ffe3 	bl	800d134 <_Balloc>
 800f16e:	4682      	mov	sl, r0
 800f170:	b918      	cbnz	r0, 800f17a <__gethex+0x3f2>
 800f172:	4b1b      	ldr	r3, [pc, #108]	; (800f1e0 <__gethex+0x458>)
 800f174:	4602      	mov	r2, r0
 800f176:	2184      	movs	r1, #132	; 0x84
 800f178:	e6b3      	b.n	800eee2 <__gethex+0x15a>
 800f17a:	6922      	ldr	r2, [r4, #16]
 800f17c:	3202      	adds	r2, #2
 800f17e:	f104 010c 	add.w	r1, r4, #12
 800f182:	0092      	lsls	r2, r2, #2
 800f184:	300c      	adds	r0, #12
 800f186:	f7fd f844 	bl	800c212 <memcpy>
 800f18a:	4621      	mov	r1, r4
 800f18c:	4648      	mov	r0, r9
 800f18e:	f7fe f811 	bl	800d1b4 <_Bfree>
 800f192:	4654      	mov	r4, sl
 800f194:	6922      	ldr	r2, [r4, #16]
 800f196:	1c51      	adds	r1, r2, #1
 800f198:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f19c:	6121      	str	r1, [r4, #16]
 800f19e:	2101      	movs	r1, #1
 800f1a0:	6151      	str	r1, [r2, #20]
 800f1a2:	e7bc      	b.n	800f11e <__gethex+0x396>
 800f1a4:	6921      	ldr	r1, [r4, #16]
 800f1a6:	4559      	cmp	r1, fp
 800f1a8:	dd0b      	ble.n	800f1c2 <__gethex+0x43a>
 800f1aa:	2101      	movs	r1, #1
 800f1ac:	4620      	mov	r0, r4
 800f1ae:	f7ff fd83 	bl	800ecb8 <rshift>
 800f1b2:	68bb      	ldr	r3, [r7, #8]
 800f1b4:	3601      	adds	r6, #1
 800f1b6:	42b3      	cmp	r3, r6
 800f1b8:	f6ff aedb 	blt.w	800ef72 <__gethex+0x1ea>
 800f1bc:	f04f 0801 	mov.w	r8, #1
 800f1c0:	e7c2      	b.n	800f148 <__gethex+0x3c0>
 800f1c2:	f015 051f 	ands.w	r5, r5, #31
 800f1c6:	d0f9      	beq.n	800f1bc <__gethex+0x434>
 800f1c8:	9b01      	ldr	r3, [sp, #4]
 800f1ca:	441a      	add	r2, r3
 800f1cc:	f1c5 0520 	rsb	r5, r5, #32
 800f1d0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800f1d4:	f7fe f8a0 	bl	800d318 <__hi0bits>
 800f1d8:	42a8      	cmp	r0, r5
 800f1da:	dbe6      	blt.n	800f1aa <__gethex+0x422>
 800f1dc:	e7ee      	b.n	800f1bc <__gethex+0x434>
 800f1de:	bf00      	nop
 800f1e0:	08011136 	.word	0x08011136

0800f1e4 <L_shift>:
 800f1e4:	f1c2 0208 	rsb	r2, r2, #8
 800f1e8:	0092      	lsls	r2, r2, #2
 800f1ea:	b570      	push	{r4, r5, r6, lr}
 800f1ec:	f1c2 0620 	rsb	r6, r2, #32
 800f1f0:	6843      	ldr	r3, [r0, #4]
 800f1f2:	6804      	ldr	r4, [r0, #0]
 800f1f4:	fa03 f506 	lsl.w	r5, r3, r6
 800f1f8:	432c      	orrs	r4, r5
 800f1fa:	40d3      	lsrs	r3, r2
 800f1fc:	6004      	str	r4, [r0, #0]
 800f1fe:	f840 3f04 	str.w	r3, [r0, #4]!
 800f202:	4288      	cmp	r0, r1
 800f204:	d3f4      	bcc.n	800f1f0 <L_shift+0xc>
 800f206:	bd70      	pop	{r4, r5, r6, pc}

0800f208 <__match>:
 800f208:	b530      	push	{r4, r5, lr}
 800f20a:	6803      	ldr	r3, [r0, #0]
 800f20c:	3301      	adds	r3, #1
 800f20e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f212:	b914      	cbnz	r4, 800f21a <__match+0x12>
 800f214:	6003      	str	r3, [r0, #0]
 800f216:	2001      	movs	r0, #1
 800f218:	bd30      	pop	{r4, r5, pc}
 800f21a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f21e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f222:	2d19      	cmp	r5, #25
 800f224:	bf98      	it	ls
 800f226:	3220      	addls	r2, #32
 800f228:	42a2      	cmp	r2, r4
 800f22a:	d0f0      	beq.n	800f20e <__match+0x6>
 800f22c:	2000      	movs	r0, #0
 800f22e:	e7f3      	b.n	800f218 <__match+0x10>

0800f230 <__hexnan>:
 800f230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f234:	680b      	ldr	r3, [r1, #0]
 800f236:	6801      	ldr	r1, [r0, #0]
 800f238:	115e      	asrs	r6, r3, #5
 800f23a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f23e:	f013 031f 	ands.w	r3, r3, #31
 800f242:	b087      	sub	sp, #28
 800f244:	bf18      	it	ne
 800f246:	3604      	addne	r6, #4
 800f248:	2500      	movs	r5, #0
 800f24a:	1f37      	subs	r7, r6, #4
 800f24c:	4682      	mov	sl, r0
 800f24e:	4690      	mov	r8, r2
 800f250:	9301      	str	r3, [sp, #4]
 800f252:	f846 5c04 	str.w	r5, [r6, #-4]
 800f256:	46b9      	mov	r9, r7
 800f258:	463c      	mov	r4, r7
 800f25a:	9502      	str	r5, [sp, #8]
 800f25c:	46ab      	mov	fp, r5
 800f25e:	784a      	ldrb	r2, [r1, #1]
 800f260:	1c4b      	adds	r3, r1, #1
 800f262:	9303      	str	r3, [sp, #12]
 800f264:	b342      	cbz	r2, 800f2b8 <__hexnan+0x88>
 800f266:	4610      	mov	r0, r2
 800f268:	9105      	str	r1, [sp, #20]
 800f26a:	9204      	str	r2, [sp, #16]
 800f26c:	f7ff fd76 	bl	800ed5c <__hexdig_fun>
 800f270:	2800      	cmp	r0, #0
 800f272:	d14f      	bne.n	800f314 <__hexnan+0xe4>
 800f274:	9a04      	ldr	r2, [sp, #16]
 800f276:	9905      	ldr	r1, [sp, #20]
 800f278:	2a20      	cmp	r2, #32
 800f27a:	d818      	bhi.n	800f2ae <__hexnan+0x7e>
 800f27c:	9b02      	ldr	r3, [sp, #8]
 800f27e:	459b      	cmp	fp, r3
 800f280:	dd13      	ble.n	800f2aa <__hexnan+0x7a>
 800f282:	454c      	cmp	r4, r9
 800f284:	d206      	bcs.n	800f294 <__hexnan+0x64>
 800f286:	2d07      	cmp	r5, #7
 800f288:	dc04      	bgt.n	800f294 <__hexnan+0x64>
 800f28a:	462a      	mov	r2, r5
 800f28c:	4649      	mov	r1, r9
 800f28e:	4620      	mov	r0, r4
 800f290:	f7ff ffa8 	bl	800f1e4 <L_shift>
 800f294:	4544      	cmp	r4, r8
 800f296:	d950      	bls.n	800f33a <__hexnan+0x10a>
 800f298:	2300      	movs	r3, #0
 800f29a:	f1a4 0904 	sub.w	r9, r4, #4
 800f29e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f2a2:	f8cd b008 	str.w	fp, [sp, #8]
 800f2a6:	464c      	mov	r4, r9
 800f2a8:	461d      	mov	r5, r3
 800f2aa:	9903      	ldr	r1, [sp, #12]
 800f2ac:	e7d7      	b.n	800f25e <__hexnan+0x2e>
 800f2ae:	2a29      	cmp	r2, #41	; 0x29
 800f2b0:	d155      	bne.n	800f35e <__hexnan+0x12e>
 800f2b2:	3102      	adds	r1, #2
 800f2b4:	f8ca 1000 	str.w	r1, [sl]
 800f2b8:	f1bb 0f00 	cmp.w	fp, #0
 800f2bc:	d04f      	beq.n	800f35e <__hexnan+0x12e>
 800f2be:	454c      	cmp	r4, r9
 800f2c0:	d206      	bcs.n	800f2d0 <__hexnan+0xa0>
 800f2c2:	2d07      	cmp	r5, #7
 800f2c4:	dc04      	bgt.n	800f2d0 <__hexnan+0xa0>
 800f2c6:	462a      	mov	r2, r5
 800f2c8:	4649      	mov	r1, r9
 800f2ca:	4620      	mov	r0, r4
 800f2cc:	f7ff ff8a 	bl	800f1e4 <L_shift>
 800f2d0:	4544      	cmp	r4, r8
 800f2d2:	d934      	bls.n	800f33e <__hexnan+0x10e>
 800f2d4:	f1a8 0204 	sub.w	r2, r8, #4
 800f2d8:	4623      	mov	r3, r4
 800f2da:	f853 1b04 	ldr.w	r1, [r3], #4
 800f2de:	f842 1f04 	str.w	r1, [r2, #4]!
 800f2e2:	429f      	cmp	r7, r3
 800f2e4:	d2f9      	bcs.n	800f2da <__hexnan+0xaa>
 800f2e6:	1b3b      	subs	r3, r7, r4
 800f2e8:	f023 0303 	bic.w	r3, r3, #3
 800f2ec:	3304      	adds	r3, #4
 800f2ee:	3e03      	subs	r6, #3
 800f2f0:	3401      	adds	r4, #1
 800f2f2:	42a6      	cmp	r6, r4
 800f2f4:	bf38      	it	cc
 800f2f6:	2304      	movcc	r3, #4
 800f2f8:	4443      	add	r3, r8
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	f843 2b04 	str.w	r2, [r3], #4
 800f300:	429f      	cmp	r7, r3
 800f302:	d2fb      	bcs.n	800f2fc <__hexnan+0xcc>
 800f304:	683b      	ldr	r3, [r7, #0]
 800f306:	b91b      	cbnz	r3, 800f310 <__hexnan+0xe0>
 800f308:	4547      	cmp	r7, r8
 800f30a:	d126      	bne.n	800f35a <__hexnan+0x12a>
 800f30c:	2301      	movs	r3, #1
 800f30e:	603b      	str	r3, [r7, #0]
 800f310:	2005      	movs	r0, #5
 800f312:	e025      	b.n	800f360 <__hexnan+0x130>
 800f314:	3501      	adds	r5, #1
 800f316:	2d08      	cmp	r5, #8
 800f318:	f10b 0b01 	add.w	fp, fp, #1
 800f31c:	dd06      	ble.n	800f32c <__hexnan+0xfc>
 800f31e:	4544      	cmp	r4, r8
 800f320:	d9c3      	bls.n	800f2aa <__hexnan+0x7a>
 800f322:	2300      	movs	r3, #0
 800f324:	f844 3c04 	str.w	r3, [r4, #-4]
 800f328:	2501      	movs	r5, #1
 800f32a:	3c04      	subs	r4, #4
 800f32c:	6822      	ldr	r2, [r4, #0]
 800f32e:	f000 000f 	and.w	r0, r0, #15
 800f332:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f336:	6020      	str	r0, [r4, #0]
 800f338:	e7b7      	b.n	800f2aa <__hexnan+0x7a>
 800f33a:	2508      	movs	r5, #8
 800f33c:	e7b5      	b.n	800f2aa <__hexnan+0x7a>
 800f33e:	9b01      	ldr	r3, [sp, #4]
 800f340:	2b00      	cmp	r3, #0
 800f342:	d0df      	beq.n	800f304 <__hexnan+0xd4>
 800f344:	f1c3 0320 	rsb	r3, r3, #32
 800f348:	f04f 32ff 	mov.w	r2, #4294967295
 800f34c:	40da      	lsrs	r2, r3
 800f34e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f352:	4013      	ands	r3, r2
 800f354:	f846 3c04 	str.w	r3, [r6, #-4]
 800f358:	e7d4      	b.n	800f304 <__hexnan+0xd4>
 800f35a:	3f04      	subs	r7, #4
 800f35c:	e7d2      	b.n	800f304 <__hexnan+0xd4>
 800f35e:	2004      	movs	r0, #4
 800f360:	b007      	add	sp, #28
 800f362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f366 <__ascii_mbtowc>:
 800f366:	b082      	sub	sp, #8
 800f368:	b901      	cbnz	r1, 800f36c <__ascii_mbtowc+0x6>
 800f36a:	a901      	add	r1, sp, #4
 800f36c:	b142      	cbz	r2, 800f380 <__ascii_mbtowc+0x1a>
 800f36e:	b14b      	cbz	r3, 800f384 <__ascii_mbtowc+0x1e>
 800f370:	7813      	ldrb	r3, [r2, #0]
 800f372:	600b      	str	r3, [r1, #0]
 800f374:	7812      	ldrb	r2, [r2, #0]
 800f376:	1e10      	subs	r0, r2, #0
 800f378:	bf18      	it	ne
 800f37a:	2001      	movne	r0, #1
 800f37c:	b002      	add	sp, #8
 800f37e:	4770      	bx	lr
 800f380:	4610      	mov	r0, r2
 800f382:	e7fb      	b.n	800f37c <__ascii_mbtowc+0x16>
 800f384:	f06f 0001 	mvn.w	r0, #1
 800f388:	e7f8      	b.n	800f37c <__ascii_mbtowc+0x16>

0800f38a <_realloc_r>:
 800f38a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f38e:	4680      	mov	r8, r0
 800f390:	4614      	mov	r4, r2
 800f392:	460e      	mov	r6, r1
 800f394:	b921      	cbnz	r1, 800f3a0 <_realloc_r+0x16>
 800f396:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f39a:	4611      	mov	r1, r2
 800f39c:	f7fd be3e 	b.w	800d01c <_malloc_r>
 800f3a0:	b92a      	cbnz	r2, 800f3ae <_realloc_r+0x24>
 800f3a2:	f7fd fdc7 	bl	800cf34 <_free_r>
 800f3a6:	4625      	mov	r5, r4
 800f3a8:	4628      	mov	r0, r5
 800f3aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3ae:	f000 f842 	bl	800f436 <_malloc_usable_size_r>
 800f3b2:	4284      	cmp	r4, r0
 800f3b4:	4607      	mov	r7, r0
 800f3b6:	d802      	bhi.n	800f3be <_realloc_r+0x34>
 800f3b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f3bc:	d812      	bhi.n	800f3e4 <_realloc_r+0x5a>
 800f3be:	4621      	mov	r1, r4
 800f3c0:	4640      	mov	r0, r8
 800f3c2:	f7fd fe2b 	bl	800d01c <_malloc_r>
 800f3c6:	4605      	mov	r5, r0
 800f3c8:	2800      	cmp	r0, #0
 800f3ca:	d0ed      	beq.n	800f3a8 <_realloc_r+0x1e>
 800f3cc:	42bc      	cmp	r4, r7
 800f3ce:	4622      	mov	r2, r4
 800f3d0:	4631      	mov	r1, r6
 800f3d2:	bf28      	it	cs
 800f3d4:	463a      	movcs	r2, r7
 800f3d6:	f7fc ff1c 	bl	800c212 <memcpy>
 800f3da:	4631      	mov	r1, r6
 800f3dc:	4640      	mov	r0, r8
 800f3de:	f7fd fda9 	bl	800cf34 <_free_r>
 800f3e2:	e7e1      	b.n	800f3a8 <_realloc_r+0x1e>
 800f3e4:	4635      	mov	r5, r6
 800f3e6:	e7df      	b.n	800f3a8 <_realloc_r+0x1e>

0800f3e8 <__ascii_wctomb>:
 800f3e8:	b149      	cbz	r1, 800f3fe <__ascii_wctomb+0x16>
 800f3ea:	2aff      	cmp	r2, #255	; 0xff
 800f3ec:	bf85      	ittet	hi
 800f3ee:	238a      	movhi	r3, #138	; 0x8a
 800f3f0:	6003      	strhi	r3, [r0, #0]
 800f3f2:	700a      	strbls	r2, [r1, #0]
 800f3f4:	f04f 30ff 	movhi.w	r0, #4294967295
 800f3f8:	bf98      	it	ls
 800f3fa:	2001      	movls	r0, #1
 800f3fc:	4770      	bx	lr
 800f3fe:	4608      	mov	r0, r1
 800f400:	4770      	bx	lr
	...

0800f404 <fiprintf>:
 800f404:	b40e      	push	{r1, r2, r3}
 800f406:	b503      	push	{r0, r1, lr}
 800f408:	4601      	mov	r1, r0
 800f40a:	ab03      	add	r3, sp, #12
 800f40c:	4805      	ldr	r0, [pc, #20]	; (800f424 <fiprintf+0x20>)
 800f40e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f412:	6800      	ldr	r0, [r0, #0]
 800f414:	9301      	str	r3, [sp, #4]
 800f416:	f000 f83f 	bl	800f498 <_vfiprintf_r>
 800f41a:	b002      	add	sp, #8
 800f41c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f420:	b003      	add	sp, #12
 800f422:	4770      	bx	lr
 800f424:	20000120 	.word	0x20000120

0800f428 <abort>:
 800f428:	b508      	push	{r3, lr}
 800f42a:	2006      	movs	r0, #6
 800f42c:	f000 fa0c 	bl	800f848 <raise>
 800f430:	2001      	movs	r0, #1
 800f432:	f7f4 fb07 	bl	8003a44 <_exit>

0800f436 <_malloc_usable_size_r>:
 800f436:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f43a:	1f18      	subs	r0, r3, #4
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	bfbc      	itt	lt
 800f440:	580b      	ldrlt	r3, [r1, r0]
 800f442:	18c0      	addlt	r0, r0, r3
 800f444:	4770      	bx	lr

0800f446 <__sfputc_r>:
 800f446:	6893      	ldr	r3, [r2, #8]
 800f448:	3b01      	subs	r3, #1
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	b410      	push	{r4}
 800f44e:	6093      	str	r3, [r2, #8]
 800f450:	da08      	bge.n	800f464 <__sfputc_r+0x1e>
 800f452:	6994      	ldr	r4, [r2, #24]
 800f454:	42a3      	cmp	r3, r4
 800f456:	db01      	blt.n	800f45c <__sfputc_r+0x16>
 800f458:	290a      	cmp	r1, #10
 800f45a:	d103      	bne.n	800f464 <__sfputc_r+0x1e>
 800f45c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f460:	f000 b934 	b.w	800f6cc <__swbuf_r>
 800f464:	6813      	ldr	r3, [r2, #0]
 800f466:	1c58      	adds	r0, r3, #1
 800f468:	6010      	str	r0, [r2, #0]
 800f46a:	7019      	strb	r1, [r3, #0]
 800f46c:	4608      	mov	r0, r1
 800f46e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f472:	4770      	bx	lr

0800f474 <__sfputs_r>:
 800f474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f476:	4606      	mov	r6, r0
 800f478:	460f      	mov	r7, r1
 800f47a:	4614      	mov	r4, r2
 800f47c:	18d5      	adds	r5, r2, r3
 800f47e:	42ac      	cmp	r4, r5
 800f480:	d101      	bne.n	800f486 <__sfputs_r+0x12>
 800f482:	2000      	movs	r0, #0
 800f484:	e007      	b.n	800f496 <__sfputs_r+0x22>
 800f486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f48a:	463a      	mov	r2, r7
 800f48c:	4630      	mov	r0, r6
 800f48e:	f7ff ffda 	bl	800f446 <__sfputc_r>
 800f492:	1c43      	adds	r3, r0, #1
 800f494:	d1f3      	bne.n	800f47e <__sfputs_r+0xa>
 800f496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f498 <_vfiprintf_r>:
 800f498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f49c:	460d      	mov	r5, r1
 800f49e:	b09d      	sub	sp, #116	; 0x74
 800f4a0:	4614      	mov	r4, r2
 800f4a2:	4698      	mov	r8, r3
 800f4a4:	4606      	mov	r6, r0
 800f4a6:	b118      	cbz	r0, 800f4b0 <_vfiprintf_r+0x18>
 800f4a8:	6a03      	ldr	r3, [r0, #32]
 800f4aa:	b90b      	cbnz	r3, 800f4b0 <_vfiprintf_r+0x18>
 800f4ac:	f7fc fd98 	bl	800bfe0 <__sinit>
 800f4b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f4b2:	07d9      	lsls	r1, r3, #31
 800f4b4:	d405      	bmi.n	800f4c2 <_vfiprintf_r+0x2a>
 800f4b6:	89ab      	ldrh	r3, [r5, #12]
 800f4b8:	059a      	lsls	r2, r3, #22
 800f4ba:	d402      	bmi.n	800f4c2 <_vfiprintf_r+0x2a>
 800f4bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f4be:	f7fc fea6 	bl	800c20e <__retarget_lock_acquire_recursive>
 800f4c2:	89ab      	ldrh	r3, [r5, #12]
 800f4c4:	071b      	lsls	r3, r3, #28
 800f4c6:	d501      	bpl.n	800f4cc <_vfiprintf_r+0x34>
 800f4c8:	692b      	ldr	r3, [r5, #16]
 800f4ca:	b99b      	cbnz	r3, 800f4f4 <_vfiprintf_r+0x5c>
 800f4cc:	4629      	mov	r1, r5
 800f4ce:	4630      	mov	r0, r6
 800f4d0:	f000 f93a 	bl	800f748 <__swsetup_r>
 800f4d4:	b170      	cbz	r0, 800f4f4 <_vfiprintf_r+0x5c>
 800f4d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f4d8:	07dc      	lsls	r4, r3, #31
 800f4da:	d504      	bpl.n	800f4e6 <_vfiprintf_r+0x4e>
 800f4dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f4e0:	b01d      	add	sp, #116	; 0x74
 800f4e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4e6:	89ab      	ldrh	r3, [r5, #12]
 800f4e8:	0598      	lsls	r0, r3, #22
 800f4ea:	d4f7      	bmi.n	800f4dc <_vfiprintf_r+0x44>
 800f4ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f4ee:	f7fc fe8f 	bl	800c210 <__retarget_lock_release_recursive>
 800f4f2:	e7f3      	b.n	800f4dc <_vfiprintf_r+0x44>
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	9309      	str	r3, [sp, #36]	; 0x24
 800f4f8:	2320      	movs	r3, #32
 800f4fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f4fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800f502:	2330      	movs	r3, #48	; 0x30
 800f504:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800f6b8 <_vfiprintf_r+0x220>
 800f508:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f50c:	f04f 0901 	mov.w	r9, #1
 800f510:	4623      	mov	r3, r4
 800f512:	469a      	mov	sl, r3
 800f514:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f518:	b10a      	cbz	r2, 800f51e <_vfiprintf_r+0x86>
 800f51a:	2a25      	cmp	r2, #37	; 0x25
 800f51c:	d1f9      	bne.n	800f512 <_vfiprintf_r+0x7a>
 800f51e:	ebba 0b04 	subs.w	fp, sl, r4
 800f522:	d00b      	beq.n	800f53c <_vfiprintf_r+0xa4>
 800f524:	465b      	mov	r3, fp
 800f526:	4622      	mov	r2, r4
 800f528:	4629      	mov	r1, r5
 800f52a:	4630      	mov	r0, r6
 800f52c:	f7ff ffa2 	bl	800f474 <__sfputs_r>
 800f530:	3001      	adds	r0, #1
 800f532:	f000 80a9 	beq.w	800f688 <_vfiprintf_r+0x1f0>
 800f536:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f538:	445a      	add	r2, fp
 800f53a:	9209      	str	r2, [sp, #36]	; 0x24
 800f53c:	f89a 3000 	ldrb.w	r3, [sl]
 800f540:	2b00      	cmp	r3, #0
 800f542:	f000 80a1 	beq.w	800f688 <_vfiprintf_r+0x1f0>
 800f546:	2300      	movs	r3, #0
 800f548:	f04f 32ff 	mov.w	r2, #4294967295
 800f54c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f550:	f10a 0a01 	add.w	sl, sl, #1
 800f554:	9304      	str	r3, [sp, #16]
 800f556:	9307      	str	r3, [sp, #28]
 800f558:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f55c:	931a      	str	r3, [sp, #104]	; 0x68
 800f55e:	4654      	mov	r4, sl
 800f560:	2205      	movs	r2, #5
 800f562:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f566:	4854      	ldr	r0, [pc, #336]	; (800f6b8 <_vfiprintf_r+0x220>)
 800f568:	f7f0 fe32 	bl	80001d0 <memchr>
 800f56c:	9a04      	ldr	r2, [sp, #16]
 800f56e:	b9d8      	cbnz	r0, 800f5a8 <_vfiprintf_r+0x110>
 800f570:	06d1      	lsls	r1, r2, #27
 800f572:	bf44      	itt	mi
 800f574:	2320      	movmi	r3, #32
 800f576:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f57a:	0713      	lsls	r3, r2, #28
 800f57c:	bf44      	itt	mi
 800f57e:	232b      	movmi	r3, #43	; 0x2b
 800f580:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f584:	f89a 3000 	ldrb.w	r3, [sl]
 800f588:	2b2a      	cmp	r3, #42	; 0x2a
 800f58a:	d015      	beq.n	800f5b8 <_vfiprintf_r+0x120>
 800f58c:	9a07      	ldr	r2, [sp, #28]
 800f58e:	4654      	mov	r4, sl
 800f590:	2000      	movs	r0, #0
 800f592:	f04f 0c0a 	mov.w	ip, #10
 800f596:	4621      	mov	r1, r4
 800f598:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f59c:	3b30      	subs	r3, #48	; 0x30
 800f59e:	2b09      	cmp	r3, #9
 800f5a0:	d94d      	bls.n	800f63e <_vfiprintf_r+0x1a6>
 800f5a2:	b1b0      	cbz	r0, 800f5d2 <_vfiprintf_r+0x13a>
 800f5a4:	9207      	str	r2, [sp, #28]
 800f5a6:	e014      	b.n	800f5d2 <_vfiprintf_r+0x13a>
 800f5a8:	eba0 0308 	sub.w	r3, r0, r8
 800f5ac:	fa09 f303 	lsl.w	r3, r9, r3
 800f5b0:	4313      	orrs	r3, r2
 800f5b2:	9304      	str	r3, [sp, #16]
 800f5b4:	46a2      	mov	sl, r4
 800f5b6:	e7d2      	b.n	800f55e <_vfiprintf_r+0xc6>
 800f5b8:	9b03      	ldr	r3, [sp, #12]
 800f5ba:	1d19      	adds	r1, r3, #4
 800f5bc:	681b      	ldr	r3, [r3, #0]
 800f5be:	9103      	str	r1, [sp, #12]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	bfbb      	ittet	lt
 800f5c4:	425b      	neglt	r3, r3
 800f5c6:	f042 0202 	orrlt.w	r2, r2, #2
 800f5ca:	9307      	strge	r3, [sp, #28]
 800f5cc:	9307      	strlt	r3, [sp, #28]
 800f5ce:	bfb8      	it	lt
 800f5d0:	9204      	strlt	r2, [sp, #16]
 800f5d2:	7823      	ldrb	r3, [r4, #0]
 800f5d4:	2b2e      	cmp	r3, #46	; 0x2e
 800f5d6:	d10c      	bne.n	800f5f2 <_vfiprintf_r+0x15a>
 800f5d8:	7863      	ldrb	r3, [r4, #1]
 800f5da:	2b2a      	cmp	r3, #42	; 0x2a
 800f5dc:	d134      	bne.n	800f648 <_vfiprintf_r+0x1b0>
 800f5de:	9b03      	ldr	r3, [sp, #12]
 800f5e0:	1d1a      	adds	r2, r3, #4
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	9203      	str	r2, [sp, #12]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	bfb8      	it	lt
 800f5ea:	f04f 33ff 	movlt.w	r3, #4294967295
 800f5ee:	3402      	adds	r4, #2
 800f5f0:	9305      	str	r3, [sp, #20]
 800f5f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800f6c8 <_vfiprintf_r+0x230>
 800f5f6:	7821      	ldrb	r1, [r4, #0]
 800f5f8:	2203      	movs	r2, #3
 800f5fa:	4650      	mov	r0, sl
 800f5fc:	f7f0 fde8 	bl	80001d0 <memchr>
 800f600:	b138      	cbz	r0, 800f612 <_vfiprintf_r+0x17a>
 800f602:	9b04      	ldr	r3, [sp, #16]
 800f604:	eba0 000a 	sub.w	r0, r0, sl
 800f608:	2240      	movs	r2, #64	; 0x40
 800f60a:	4082      	lsls	r2, r0
 800f60c:	4313      	orrs	r3, r2
 800f60e:	3401      	adds	r4, #1
 800f610:	9304      	str	r3, [sp, #16]
 800f612:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f616:	4829      	ldr	r0, [pc, #164]	; (800f6bc <_vfiprintf_r+0x224>)
 800f618:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f61c:	2206      	movs	r2, #6
 800f61e:	f7f0 fdd7 	bl	80001d0 <memchr>
 800f622:	2800      	cmp	r0, #0
 800f624:	d03f      	beq.n	800f6a6 <_vfiprintf_r+0x20e>
 800f626:	4b26      	ldr	r3, [pc, #152]	; (800f6c0 <_vfiprintf_r+0x228>)
 800f628:	bb1b      	cbnz	r3, 800f672 <_vfiprintf_r+0x1da>
 800f62a:	9b03      	ldr	r3, [sp, #12]
 800f62c:	3307      	adds	r3, #7
 800f62e:	f023 0307 	bic.w	r3, r3, #7
 800f632:	3308      	adds	r3, #8
 800f634:	9303      	str	r3, [sp, #12]
 800f636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f638:	443b      	add	r3, r7
 800f63a:	9309      	str	r3, [sp, #36]	; 0x24
 800f63c:	e768      	b.n	800f510 <_vfiprintf_r+0x78>
 800f63e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f642:	460c      	mov	r4, r1
 800f644:	2001      	movs	r0, #1
 800f646:	e7a6      	b.n	800f596 <_vfiprintf_r+0xfe>
 800f648:	2300      	movs	r3, #0
 800f64a:	3401      	adds	r4, #1
 800f64c:	9305      	str	r3, [sp, #20]
 800f64e:	4619      	mov	r1, r3
 800f650:	f04f 0c0a 	mov.w	ip, #10
 800f654:	4620      	mov	r0, r4
 800f656:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f65a:	3a30      	subs	r2, #48	; 0x30
 800f65c:	2a09      	cmp	r2, #9
 800f65e:	d903      	bls.n	800f668 <_vfiprintf_r+0x1d0>
 800f660:	2b00      	cmp	r3, #0
 800f662:	d0c6      	beq.n	800f5f2 <_vfiprintf_r+0x15a>
 800f664:	9105      	str	r1, [sp, #20]
 800f666:	e7c4      	b.n	800f5f2 <_vfiprintf_r+0x15a>
 800f668:	fb0c 2101 	mla	r1, ip, r1, r2
 800f66c:	4604      	mov	r4, r0
 800f66e:	2301      	movs	r3, #1
 800f670:	e7f0      	b.n	800f654 <_vfiprintf_r+0x1bc>
 800f672:	ab03      	add	r3, sp, #12
 800f674:	9300      	str	r3, [sp, #0]
 800f676:	462a      	mov	r2, r5
 800f678:	4b12      	ldr	r3, [pc, #72]	; (800f6c4 <_vfiprintf_r+0x22c>)
 800f67a:	a904      	add	r1, sp, #16
 800f67c:	4630      	mov	r0, r6
 800f67e:	f7fb fe4d 	bl	800b31c <_printf_float>
 800f682:	4607      	mov	r7, r0
 800f684:	1c78      	adds	r0, r7, #1
 800f686:	d1d6      	bne.n	800f636 <_vfiprintf_r+0x19e>
 800f688:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f68a:	07d9      	lsls	r1, r3, #31
 800f68c:	d405      	bmi.n	800f69a <_vfiprintf_r+0x202>
 800f68e:	89ab      	ldrh	r3, [r5, #12]
 800f690:	059a      	lsls	r2, r3, #22
 800f692:	d402      	bmi.n	800f69a <_vfiprintf_r+0x202>
 800f694:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f696:	f7fc fdbb 	bl	800c210 <__retarget_lock_release_recursive>
 800f69a:	89ab      	ldrh	r3, [r5, #12]
 800f69c:	065b      	lsls	r3, r3, #25
 800f69e:	f53f af1d 	bmi.w	800f4dc <_vfiprintf_r+0x44>
 800f6a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f6a4:	e71c      	b.n	800f4e0 <_vfiprintf_r+0x48>
 800f6a6:	ab03      	add	r3, sp, #12
 800f6a8:	9300      	str	r3, [sp, #0]
 800f6aa:	462a      	mov	r2, r5
 800f6ac:	4b05      	ldr	r3, [pc, #20]	; (800f6c4 <_vfiprintf_r+0x22c>)
 800f6ae:	a904      	add	r1, sp, #16
 800f6b0:	4630      	mov	r0, r6
 800f6b2:	f7fc f8d7 	bl	800b864 <_printf_i>
 800f6b6:	e7e4      	b.n	800f682 <_vfiprintf_r+0x1ea>
 800f6b8:	080112f0 	.word	0x080112f0
 800f6bc:	080112fa 	.word	0x080112fa
 800f6c0:	0800b31d 	.word	0x0800b31d
 800f6c4:	0800f475 	.word	0x0800f475
 800f6c8:	080112f6 	.word	0x080112f6

0800f6cc <__swbuf_r>:
 800f6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6ce:	460e      	mov	r6, r1
 800f6d0:	4614      	mov	r4, r2
 800f6d2:	4605      	mov	r5, r0
 800f6d4:	b118      	cbz	r0, 800f6de <__swbuf_r+0x12>
 800f6d6:	6a03      	ldr	r3, [r0, #32]
 800f6d8:	b90b      	cbnz	r3, 800f6de <__swbuf_r+0x12>
 800f6da:	f7fc fc81 	bl	800bfe0 <__sinit>
 800f6de:	69a3      	ldr	r3, [r4, #24]
 800f6e0:	60a3      	str	r3, [r4, #8]
 800f6e2:	89a3      	ldrh	r3, [r4, #12]
 800f6e4:	071a      	lsls	r2, r3, #28
 800f6e6:	d525      	bpl.n	800f734 <__swbuf_r+0x68>
 800f6e8:	6923      	ldr	r3, [r4, #16]
 800f6ea:	b31b      	cbz	r3, 800f734 <__swbuf_r+0x68>
 800f6ec:	6823      	ldr	r3, [r4, #0]
 800f6ee:	6922      	ldr	r2, [r4, #16]
 800f6f0:	1a98      	subs	r0, r3, r2
 800f6f2:	6963      	ldr	r3, [r4, #20]
 800f6f4:	b2f6      	uxtb	r6, r6
 800f6f6:	4283      	cmp	r3, r0
 800f6f8:	4637      	mov	r7, r6
 800f6fa:	dc04      	bgt.n	800f706 <__swbuf_r+0x3a>
 800f6fc:	4621      	mov	r1, r4
 800f6fe:	4628      	mov	r0, r5
 800f700:	f7ff fa3a 	bl	800eb78 <_fflush_r>
 800f704:	b9e0      	cbnz	r0, 800f740 <__swbuf_r+0x74>
 800f706:	68a3      	ldr	r3, [r4, #8]
 800f708:	3b01      	subs	r3, #1
 800f70a:	60a3      	str	r3, [r4, #8]
 800f70c:	6823      	ldr	r3, [r4, #0]
 800f70e:	1c5a      	adds	r2, r3, #1
 800f710:	6022      	str	r2, [r4, #0]
 800f712:	701e      	strb	r6, [r3, #0]
 800f714:	6962      	ldr	r2, [r4, #20]
 800f716:	1c43      	adds	r3, r0, #1
 800f718:	429a      	cmp	r2, r3
 800f71a:	d004      	beq.n	800f726 <__swbuf_r+0x5a>
 800f71c:	89a3      	ldrh	r3, [r4, #12]
 800f71e:	07db      	lsls	r3, r3, #31
 800f720:	d506      	bpl.n	800f730 <__swbuf_r+0x64>
 800f722:	2e0a      	cmp	r6, #10
 800f724:	d104      	bne.n	800f730 <__swbuf_r+0x64>
 800f726:	4621      	mov	r1, r4
 800f728:	4628      	mov	r0, r5
 800f72a:	f7ff fa25 	bl	800eb78 <_fflush_r>
 800f72e:	b938      	cbnz	r0, 800f740 <__swbuf_r+0x74>
 800f730:	4638      	mov	r0, r7
 800f732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f734:	4621      	mov	r1, r4
 800f736:	4628      	mov	r0, r5
 800f738:	f000 f806 	bl	800f748 <__swsetup_r>
 800f73c:	2800      	cmp	r0, #0
 800f73e:	d0d5      	beq.n	800f6ec <__swbuf_r+0x20>
 800f740:	f04f 37ff 	mov.w	r7, #4294967295
 800f744:	e7f4      	b.n	800f730 <__swbuf_r+0x64>
	...

0800f748 <__swsetup_r>:
 800f748:	b538      	push	{r3, r4, r5, lr}
 800f74a:	4b2a      	ldr	r3, [pc, #168]	; (800f7f4 <__swsetup_r+0xac>)
 800f74c:	4605      	mov	r5, r0
 800f74e:	6818      	ldr	r0, [r3, #0]
 800f750:	460c      	mov	r4, r1
 800f752:	b118      	cbz	r0, 800f75c <__swsetup_r+0x14>
 800f754:	6a03      	ldr	r3, [r0, #32]
 800f756:	b90b      	cbnz	r3, 800f75c <__swsetup_r+0x14>
 800f758:	f7fc fc42 	bl	800bfe0 <__sinit>
 800f75c:	89a3      	ldrh	r3, [r4, #12]
 800f75e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f762:	0718      	lsls	r0, r3, #28
 800f764:	d422      	bmi.n	800f7ac <__swsetup_r+0x64>
 800f766:	06d9      	lsls	r1, r3, #27
 800f768:	d407      	bmi.n	800f77a <__swsetup_r+0x32>
 800f76a:	2309      	movs	r3, #9
 800f76c:	602b      	str	r3, [r5, #0]
 800f76e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f772:	81a3      	strh	r3, [r4, #12]
 800f774:	f04f 30ff 	mov.w	r0, #4294967295
 800f778:	e034      	b.n	800f7e4 <__swsetup_r+0x9c>
 800f77a:	0758      	lsls	r0, r3, #29
 800f77c:	d512      	bpl.n	800f7a4 <__swsetup_r+0x5c>
 800f77e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f780:	b141      	cbz	r1, 800f794 <__swsetup_r+0x4c>
 800f782:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f786:	4299      	cmp	r1, r3
 800f788:	d002      	beq.n	800f790 <__swsetup_r+0x48>
 800f78a:	4628      	mov	r0, r5
 800f78c:	f7fd fbd2 	bl	800cf34 <_free_r>
 800f790:	2300      	movs	r3, #0
 800f792:	6363      	str	r3, [r4, #52]	; 0x34
 800f794:	89a3      	ldrh	r3, [r4, #12]
 800f796:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f79a:	81a3      	strh	r3, [r4, #12]
 800f79c:	2300      	movs	r3, #0
 800f79e:	6063      	str	r3, [r4, #4]
 800f7a0:	6923      	ldr	r3, [r4, #16]
 800f7a2:	6023      	str	r3, [r4, #0]
 800f7a4:	89a3      	ldrh	r3, [r4, #12]
 800f7a6:	f043 0308 	orr.w	r3, r3, #8
 800f7aa:	81a3      	strh	r3, [r4, #12]
 800f7ac:	6923      	ldr	r3, [r4, #16]
 800f7ae:	b94b      	cbnz	r3, 800f7c4 <__swsetup_r+0x7c>
 800f7b0:	89a3      	ldrh	r3, [r4, #12]
 800f7b2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f7b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f7ba:	d003      	beq.n	800f7c4 <__swsetup_r+0x7c>
 800f7bc:	4621      	mov	r1, r4
 800f7be:	4628      	mov	r0, r5
 800f7c0:	f000 f884 	bl	800f8cc <__smakebuf_r>
 800f7c4:	89a0      	ldrh	r0, [r4, #12]
 800f7c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f7ca:	f010 0301 	ands.w	r3, r0, #1
 800f7ce:	d00a      	beq.n	800f7e6 <__swsetup_r+0x9e>
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	60a3      	str	r3, [r4, #8]
 800f7d4:	6963      	ldr	r3, [r4, #20]
 800f7d6:	425b      	negs	r3, r3
 800f7d8:	61a3      	str	r3, [r4, #24]
 800f7da:	6923      	ldr	r3, [r4, #16]
 800f7dc:	b943      	cbnz	r3, 800f7f0 <__swsetup_r+0xa8>
 800f7de:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f7e2:	d1c4      	bne.n	800f76e <__swsetup_r+0x26>
 800f7e4:	bd38      	pop	{r3, r4, r5, pc}
 800f7e6:	0781      	lsls	r1, r0, #30
 800f7e8:	bf58      	it	pl
 800f7ea:	6963      	ldrpl	r3, [r4, #20]
 800f7ec:	60a3      	str	r3, [r4, #8]
 800f7ee:	e7f4      	b.n	800f7da <__swsetup_r+0x92>
 800f7f0:	2000      	movs	r0, #0
 800f7f2:	e7f7      	b.n	800f7e4 <__swsetup_r+0x9c>
 800f7f4:	20000120 	.word	0x20000120

0800f7f8 <_raise_r>:
 800f7f8:	291f      	cmp	r1, #31
 800f7fa:	b538      	push	{r3, r4, r5, lr}
 800f7fc:	4604      	mov	r4, r0
 800f7fe:	460d      	mov	r5, r1
 800f800:	d904      	bls.n	800f80c <_raise_r+0x14>
 800f802:	2316      	movs	r3, #22
 800f804:	6003      	str	r3, [r0, #0]
 800f806:	f04f 30ff 	mov.w	r0, #4294967295
 800f80a:	bd38      	pop	{r3, r4, r5, pc}
 800f80c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800f80e:	b112      	cbz	r2, 800f816 <_raise_r+0x1e>
 800f810:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f814:	b94b      	cbnz	r3, 800f82a <_raise_r+0x32>
 800f816:	4620      	mov	r0, r4
 800f818:	f000 f830 	bl	800f87c <_getpid_r>
 800f81c:	462a      	mov	r2, r5
 800f81e:	4601      	mov	r1, r0
 800f820:	4620      	mov	r0, r4
 800f822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f826:	f000 b817 	b.w	800f858 <_kill_r>
 800f82a:	2b01      	cmp	r3, #1
 800f82c:	d00a      	beq.n	800f844 <_raise_r+0x4c>
 800f82e:	1c59      	adds	r1, r3, #1
 800f830:	d103      	bne.n	800f83a <_raise_r+0x42>
 800f832:	2316      	movs	r3, #22
 800f834:	6003      	str	r3, [r0, #0]
 800f836:	2001      	movs	r0, #1
 800f838:	e7e7      	b.n	800f80a <_raise_r+0x12>
 800f83a:	2400      	movs	r4, #0
 800f83c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f840:	4628      	mov	r0, r5
 800f842:	4798      	blx	r3
 800f844:	2000      	movs	r0, #0
 800f846:	e7e0      	b.n	800f80a <_raise_r+0x12>

0800f848 <raise>:
 800f848:	4b02      	ldr	r3, [pc, #8]	; (800f854 <raise+0xc>)
 800f84a:	4601      	mov	r1, r0
 800f84c:	6818      	ldr	r0, [r3, #0]
 800f84e:	f7ff bfd3 	b.w	800f7f8 <_raise_r>
 800f852:	bf00      	nop
 800f854:	20000120 	.word	0x20000120

0800f858 <_kill_r>:
 800f858:	b538      	push	{r3, r4, r5, lr}
 800f85a:	4d07      	ldr	r5, [pc, #28]	; (800f878 <_kill_r+0x20>)
 800f85c:	2300      	movs	r3, #0
 800f85e:	4604      	mov	r4, r0
 800f860:	4608      	mov	r0, r1
 800f862:	4611      	mov	r1, r2
 800f864:	602b      	str	r3, [r5, #0]
 800f866:	f7f4 f8dd 	bl	8003a24 <_kill>
 800f86a:	1c43      	adds	r3, r0, #1
 800f86c:	d102      	bne.n	800f874 <_kill_r+0x1c>
 800f86e:	682b      	ldr	r3, [r5, #0]
 800f870:	b103      	cbz	r3, 800f874 <_kill_r+0x1c>
 800f872:	6023      	str	r3, [r4, #0]
 800f874:	bd38      	pop	{r3, r4, r5, pc}
 800f876:	bf00      	nop
 800f878:	20005b24 	.word	0x20005b24

0800f87c <_getpid_r>:
 800f87c:	f7f4 b8ca 	b.w	8003a14 <_getpid>

0800f880 <__swhatbuf_r>:
 800f880:	b570      	push	{r4, r5, r6, lr}
 800f882:	460c      	mov	r4, r1
 800f884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f888:	2900      	cmp	r1, #0
 800f88a:	b096      	sub	sp, #88	; 0x58
 800f88c:	4615      	mov	r5, r2
 800f88e:	461e      	mov	r6, r3
 800f890:	da0d      	bge.n	800f8ae <__swhatbuf_r+0x2e>
 800f892:	89a3      	ldrh	r3, [r4, #12]
 800f894:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f898:	f04f 0100 	mov.w	r1, #0
 800f89c:	bf0c      	ite	eq
 800f89e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800f8a2:	2340      	movne	r3, #64	; 0x40
 800f8a4:	2000      	movs	r0, #0
 800f8a6:	6031      	str	r1, [r6, #0]
 800f8a8:	602b      	str	r3, [r5, #0]
 800f8aa:	b016      	add	sp, #88	; 0x58
 800f8ac:	bd70      	pop	{r4, r5, r6, pc}
 800f8ae:	466a      	mov	r2, sp
 800f8b0:	f000 f848 	bl	800f944 <_fstat_r>
 800f8b4:	2800      	cmp	r0, #0
 800f8b6:	dbec      	blt.n	800f892 <__swhatbuf_r+0x12>
 800f8b8:	9901      	ldr	r1, [sp, #4]
 800f8ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800f8be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800f8c2:	4259      	negs	r1, r3
 800f8c4:	4159      	adcs	r1, r3
 800f8c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f8ca:	e7eb      	b.n	800f8a4 <__swhatbuf_r+0x24>

0800f8cc <__smakebuf_r>:
 800f8cc:	898b      	ldrh	r3, [r1, #12]
 800f8ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f8d0:	079d      	lsls	r5, r3, #30
 800f8d2:	4606      	mov	r6, r0
 800f8d4:	460c      	mov	r4, r1
 800f8d6:	d507      	bpl.n	800f8e8 <__smakebuf_r+0x1c>
 800f8d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f8dc:	6023      	str	r3, [r4, #0]
 800f8de:	6123      	str	r3, [r4, #16]
 800f8e0:	2301      	movs	r3, #1
 800f8e2:	6163      	str	r3, [r4, #20]
 800f8e4:	b002      	add	sp, #8
 800f8e6:	bd70      	pop	{r4, r5, r6, pc}
 800f8e8:	ab01      	add	r3, sp, #4
 800f8ea:	466a      	mov	r2, sp
 800f8ec:	f7ff ffc8 	bl	800f880 <__swhatbuf_r>
 800f8f0:	9900      	ldr	r1, [sp, #0]
 800f8f2:	4605      	mov	r5, r0
 800f8f4:	4630      	mov	r0, r6
 800f8f6:	f7fd fb91 	bl	800d01c <_malloc_r>
 800f8fa:	b948      	cbnz	r0, 800f910 <__smakebuf_r+0x44>
 800f8fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f900:	059a      	lsls	r2, r3, #22
 800f902:	d4ef      	bmi.n	800f8e4 <__smakebuf_r+0x18>
 800f904:	f023 0303 	bic.w	r3, r3, #3
 800f908:	f043 0302 	orr.w	r3, r3, #2
 800f90c:	81a3      	strh	r3, [r4, #12]
 800f90e:	e7e3      	b.n	800f8d8 <__smakebuf_r+0xc>
 800f910:	89a3      	ldrh	r3, [r4, #12]
 800f912:	6020      	str	r0, [r4, #0]
 800f914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f918:	81a3      	strh	r3, [r4, #12]
 800f91a:	9b00      	ldr	r3, [sp, #0]
 800f91c:	6163      	str	r3, [r4, #20]
 800f91e:	9b01      	ldr	r3, [sp, #4]
 800f920:	6120      	str	r0, [r4, #16]
 800f922:	b15b      	cbz	r3, 800f93c <__smakebuf_r+0x70>
 800f924:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f928:	4630      	mov	r0, r6
 800f92a:	f000 f81d 	bl	800f968 <_isatty_r>
 800f92e:	b128      	cbz	r0, 800f93c <__smakebuf_r+0x70>
 800f930:	89a3      	ldrh	r3, [r4, #12]
 800f932:	f023 0303 	bic.w	r3, r3, #3
 800f936:	f043 0301 	orr.w	r3, r3, #1
 800f93a:	81a3      	strh	r3, [r4, #12]
 800f93c:	89a3      	ldrh	r3, [r4, #12]
 800f93e:	431d      	orrs	r5, r3
 800f940:	81a5      	strh	r5, [r4, #12]
 800f942:	e7cf      	b.n	800f8e4 <__smakebuf_r+0x18>

0800f944 <_fstat_r>:
 800f944:	b538      	push	{r3, r4, r5, lr}
 800f946:	4d07      	ldr	r5, [pc, #28]	; (800f964 <_fstat_r+0x20>)
 800f948:	2300      	movs	r3, #0
 800f94a:	4604      	mov	r4, r0
 800f94c:	4608      	mov	r0, r1
 800f94e:	4611      	mov	r1, r2
 800f950:	602b      	str	r3, [r5, #0]
 800f952:	f7f4 f8c6 	bl	8003ae2 <_fstat>
 800f956:	1c43      	adds	r3, r0, #1
 800f958:	d102      	bne.n	800f960 <_fstat_r+0x1c>
 800f95a:	682b      	ldr	r3, [r5, #0]
 800f95c:	b103      	cbz	r3, 800f960 <_fstat_r+0x1c>
 800f95e:	6023      	str	r3, [r4, #0]
 800f960:	bd38      	pop	{r3, r4, r5, pc}
 800f962:	bf00      	nop
 800f964:	20005b24 	.word	0x20005b24

0800f968 <_isatty_r>:
 800f968:	b538      	push	{r3, r4, r5, lr}
 800f96a:	4d06      	ldr	r5, [pc, #24]	; (800f984 <_isatty_r+0x1c>)
 800f96c:	2300      	movs	r3, #0
 800f96e:	4604      	mov	r4, r0
 800f970:	4608      	mov	r0, r1
 800f972:	602b      	str	r3, [r5, #0]
 800f974:	f7f4 f8c5 	bl	8003b02 <_isatty>
 800f978:	1c43      	adds	r3, r0, #1
 800f97a:	d102      	bne.n	800f982 <_isatty_r+0x1a>
 800f97c:	682b      	ldr	r3, [r5, #0]
 800f97e:	b103      	cbz	r3, 800f982 <_isatty_r+0x1a>
 800f980:	6023      	str	r3, [r4, #0]
 800f982:	bd38      	pop	{r3, r4, r5, pc}
 800f984:	20005b24 	.word	0x20005b24

0800f988 <atan>:
 800f988:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f98c:	ec55 4b10 	vmov	r4, r5, d0
 800f990:	4bc3      	ldr	r3, [pc, #780]	; (800fca0 <atan+0x318>)
 800f992:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f996:	429e      	cmp	r6, r3
 800f998:	46ab      	mov	fp, r5
 800f99a:	dd18      	ble.n	800f9ce <atan+0x46>
 800f99c:	4bc1      	ldr	r3, [pc, #772]	; (800fca4 <atan+0x31c>)
 800f99e:	429e      	cmp	r6, r3
 800f9a0:	dc01      	bgt.n	800f9a6 <atan+0x1e>
 800f9a2:	d109      	bne.n	800f9b8 <atan+0x30>
 800f9a4:	b144      	cbz	r4, 800f9b8 <atan+0x30>
 800f9a6:	4622      	mov	r2, r4
 800f9a8:	462b      	mov	r3, r5
 800f9aa:	4620      	mov	r0, r4
 800f9ac:	4629      	mov	r1, r5
 800f9ae:	f7f0 fc6d 	bl	800028c <__adddf3>
 800f9b2:	4604      	mov	r4, r0
 800f9b4:	460d      	mov	r5, r1
 800f9b6:	e006      	b.n	800f9c6 <atan+0x3e>
 800f9b8:	f1bb 0f00 	cmp.w	fp, #0
 800f9bc:	f300 8131 	bgt.w	800fc22 <atan+0x29a>
 800f9c0:	a59b      	add	r5, pc, #620	; (adr r5, 800fc30 <atan+0x2a8>)
 800f9c2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f9c6:	ec45 4b10 	vmov	d0, r4, r5
 800f9ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ce:	4bb6      	ldr	r3, [pc, #728]	; (800fca8 <atan+0x320>)
 800f9d0:	429e      	cmp	r6, r3
 800f9d2:	dc14      	bgt.n	800f9fe <atan+0x76>
 800f9d4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800f9d8:	429e      	cmp	r6, r3
 800f9da:	dc0d      	bgt.n	800f9f8 <atan+0x70>
 800f9dc:	a396      	add	r3, pc, #600	; (adr r3, 800fc38 <atan+0x2b0>)
 800f9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e2:	ee10 0a10 	vmov	r0, s0
 800f9e6:	4629      	mov	r1, r5
 800f9e8:	f7f0 fc50 	bl	800028c <__adddf3>
 800f9ec:	4baf      	ldr	r3, [pc, #700]	; (800fcac <atan+0x324>)
 800f9ee:	2200      	movs	r2, #0
 800f9f0:	f7f1 f892 	bl	8000b18 <__aeabi_dcmpgt>
 800f9f4:	2800      	cmp	r0, #0
 800f9f6:	d1e6      	bne.n	800f9c6 <atan+0x3e>
 800f9f8:	f04f 3aff 	mov.w	sl, #4294967295
 800f9fc:	e02b      	b.n	800fa56 <atan+0xce>
 800f9fe:	f000 f9b7 	bl	800fd70 <fabs>
 800fa02:	4bab      	ldr	r3, [pc, #684]	; (800fcb0 <atan+0x328>)
 800fa04:	429e      	cmp	r6, r3
 800fa06:	ec55 4b10 	vmov	r4, r5, d0
 800fa0a:	f300 80bf 	bgt.w	800fb8c <atan+0x204>
 800fa0e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800fa12:	429e      	cmp	r6, r3
 800fa14:	f300 80a0 	bgt.w	800fb58 <atan+0x1d0>
 800fa18:	ee10 2a10 	vmov	r2, s0
 800fa1c:	ee10 0a10 	vmov	r0, s0
 800fa20:	462b      	mov	r3, r5
 800fa22:	4629      	mov	r1, r5
 800fa24:	f7f0 fc32 	bl	800028c <__adddf3>
 800fa28:	4ba0      	ldr	r3, [pc, #640]	; (800fcac <atan+0x324>)
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	f7f0 fc2c 	bl	8000288 <__aeabi_dsub>
 800fa30:	2200      	movs	r2, #0
 800fa32:	4606      	mov	r6, r0
 800fa34:	460f      	mov	r7, r1
 800fa36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fa3a:	4620      	mov	r0, r4
 800fa3c:	4629      	mov	r1, r5
 800fa3e:	f7f0 fc25 	bl	800028c <__adddf3>
 800fa42:	4602      	mov	r2, r0
 800fa44:	460b      	mov	r3, r1
 800fa46:	4630      	mov	r0, r6
 800fa48:	4639      	mov	r1, r7
 800fa4a:	f7f0 feff 	bl	800084c <__aeabi_ddiv>
 800fa4e:	f04f 0a00 	mov.w	sl, #0
 800fa52:	4604      	mov	r4, r0
 800fa54:	460d      	mov	r5, r1
 800fa56:	4622      	mov	r2, r4
 800fa58:	462b      	mov	r3, r5
 800fa5a:	4620      	mov	r0, r4
 800fa5c:	4629      	mov	r1, r5
 800fa5e:	f7f0 fdcb 	bl	80005f8 <__aeabi_dmul>
 800fa62:	4602      	mov	r2, r0
 800fa64:	460b      	mov	r3, r1
 800fa66:	4680      	mov	r8, r0
 800fa68:	4689      	mov	r9, r1
 800fa6a:	f7f0 fdc5 	bl	80005f8 <__aeabi_dmul>
 800fa6e:	a374      	add	r3, pc, #464	; (adr r3, 800fc40 <atan+0x2b8>)
 800fa70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa74:	4606      	mov	r6, r0
 800fa76:	460f      	mov	r7, r1
 800fa78:	f7f0 fdbe 	bl	80005f8 <__aeabi_dmul>
 800fa7c:	a372      	add	r3, pc, #456	; (adr r3, 800fc48 <atan+0x2c0>)
 800fa7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa82:	f7f0 fc03 	bl	800028c <__adddf3>
 800fa86:	4632      	mov	r2, r6
 800fa88:	463b      	mov	r3, r7
 800fa8a:	f7f0 fdb5 	bl	80005f8 <__aeabi_dmul>
 800fa8e:	a370      	add	r3, pc, #448	; (adr r3, 800fc50 <atan+0x2c8>)
 800fa90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa94:	f7f0 fbfa 	bl	800028c <__adddf3>
 800fa98:	4632      	mov	r2, r6
 800fa9a:	463b      	mov	r3, r7
 800fa9c:	f7f0 fdac 	bl	80005f8 <__aeabi_dmul>
 800faa0:	a36d      	add	r3, pc, #436	; (adr r3, 800fc58 <atan+0x2d0>)
 800faa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faa6:	f7f0 fbf1 	bl	800028c <__adddf3>
 800faaa:	4632      	mov	r2, r6
 800faac:	463b      	mov	r3, r7
 800faae:	f7f0 fda3 	bl	80005f8 <__aeabi_dmul>
 800fab2:	a36b      	add	r3, pc, #428	; (adr r3, 800fc60 <atan+0x2d8>)
 800fab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fab8:	f7f0 fbe8 	bl	800028c <__adddf3>
 800fabc:	4632      	mov	r2, r6
 800fabe:	463b      	mov	r3, r7
 800fac0:	f7f0 fd9a 	bl	80005f8 <__aeabi_dmul>
 800fac4:	a368      	add	r3, pc, #416	; (adr r3, 800fc68 <atan+0x2e0>)
 800fac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faca:	f7f0 fbdf 	bl	800028c <__adddf3>
 800face:	4642      	mov	r2, r8
 800fad0:	464b      	mov	r3, r9
 800fad2:	f7f0 fd91 	bl	80005f8 <__aeabi_dmul>
 800fad6:	a366      	add	r3, pc, #408	; (adr r3, 800fc70 <atan+0x2e8>)
 800fad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fadc:	4680      	mov	r8, r0
 800fade:	4689      	mov	r9, r1
 800fae0:	4630      	mov	r0, r6
 800fae2:	4639      	mov	r1, r7
 800fae4:	f7f0 fd88 	bl	80005f8 <__aeabi_dmul>
 800fae8:	a363      	add	r3, pc, #396	; (adr r3, 800fc78 <atan+0x2f0>)
 800faea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faee:	f7f0 fbcb 	bl	8000288 <__aeabi_dsub>
 800faf2:	4632      	mov	r2, r6
 800faf4:	463b      	mov	r3, r7
 800faf6:	f7f0 fd7f 	bl	80005f8 <__aeabi_dmul>
 800fafa:	a361      	add	r3, pc, #388	; (adr r3, 800fc80 <atan+0x2f8>)
 800fafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb00:	f7f0 fbc2 	bl	8000288 <__aeabi_dsub>
 800fb04:	4632      	mov	r2, r6
 800fb06:	463b      	mov	r3, r7
 800fb08:	f7f0 fd76 	bl	80005f8 <__aeabi_dmul>
 800fb0c:	a35e      	add	r3, pc, #376	; (adr r3, 800fc88 <atan+0x300>)
 800fb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb12:	f7f0 fbb9 	bl	8000288 <__aeabi_dsub>
 800fb16:	4632      	mov	r2, r6
 800fb18:	463b      	mov	r3, r7
 800fb1a:	f7f0 fd6d 	bl	80005f8 <__aeabi_dmul>
 800fb1e:	a35c      	add	r3, pc, #368	; (adr r3, 800fc90 <atan+0x308>)
 800fb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb24:	f7f0 fbb0 	bl	8000288 <__aeabi_dsub>
 800fb28:	4632      	mov	r2, r6
 800fb2a:	463b      	mov	r3, r7
 800fb2c:	f7f0 fd64 	bl	80005f8 <__aeabi_dmul>
 800fb30:	4602      	mov	r2, r0
 800fb32:	460b      	mov	r3, r1
 800fb34:	4640      	mov	r0, r8
 800fb36:	4649      	mov	r1, r9
 800fb38:	f7f0 fba8 	bl	800028c <__adddf3>
 800fb3c:	4622      	mov	r2, r4
 800fb3e:	462b      	mov	r3, r5
 800fb40:	f7f0 fd5a 	bl	80005f8 <__aeabi_dmul>
 800fb44:	f1ba 3fff 	cmp.w	sl, #4294967295
 800fb48:	4602      	mov	r2, r0
 800fb4a:	460b      	mov	r3, r1
 800fb4c:	d14b      	bne.n	800fbe6 <atan+0x25e>
 800fb4e:	4620      	mov	r0, r4
 800fb50:	4629      	mov	r1, r5
 800fb52:	f7f0 fb99 	bl	8000288 <__aeabi_dsub>
 800fb56:	e72c      	b.n	800f9b2 <atan+0x2a>
 800fb58:	ee10 0a10 	vmov	r0, s0
 800fb5c:	4b53      	ldr	r3, [pc, #332]	; (800fcac <atan+0x324>)
 800fb5e:	2200      	movs	r2, #0
 800fb60:	4629      	mov	r1, r5
 800fb62:	f7f0 fb91 	bl	8000288 <__aeabi_dsub>
 800fb66:	4b51      	ldr	r3, [pc, #324]	; (800fcac <atan+0x324>)
 800fb68:	4606      	mov	r6, r0
 800fb6a:	460f      	mov	r7, r1
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	4620      	mov	r0, r4
 800fb70:	4629      	mov	r1, r5
 800fb72:	f7f0 fb8b 	bl	800028c <__adddf3>
 800fb76:	4602      	mov	r2, r0
 800fb78:	460b      	mov	r3, r1
 800fb7a:	4630      	mov	r0, r6
 800fb7c:	4639      	mov	r1, r7
 800fb7e:	f7f0 fe65 	bl	800084c <__aeabi_ddiv>
 800fb82:	f04f 0a01 	mov.w	sl, #1
 800fb86:	4604      	mov	r4, r0
 800fb88:	460d      	mov	r5, r1
 800fb8a:	e764      	b.n	800fa56 <atan+0xce>
 800fb8c:	4b49      	ldr	r3, [pc, #292]	; (800fcb4 <atan+0x32c>)
 800fb8e:	429e      	cmp	r6, r3
 800fb90:	da1d      	bge.n	800fbce <atan+0x246>
 800fb92:	ee10 0a10 	vmov	r0, s0
 800fb96:	4b48      	ldr	r3, [pc, #288]	; (800fcb8 <atan+0x330>)
 800fb98:	2200      	movs	r2, #0
 800fb9a:	4629      	mov	r1, r5
 800fb9c:	f7f0 fb74 	bl	8000288 <__aeabi_dsub>
 800fba0:	4b45      	ldr	r3, [pc, #276]	; (800fcb8 <atan+0x330>)
 800fba2:	4606      	mov	r6, r0
 800fba4:	460f      	mov	r7, r1
 800fba6:	2200      	movs	r2, #0
 800fba8:	4620      	mov	r0, r4
 800fbaa:	4629      	mov	r1, r5
 800fbac:	f7f0 fd24 	bl	80005f8 <__aeabi_dmul>
 800fbb0:	4b3e      	ldr	r3, [pc, #248]	; (800fcac <atan+0x324>)
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	f7f0 fb6a 	bl	800028c <__adddf3>
 800fbb8:	4602      	mov	r2, r0
 800fbba:	460b      	mov	r3, r1
 800fbbc:	4630      	mov	r0, r6
 800fbbe:	4639      	mov	r1, r7
 800fbc0:	f7f0 fe44 	bl	800084c <__aeabi_ddiv>
 800fbc4:	f04f 0a02 	mov.w	sl, #2
 800fbc8:	4604      	mov	r4, r0
 800fbca:	460d      	mov	r5, r1
 800fbcc:	e743      	b.n	800fa56 <atan+0xce>
 800fbce:	462b      	mov	r3, r5
 800fbd0:	ee10 2a10 	vmov	r2, s0
 800fbd4:	4939      	ldr	r1, [pc, #228]	; (800fcbc <atan+0x334>)
 800fbd6:	2000      	movs	r0, #0
 800fbd8:	f7f0 fe38 	bl	800084c <__aeabi_ddiv>
 800fbdc:	f04f 0a03 	mov.w	sl, #3
 800fbe0:	4604      	mov	r4, r0
 800fbe2:	460d      	mov	r5, r1
 800fbe4:	e737      	b.n	800fa56 <atan+0xce>
 800fbe6:	4b36      	ldr	r3, [pc, #216]	; (800fcc0 <atan+0x338>)
 800fbe8:	4e36      	ldr	r6, [pc, #216]	; (800fcc4 <atan+0x33c>)
 800fbea:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fbee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbf2:	f7f0 fb49 	bl	8000288 <__aeabi_dsub>
 800fbf6:	4622      	mov	r2, r4
 800fbf8:	462b      	mov	r3, r5
 800fbfa:	f7f0 fb45 	bl	8000288 <__aeabi_dsub>
 800fbfe:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800fc02:	4602      	mov	r2, r0
 800fc04:	460b      	mov	r3, r1
 800fc06:	e9d6 0100 	ldrd	r0, r1, [r6]
 800fc0a:	f7f0 fb3d 	bl	8000288 <__aeabi_dsub>
 800fc0e:	f1bb 0f00 	cmp.w	fp, #0
 800fc12:	4604      	mov	r4, r0
 800fc14:	460d      	mov	r5, r1
 800fc16:	f6bf aed6 	bge.w	800f9c6 <atan+0x3e>
 800fc1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc1e:	461d      	mov	r5, r3
 800fc20:	e6d1      	b.n	800f9c6 <atan+0x3e>
 800fc22:	a51d      	add	r5, pc, #116	; (adr r5, 800fc98 <atan+0x310>)
 800fc24:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fc28:	e6cd      	b.n	800f9c6 <atan+0x3e>
 800fc2a:	bf00      	nop
 800fc2c:	f3af 8000 	nop.w
 800fc30:	54442d18 	.word	0x54442d18
 800fc34:	bff921fb 	.word	0xbff921fb
 800fc38:	8800759c 	.word	0x8800759c
 800fc3c:	7e37e43c 	.word	0x7e37e43c
 800fc40:	e322da11 	.word	0xe322da11
 800fc44:	3f90ad3a 	.word	0x3f90ad3a
 800fc48:	24760deb 	.word	0x24760deb
 800fc4c:	3fa97b4b 	.word	0x3fa97b4b
 800fc50:	a0d03d51 	.word	0xa0d03d51
 800fc54:	3fb10d66 	.word	0x3fb10d66
 800fc58:	c54c206e 	.word	0xc54c206e
 800fc5c:	3fb745cd 	.word	0x3fb745cd
 800fc60:	920083ff 	.word	0x920083ff
 800fc64:	3fc24924 	.word	0x3fc24924
 800fc68:	5555550d 	.word	0x5555550d
 800fc6c:	3fd55555 	.word	0x3fd55555
 800fc70:	2c6a6c2f 	.word	0x2c6a6c2f
 800fc74:	bfa2b444 	.word	0xbfa2b444
 800fc78:	52defd9a 	.word	0x52defd9a
 800fc7c:	3fadde2d 	.word	0x3fadde2d
 800fc80:	af749a6d 	.word	0xaf749a6d
 800fc84:	3fb3b0f2 	.word	0x3fb3b0f2
 800fc88:	fe231671 	.word	0xfe231671
 800fc8c:	3fbc71c6 	.word	0x3fbc71c6
 800fc90:	9998ebc4 	.word	0x9998ebc4
 800fc94:	3fc99999 	.word	0x3fc99999
 800fc98:	54442d18 	.word	0x54442d18
 800fc9c:	3ff921fb 	.word	0x3ff921fb
 800fca0:	440fffff 	.word	0x440fffff
 800fca4:	7ff00000 	.word	0x7ff00000
 800fca8:	3fdbffff 	.word	0x3fdbffff
 800fcac:	3ff00000 	.word	0x3ff00000
 800fcb0:	3ff2ffff 	.word	0x3ff2ffff
 800fcb4:	40038000 	.word	0x40038000
 800fcb8:	3ff80000 	.word	0x3ff80000
 800fcbc:	bff00000 	.word	0xbff00000
 800fcc0:	080113c8 	.word	0x080113c8
 800fcc4:	080113a8 	.word	0x080113a8

0800fcc8 <cos>:
 800fcc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fcca:	ec53 2b10 	vmov	r2, r3, d0
 800fcce:	4826      	ldr	r0, [pc, #152]	; (800fd68 <cos+0xa0>)
 800fcd0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fcd4:	4281      	cmp	r1, r0
 800fcd6:	dc06      	bgt.n	800fce6 <cos+0x1e>
 800fcd8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800fd60 <cos+0x98>
 800fcdc:	b005      	add	sp, #20
 800fcde:	f85d eb04 	ldr.w	lr, [sp], #4
 800fce2:	f000 b8a9 	b.w	800fe38 <__kernel_cos>
 800fce6:	4821      	ldr	r0, [pc, #132]	; (800fd6c <cos+0xa4>)
 800fce8:	4281      	cmp	r1, r0
 800fcea:	dd09      	ble.n	800fd00 <cos+0x38>
 800fcec:	ee10 0a10 	vmov	r0, s0
 800fcf0:	4619      	mov	r1, r3
 800fcf2:	f7f0 fac9 	bl	8000288 <__aeabi_dsub>
 800fcf6:	ec41 0b10 	vmov	d0, r0, r1
 800fcfa:	b005      	add	sp, #20
 800fcfc:	f85d fb04 	ldr.w	pc, [sp], #4
 800fd00:	4668      	mov	r0, sp
 800fd02:	f000 fa21 	bl	8010148 <__ieee754_rem_pio2>
 800fd06:	f000 0003 	and.w	r0, r0, #3
 800fd0a:	2801      	cmp	r0, #1
 800fd0c:	d00b      	beq.n	800fd26 <cos+0x5e>
 800fd0e:	2802      	cmp	r0, #2
 800fd10:	d016      	beq.n	800fd40 <cos+0x78>
 800fd12:	b9e0      	cbnz	r0, 800fd4e <cos+0x86>
 800fd14:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fd18:	ed9d 0b00 	vldr	d0, [sp]
 800fd1c:	f000 f88c 	bl	800fe38 <__kernel_cos>
 800fd20:	ec51 0b10 	vmov	r0, r1, d0
 800fd24:	e7e7      	b.n	800fcf6 <cos+0x2e>
 800fd26:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fd2a:	ed9d 0b00 	vldr	d0, [sp]
 800fd2e:	f000 f94b 	bl	800ffc8 <__kernel_sin>
 800fd32:	ec53 2b10 	vmov	r2, r3, d0
 800fd36:	ee10 0a10 	vmov	r0, s0
 800fd3a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800fd3e:	e7da      	b.n	800fcf6 <cos+0x2e>
 800fd40:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fd44:	ed9d 0b00 	vldr	d0, [sp]
 800fd48:	f000 f876 	bl	800fe38 <__kernel_cos>
 800fd4c:	e7f1      	b.n	800fd32 <cos+0x6a>
 800fd4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fd52:	ed9d 0b00 	vldr	d0, [sp]
 800fd56:	2001      	movs	r0, #1
 800fd58:	f000 f936 	bl	800ffc8 <__kernel_sin>
 800fd5c:	e7e0      	b.n	800fd20 <cos+0x58>
 800fd5e:	bf00      	nop
	...
 800fd68:	3fe921fb 	.word	0x3fe921fb
 800fd6c:	7fefffff 	.word	0x7fefffff

0800fd70 <fabs>:
 800fd70:	ec51 0b10 	vmov	r0, r1, d0
 800fd74:	ee10 2a10 	vmov	r2, s0
 800fd78:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fd7c:	ec43 2b10 	vmov	d0, r2, r3
 800fd80:	4770      	bx	lr
 800fd82:	0000      	movs	r0, r0
 800fd84:	0000      	movs	r0, r0
	...

0800fd88 <sin>:
 800fd88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fd8a:	ec53 2b10 	vmov	r2, r3, d0
 800fd8e:	4828      	ldr	r0, [pc, #160]	; (800fe30 <sin+0xa8>)
 800fd90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fd94:	4281      	cmp	r1, r0
 800fd96:	dc07      	bgt.n	800fda8 <sin+0x20>
 800fd98:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800fe28 <sin+0xa0>
 800fd9c:	2000      	movs	r0, #0
 800fd9e:	b005      	add	sp, #20
 800fda0:	f85d eb04 	ldr.w	lr, [sp], #4
 800fda4:	f000 b910 	b.w	800ffc8 <__kernel_sin>
 800fda8:	4822      	ldr	r0, [pc, #136]	; (800fe34 <sin+0xac>)
 800fdaa:	4281      	cmp	r1, r0
 800fdac:	dd09      	ble.n	800fdc2 <sin+0x3a>
 800fdae:	ee10 0a10 	vmov	r0, s0
 800fdb2:	4619      	mov	r1, r3
 800fdb4:	f7f0 fa68 	bl	8000288 <__aeabi_dsub>
 800fdb8:	ec41 0b10 	vmov	d0, r0, r1
 800fdbc:	b005      	add	sp, #20
 800fdbe:	f85d fb04 	ldr.w	pc, [sp], #4
 800fdc2:	4668      	mov	r0, sp
 800fdc4:	f000 f9c0 	bl	8010148 <__ieee754_rem_pio2>
 800fdc8:	f000 0003 	and.w	r0, r0, #3
 800fdcc:	2801      	cmp	r0, #1
 800fdce:	d00c      	beq.n	800fdea <sin+0x62>
 800fdd0:	2802      	cmp	r0, #2
 800fdd2:	d011      	beq.n	800fdf8 <sin+0x70>
 800fdd4:	b9f0      	cbnz	r0, 800fe14 <sin+0x8c>
 800fdd6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fdda:	ed9d 0b00 	vldr	d0, [sp]
 800fdde:	2001      	movs	r0, #1
 800fde0:	f000 f8f2 	bl	800ffc8 <__kernel_sin>
 800fde4:	ec51 0b10 	vmov	r0, r1, d0
 800fde8:	e7e6      	b.n	800fdb8 <sin+0x30>
 800fdea:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fdee:	ed9d 0b00 	vldr	d0, [sp]
 800fdf2:	f000 f821 	bl	800fe38 <__kernel_cos>
 800fdf6:	e7f5      	b.n	800fde4 <sin+0x5c>
 800fdf8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fdfc:	ed9d 0b00 	vldr	d0, [sp]
 800fe00:	2001      	movs	r0, #1
 800fe02:	f000 f8e1 	bl	800ffc8 <__kernel_sin>
 800fe06:	ec53 2b10 	vmov	r2, r3, d0
 800fe0a:	ee10 0a10 	vmov	r0, s0
 800fe0e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800fe12:	e7d1      	b.n	800fdb8 <sin+0x30>
 800fe14:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fe18:	ed9d 0b00 	vldr	d0, [sp]
 800fe1c:	f000 f80c 	bl	800fe38 <__kernel_cos>
 800fe20:	e7f1      	b.n	800fe06 <sin+0x7e>
 800fe22:	bf00      	nop
 800fe24:	f3af 8000 	nop.w
	...
 800fe30:	3fe921fb 	.word	0x3fe921fb
 800fe34:	7fefffff 	.word	0x7fefffff

0800fe38 <__kernel_cos>:
 800fe38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe3c:	ec57 6b10 	vmov	r6, r7, d0
 800fe40:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800fe44:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800fe48:	ed8d 1b00 	vstr	d1, [sp]
 800fe4c:	da07      	bge.n	800fe5e <__kernel_cos+0x26>
 800fe4e:	ee10 0a10 	vmov	r0, s0
 800fe52:	4639      	mov	r1, r7
 800fe54:	f7f0 fe80 	bl	8000b58 <__aeabi_d2iz>
 800fe58:	2800      	cmp	r0, #0
 800fe5a:	f000 8088 	beq.w	800ff6e <__kernel_cos+0x136>
 800fe5e:	4632      	mov	r2, r6
 800fe60:	463b      	mov	r3, r7
 800fe62:	4630      	mov	r0, r6
 800fe64:	4639      	mov	r1, r7
 800fe66:	f7f0 fbc7 	bl	80005f8 <__aeabi_dmul>
 800fe6a:	4b51      	ldr	r3, [pc, #324]	; (800ffb0 <__kernel_cos+0x178>)
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	4604      	mov	r4, r0
 800fe70:	460d      	mov	r5, r1
 800fe72:	f7f0 fbc1 	bl	80005f8 <__aeabi_dmul>
 800fe76:	a340      	add	r3, pc, #256	; (adr r3, 800ff78 <__kernel_cos+0x140>)
 800fe78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe7c:	4682      	mov	sl, r0
 800fe7e:	468b      	mov	fp, r1
 800fe80:	4620      	mov	r0, r4
 800fe82:	4629      	mov	r1, r5
 800fe84:	f7f0 fbb8 	bl	80005f8 <__aeabi_dmul>
 800fe88:	a33d      	add	r3, pc, #244	; (adr r3, 800ff80 <__kernel_cos+0x148>)
 800fe8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe8e:	f7f0 f9fd 	bl	800028c <__adddf3>
 800fe92:	4622      	mov	r2, r4
 800fe94:	462b      	mov	r3, r5
 800fe96:	f7f0 fbaf 	bl	80005f8 <__aeabi_dmul>
 800fe9a:	a33b      	add	r3, pc, #236	; (adr r3, 800ff88 <__kernel_cos+0x150>)
 800fe9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fea0:	f7f0 f9f2 	bl	8000288 <__aeabi_dsub>
 800fea4:	4622      	mov	r2, r4
 800fea6:	462b      	mov	r3, r5
 800fea8:	f7f0 fba6 	bl	80005f8 <__aeabi_dmul>
 800feac:	a338      	add	r3, pc, #224	; (adr r3, 800ff90 <__kernel_cos+0x158>)
 800feae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feb2:	f7f0 f9eb 	bl	800028c <__adddf3>
 800feb6:	4622      	mov	r2, r4
 800feb8:	462b      	mov	r3, r5
 800feba:	f7f0 fb9d 	bl	80005f8 <__aeabi_dmul>
 800febe:	a336      	add	r3, pc, #216	; (adr r3, 800ff98 <__kernel_cos+0x160>)
 800fec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fec4:	f7f0 f9e0 	bl	8000288 <__aeabi_dsub>
 800fec8:	4622      	mov	r2, r4
 800feca:	462b      	mov	r3, r5
 800fecc:	f7f0 fb94 	bl	80005f8 <__aeabi_dmul>
 800fed0:	a333      	add	r3, pc, #204	; (adr r3, 800ffa0 <__kernel_cos+0x168>)
 800fed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fed6:	f7f0 f9d9 	bl	800028c <__adddf3>
 800feda:	4622      	mov	r2, r4
 800fedc:	462b      	mov	r3, r5
 800fede:	f7f0 fb8b 	bl	80005f8 <__aeabi_dmul>
 800fee2:	4622      	mov	r2, r4
 800fee4:	462b      	mov	r3, r5
 800fee6:	f7f0 fb87 	bl	80005f8 <__aeabi_dmul>
 800feea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800feee:	4604      	mov	r4, r0
 800fef0:	460d      	mov	r5, r1
 800fef2:	4630      	mov	r0, r6
 800fef4:	4639      	mov	r1, r7
 800fef6:	f7f0 fb7f 	bl	80005f8 <__aeabi_dmul>
 800fefa:	460b      	mov	r3, r1
 800fefc:	4602      	mov	r2, r0
 800fefe:	4629      	mov	r1, r5
 800ff00:	4620      	mov	r0, r4
 800ff02:	f7f0 f9c1 	bl	8000288 <__aeabi_dsub>
 800ff06:	4b2b      	ldr	r3, [pc, #172]	; (800ffb4 <__kernel_cos+0x17c>)
 800ff08:	4598      	cmp	r8, r3
 800ff0a:	4606      	mov	r6, r0
 800ff0c:	460f      	mov	r7, r1
 800ff0e:	dc10      	bgt.n	800ff32 <__kernel_cos+0xfa>
 800ff10:	4602      	mov	r2, r0
 800ff12:	460b      	mov	r3, r1
 800ff14:	4650      	mov	r0, sl
 800ff16:	4659      	mov	r1, fp
 800ff18:	f7f0 f9b6 	bl	8000288 <__aeabi_dsub>
 800ff1c:	460b      	mov	r3, r1
 800ff1e:	4926      	ldr	r1, [pc, #152]	; (800ffb8 <__kernel_cos+0x180>)
 800ff20:	4602      	mov	r2, r0
 800ff22:	2000      	movs	r0, #0
 800ff24:	f7f0 f9b0 	bl	8000288 <__aeabi_dsub>
 800ff28:	ec41 0b10 	vmov	d0, r0, r1
 800ff2c:	b003      	add	sp, #12
 800ff2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff32:	4b22      	ldr	r3, [pc, #136]	; (800ffbc <__kernel_cos+0x184>)
 800ff34:	4920      	ldr	r1, [pc, #128]	; (800ffb8 <__kernel_cos+0x180>)
 800ff36:	4598      	cmp	r8, r3
 800ff38:	bfcc      	ite	gt
 800ff3a:	4d21      	ldrgt	r5, [pc, #132]	; (800ffc0 <__kernel_cos+0x188>)
 800ff3c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800ff40:	2400      	movs	r4, #0
 800ff42:	4622      	mov	r2, r4
 800ff44:	462b      	mov	r3, r5
 800ff46:	2000      	movs	r0, #0
 800ff48:	f7f0 f99e 	bl	8000288 <__aeabi_dsub>
 800ff4c:	4622      	mov	r2, r4
 800ff4e:	4680      	mov	r8, r0
 800ff50:	4689      	mov	r9, r1
 800ff52:	462b      	mov	r3, r5
 800ff54:	4650      	mov	r0, sl
 800ff56:	4659      	mov	r1, fp
 800ff58:	f7f0 f996 	bl	8000288 <__aeabi_dsub>
 800ff5c:	4632      	mov	r2, r6
 800ff5e:	463b      	mov	r3, r7
 800ff60:	f7f0 f992 	bl	8000288 <__aeabi_dsub>
 800ff64:	4602      	mov	r2, r0
 800ff66:	460b      	mov	r3, r1
 800ff68:	4640      	mov	r0, r8
 800ff6a:	4649      	mov	r1, r9
 800ff6c:	e7da      	b.n	800ff24 <__kernel_cos+0xec>
 800ff6e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800ffa8 <__kernel_cos+0x170>
 800ff72:	e7db      	b.n	800ff2c <__kernel_cos+0xf4>
 800ff74:	f3af 8000 	nop.w
 800ff78:	be8838d4 	.word	0xbe8838d4
 800ff7c:	bda8fae9 	.word	0xbda8fae9
 800ff80:	bdb4b1c4 	.word	0xbdb4b1c4
 800ff84:	3e21ee9e 	.word	0x3e21ee9e
 800ff88:	809c52ad 	.word	0x809c52ad
 800ff8c:	3e927e4f 	.word	0x3e927e4f
 800ff90:	19cb1590 	.word	0x19cb1590
 800ff94:	3efa01a0 	.word	0x3efa01a0
 800ff98:	16c15177 	.word	0x16c15177
 800ff9c:	3f56c16c 	.word	0x3f56c16c
 800ffa0:	5555554c 	.word	0x5555554c
 800ffa4:	3fa55555 	.word	0x3fa55555
 800ffa8:	00000000 	.word	0x00000000
 800ffac:	3ff00000 	.word	0x3ff00000
 800ffb0:	3fe00000 	.word	0x3fe00000
 800ffb4:	3fd33332 	.word	0x3fd33332
 800ffb8:	3ff00000 	.word	0x3ff00000
 800ffbc:	3fe90000 	.word	0x3fe90000
 800ffc0:	3fd20000 	.word	0x3fd20000
 800ffc4:	00000000 	.word	0x00000000

0800ffc8 <__kernel_sin>:
 800ffc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffcc:	ed2d 8b04 	vpush	{d8-d9}
 800ffd0:	eeb0 8a41 	vmov.f32	s16, s2
 800ffd4:	eef0 8a61 	vmov.f32	s17, s3
 800ffd8:	ec55 4b10 	vmov	r4, r5, d0
 800ffdc:	b083      	sub	sp, #12
 800ffde:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ffe2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800ffe6:	9001      	str	r0, [sp, #4]
 800ffe8:	da06      	bge.n	800fff8 <__kernel_sin+0x30>
 800ffea:	ee10 0a10 	vmov	r0, s0
 800ffee:	4629      	mov	r1, r5
 800fff0:	f7f0 fdb2 	bl	8000b58 <__aeabi_d2iz>
 800fff4:	2800      	cmp	r0, #0
 800fff6:	d051      	beq.n	801009c <__kernel_sin+0xd4>
 800fff8:	4622      	mov	r2, r4
 800fffa:	462b      	mov	r3, r5
 800fffc:	4620      	mov	r0, r4
 800fffe:	4629      	mov	r1, r5
 8010000:	f7f0 fafa 	bl	80005f8 <__aeabi_dmul>
 8010004:	4682      	mov	sl, r0
 8010006:	468b      	mov	fp, r1
 8010008:	4602      	mov	r2, r0
 801000a:	460b      	mov	r3, r1
 801000c:	4620      	mov	r0, r4
 801000e:	4629      	mov	r1, r5
 8010010:	f7f0 faf2 	bl	80005f8 <__aeabi_dmul>
 8010014:	a341      	add	r3, pc, #260	; (adr r3, 801011c <__kernel_sin+0x154>)
 8010016:	e9d3 2300 	ldrd	r2, r3, [r3]
 801001a:	4680      	mov	r8, r0
 801001c:	4689      	mov	r9, r1
 801001e:	4650      	mov	r0, sl
 8010020:	4659      	mov	r1, fp
 8010022:	f7f0 fae9 	bl	80005f8 <__aeabi_dmul>
 8010026:	a33f      	add	r3, pc, #252	; (adr r3, 8010124 <__kernel_sin+0x15c>)
 8010028:	e9d3 2300 	ldrd	r2, r3, [r3]
 801002c:	f7f0 f92c 	bl	8000288 <__aeabi_dsub>
 8010030:	4652      	mov	r2, sl
 8010032:	465b      	mov	r3, fp
 8010034:	f7f0 fae0 	bl	80005f8 <__aeabi_dmul>
 8010038:	a33c      	add	r3, pc, #240	; (adr r3, 801012c <__kernel_sin+0x164>)
 801003a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801003e:	f7f0 f925 	bl	800028c <__adddf3>
 8010042:	4652      	mov	r2, sl
 8010044:	465b      	mov	r3, fp
 8010046:	f7f0 fad7 	bl	80005f8 <__aeabi_dmul>
 801004a:	a33a      	add	r3, pc, #232	; (adr r3, 8010134 <__kernel_sin+0x16c>)
 801004c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010050:	f7f0 f91a 	bl	8000288 <__aeabi_dsub>
 8010054:	4652      	mov	r2, sl
 8010056:	465b      	mov	r3, fp
 8010058:	f7f0 face 	bl	80005f8 <__aeabi_dmul>
 801005c:	a337      	add	r3, pc, #220	; (adr r3, 801013c <__kernel_sin+0x174>)
 801005e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010062:	f7f0 f913 	bl	800028c <__adddf3>
 8010066:	9b01      	ldr	r3, [sp, #4]
 8010068:	4606      	mov	r6, r0
 801006a:	460f      	mov	r7, r1
 801006c:	b9eb      	cbnz	r3, 80100aa <__kernel_sin+0xe2>
 801006e:	4602      	mov	r2, r0
 8010070:	460b      	mov	r3, r1
 8010072:	4650      	mov	r0, sl
 8010074:	4659      	mov	r1, fp
 8010076:	f7f0 fabf 	bl	80005f8 <__aeabi_dmul>
 801007a:	a325      	add	r3, pc, #148	; (adr r3, 8010110 <__kernel_sin+0x148>)
 801007c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010080:	f7f0 f902 	bl	8000288 <__aeabi_dsub>
 8010084:	4642      	mov	r2, r8
 8010086:	464b      	mov	r3, r9
 8010088:	f7f0 fab6 	bl	80005f8 <__aeabi_dmul>
 801008c:	4602      	mov	r2, r0
 801008e:	460b      	mov	r3, r1
 8010090:	4620      	mov	r0, r4
 8010092:	4629      	mov	r1, r5
 8010094:	f7f0 f8fa 	bl	800028c <__adddf3>
 8010098:	4604      	mov	r4, r0
 801009a:	460d      	mov	r5, r1
 801009c:	ec45 4b10 	vmov	d0, r4, r5
 80100a0:	b003      	add	sp, #12
 80100a2:	ecbd 8b04 	vpop	{d8-d9}
 80100a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100aa:	4b1b      	ldr	r3, [pc, #108]	; (8010118 <__kernel_sin+0x150>)
 80100ac:	ec51 0b18 	vmov	r0, r1, d8
 80100b0:	2200      	movs	r2, #0
 80100b2:	f7f0 faa1 	bl	80005f8 <__aeabi_dmul>
 80100b6:	4632      	mov	r2, r6
 80100b8:	ec41 0b19 	vmov	d9, r0, r1
 80100bc:	463b      	mov	r3, r7
 80100be:	4640      	mov	r0, r8
 80100c0:	4649      	mov	r1, r9
 80100c2:	f7f0 fa99 	bl	80005f8 <__aeabi_dmul>
 80100c6:	4602      	mov	r2, r0
 80100c8:	460b      	mov	r3, r1
 80100ca:	ec51 0b19 	vmov	r0, r1, d9
 80100ce:	f7f0 f8db 	bl	8000288 <__aeabi_dsub>
 80100d2:	4652      	mov	r2, sl
 80100d4:	465b      	mov	r3, fp
 80100d6:	f7f0 fa8f 	bl	80005f8 <__aeabi_dmul>
 80100da:	ec53 2b18 	vmov	r2, r3, d8
 80100de:	f7f0 f8d3 	bl	8000288 <__aeabi_dsub>
 80100e2:	a30b      	add	r3, pc, #44	; (adr r3, 8010110 <__kernel_sin+0x148>)
 80100e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100e8:	4606      	mov	r6, r0
 80100ea:	460f      	mov	r7, r1
 80100ec:	4640      	mov	r0, r8
 80100ee:	4649      	mov	r1, r9
 80100f0:	f7f0 fa82 	bl	80005f8 <__aeabi_dmul>
 80100f4:	4602      	mov	r2, r0
 80100f6:	460b      	mov	r3, r1
 80100f8:	4630      	mov	r0, r6
 80100fa:	4639      	mov	r1, r7
 80100fc:	f7f0 f8c6 	bl	800028c <__adddf3>
 8010100:	4602      	mov	r2, r0
 8010102:	460b      	mov	r3, r1
 8010104:	4620      	mov	r0, r4
 8010106:	4629      	mov	r1, r5
 8010108:	f7f0 f8be 	bl	8000288 <__aeabi_dsub>
 801010c:	e7c4      	b.n	8010098 <__kernel_sin+0xd0>
 801010e:	bf00      	nop
 8010110:	55555549 	.word	0x55555549
 8010114:	3fc55555 	.word	0x3fc55555
 8010118:	3fe00000 	.word	0x3fe00000
 801011c:	5acfd57c 	.word	0x5acfd57c
 8010120:	3de5d93a 	.word	0x3de5d93a
 8010124:	8a2b9ceb 	.word	0x8a2b9ceb
 8010128:	3e5ae5e6 	.word	0x3e5ae5e6
 801012c:	57b1fe7d 	.word	0x57b1fe7d
 8010130:	3ec71de3 	.word	0x3ec71de3
 8010134:	19c161d5 	.word	0x19c161d5
 8010138:	3f2a01a0 	.word	0x3f2a01a0
 801013c:	1110f8a6 	.word	0x1110f8a6
 8010140:	3f811111 	.word	0x3f811111
 8010144:	00000000 	.word	0x00000000

08010148 <__ieee754_rem_pio2>:
 8010148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801014c:	ed2d 8b02 	vpush	{d8}
 8010150:	ec55 4b10 	vmov	r4, r5, d0
 8010154:	4bca      	ldr	r3, [pc, #808]	; (8010480 <__ieee754_rem_pio2+0x338>)
 8010156:	b08b      	sub	sp, #44	; 0x2c
 8010158:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 801015c:	4598      	cmp	r8, r3
 801015e:	4682      	mov	sl, r0
 8010160:	9502      	str	r5, [sp, #8]
 8010162:	dc08      	bgt.n	8010176 <__ieee754_rem_pio2+0x2e>
 8010164:	2200      	movs	r2, #0
 8010166:	2300      	movs	r3, #0
 8010168:	ed80 0b00 	vstr	d0, [r0]
 801016c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010170:	f04f 0b00 	mov.w	fp, #0
 8010174:	e028      	b.n	80101c8 <__ieee754_rem_pio2+0x80>
 8010176:	4bc3      	ldr	r3, [pc, #780]	; (8010484 <__ieee754_rem_pio2+0x33c>)
 8010178:	4598      	cmp	r8, r3
 801017a:	dc78      	bgt.n	801026e <__ieee754_rem_pio2+0x126>
 801017c:	9b02      	ldr	r3, [sp, #8]
 801017e:	4ec2      	ldr	r6, [pc, #776]	; (8010488 <__ieee754_rem_pio2+0x340>)
 8010180:	2b00      	cmp	r3, #0
 8010182:	ee10 0a10 	vmov	r0, s0
 8010186:	a3b0      	add	r3, pc, #704	; (adr r3, 8010448 <__ieee754_rem_pio2+0x300>)
 8010188:	e9d3 2300 	ldrd	r2, r3, [r3]
 801018c:	4629      	mov	r1, r5
 801018e:	dd39      	ble.n	8010204 <__ieee754_rem_pio2+0xbc>
 8010190:	f7f0 f87a 	bl	8000288 <__aeabi_dsub>
 8010194:	45b0      	cmp	r8, r6
 8010196:	4604      	mov	r4, r0
 8010198:	460d      	mov	r5, r1
 801019a:	d01b      	beq.n	80101d4 <__ieee754_rem_pio2+0x8c>
 801019c:	a3ac      	add	r3, pc, #688	; (adr r3, 8010450 <__ieee754_rem_pio2+0x308>)
 801019e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101a2:	f7f0 f871 	bl	8000288 <__aeabi_dsub>
 80101a6:	4602      	mov	r2, r0
 80101a8:	460b      	mov	r3, r1
 80101aa:	e9ca 2300 	strd	r2, r3, [sl]
 80101ae:	4620      	mov	r0, r4
 80101b0:	4629      	mov	r1, r5
 80101b2:	f7f0 f869 	bl	8000288 <__aeabi_dsub>
 80101b6:	a3a6      	add	r3, pc, #664	; (adr r3, 8010450 <__ieee754_rem_pio2+0x308>)
 80101b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101bc:	f7f0 f864 	bl	8000288 <__aeabi_dsub>
 80101c0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80101c4:	f04f 0b01 	mov.w	fp, #1
 80101c8:	4658      	mov	r0, fp
 80101ca:	b00b      	add	sp, #44	; 0x2c
 80101cc:	ecbd 8b02 	vpop	{d8}
 80101d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101d4:	a3a0      	add	r3, pc, #640	; (adr r3, 8010458 <__ieee754_rem_pio2+0x310>)
 80101d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101da:	f7f0 f855 	bl	8000288 <__aeabi_dsub>
 80101de:	a3a0      	add	r3, pc, #640	; (adr r3, 8010460 <__ieee754_rem_pio2+0x318>)
 80101e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101e4:	4604      	mov	r4, r0
 80101e6:	460d      	mov	r5, r1
 80101e8:	f7f0 f84e 	bl	8000288 <__aeabi_dsub>
 80101ec:	4602      	mov	r2, r0
 80101ee:	460b      	mov	r3, r1
 80101f0:	e9ca 2300 	strd	r2, r3, [sl]
 80101f4:	4620      	mov	r0, r4
 80101f6:	4629      	mov	r1, r5
 80101f8:	f7f0 f846 	bl	8000288 <__aeabi_dsub>
 80101fc:	a398      	add	r3, pc, #608	; (adr r3, 8010460 <__ieee754_rem_pio2+0x318>)
 80101fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010202:	e7db      	b.n	80101bc <__ieee754_rem_pio2+0x74>
 8010204:	f7f0 f842 	bl	800028c <__adddf3>
 8010208:	45b0      	cmp	r8, r6
 801020a:	4604      	mov	r4, r0
 801020c:	460d      	mov	r5, r1
 801020e:	d016      	beq.n	801023e <__ieee754_rem_pio2+0xf6>
 8010210:	a38f      	add	r3, pc, #572	; (adr r3, 8010450 <__ieee754_rem_pio2+0x308>)
 8010212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010216:	f7f0 f839 	bl	800028c <__adddf3>
 801021a:	4602      	mov	r2, r0
 801021c:	460b      	mov	r3, r1
 801021e:	e9ca 2300 	strd	r2, r3, [sl]
 8010222:	4620      	mov	r0, r4
 8010224:	4629      	mov	r1, r5
 8010226:	f7f0 f82f 	bl	8000288 <__aeabi_dsub>
 801022a:	a389      	add	r3, pc, #548	; (adr r3, 8010450 <__ieee754_rem_pio2+0x308>)
 801022c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010230:	f7f0 f82c 	bl	800028c <__adddf3>
 8010234:	f04f 3bff 	mov.w	fp, #4294967295
 8010238:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801023c:	e7c4      	b.n	80101c8 <__ieee754_rem_pio2+0x80>
 801023e:	a386      	add	r3, pc, #536	; (adr r3, 8010458 <__ieee754_rem_pio2+0x310>)
 8010240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010244:	f7f0 f822 	bl	800028c <__adddf3>
 8010248:	a385      	add	r3, pc, #532	; (adr r3, 8010460 <__ieee754_rem_pio2+0x318>)
 801024a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801024e:	4604      	mov	r4, r0
 8010250:	460d      	mov	r5, r1
 8010252:	f7f0 f81b 	bl	800028c <__adddf3>
 8010256:	4602      	mov	r2, r0
 8010258:	460b      	mov	r3, r1
 801025a:	e9ca 2300 	strd	r2, r3, [sl]
 801025e:	4620      	mov	r0, r4
 8010260:	4629      	mov	r1, r5
 8010262:	f7f0 f811 	bl	8000288 <__aeabi_dsub>
 8010266:	a37e      	add	r3, pc, #504	; (adr r3, 8010460 <__ieee754_rem_pio2+0x318>)
 8010268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801026c:	e7e0      	b.n	8010230 <__ieee754_rem_pio2+0xe8>
 801026e:	4b87      	ldr	r3, [pc, #540]	; (801048c <__ieee754_rem_pio2+0x344>)
 8010270:	4598      	cmp	r8, r3
 8010272:	f300 80d8 	bgt.w	8010426 <__ieee754_rem_pio2+0x2de>
 8010276:	f7ff fd7b 	bl	800fd70 <fabs>
 801027a:	ec55 4b10 	vmov	r4, r5, d0
 801027e:	ee10 0a10 	vmov	r0, s0
 8010282:	a379      	add	r3, pc, #484	; (adr r3, 8010468 <__ieee754_rem_pio2+0x320>)
 8010284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010288:	4629      	mov	r1, r5
 801028a:	f7f0 f9b5 	bl	80005f8 <__aeabi_dmul>
 801028e:	4b80      	ldr	r3, [pc, #512]	; (8010490 <__ieee754_rem_pio2+0x348>)
 8010290:	2200      	movs	r2, #0
 8010292:	f7ef fffb 	bl	800028c <__adddf3>
 8010296:	f7f0 fc5f 	bl	8000b58 <__aeabi_d2iz>
 801029a:	4683      	mov	fp, r0
 801029c:	f7f0 f942 	bl	8000524 <__aeabi_i2d>
 80102a0:	4602      	mov	r2, r0
 80102a2:	460b      	mov	r3, r1
 80102a4:	ec43 2b18 	vmov	d8, r2, r3
 80102a8:	a367      	add	r3, pc, #412	; (adr r3, 8010448 <__ieee754_rem_pio2+0x300>)
 80102aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102ae:	f7f0 f9a3 	bl	80005f8 <__aeabi_dmul>
 80102b2:	4602      	mov	r2, r0
 80102b4:	460b      	mov	r3, r1
 80102b6:	4620      	mov	r0, r4
 80102b8:	4629      	mov	r1, r5
 80102ba:	f7ef ffe5 	bl	8000288 <__aeabi_dsub>
 80102be:	a364      	add	r3, pc, #400	; (adr r3, 8010450 <__ieee754_rem_pio2+0x308>)
 80102c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102c4:	4606      	mov	r6, r0
 80102c6:	460f      	mov	r7, r1
 80102c8:	ec51 0b18 	vmov	r0, r1, d8
 80102cc:	f7f0 f994 	bl	80005f8 <__aeabi_dmul>
 80102d0:	f1bb 0f1f 	cmp.w	fp, #31
 80102d4:	4604      	mov	r4, r0
 80102d6:	460d      	mov	r5, r1
 80102d8:	dc0d      	bgt.n	80102f6 <__ieee754_rem_pio2+0x1ae>
 80102da:	4b6e      	ldr	r3, [pc, #440]	; (8010494 <__ieee754_rem_pio2+0x34c>)
 80102dc:	f10b 32ff 	add.w	r2, fp, #4294967295
 80102e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80102e4:	4543      	cmp	r3, r8
 80102e6:	d006      	beq.n	80102f6 <__ieee754_rem_pio2+0x1ae>
 80102e8:	4622      	mov	r2, r4
 80102ea:	462b      	mov	r3, r5
 80102ec:	4630      	mov	r0, r6
 80102ee:	4639      	mov	r1, r7
 80102f0:	f7ef ffca 	bl	8000288 <__aeabi_dsub>
 80102f4:	e00e      	b.n	8010314 <__ieee754_rem_pio2+0x1cc>
 80102f6:	462b      	mov	r3, r5
 80102f8:	4622      	mov	r2, r4
 80102fa:	4630      	mov	r0, r6
 80102fc:	4639      	mov	r1, r7
 80102fe:	f7ef ffc3 	bl	8000288 <__aeabi_dsub>
 8010302:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010306:	9303      	str	r3, [sp, #12]
 8010308:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801030c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8010310:	2b10      	cmp	r3, #16
 8010312:	dc02      	bgt.n	801031a <__ieee754_rem_pio2+0x1d2>
 8010314:	e9ca 0100 	strd	r0, r1, [sl]
 8010318:	e039      	b.n	801038e <__ieee754_rem_pio2+0x246>
 801031a:	a34f      	add	r3, pc, #316	; (adr r3, 8010458 <__ieee754_rem_pio2+0x310>)
 801031c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010320:	ec51 0b18 	vmov	r0, r1, d8
 8010324:	f7f0 f968 	bl	80005f8 <__aeabi_dmul>
 8010328:	4604      	mov	r4, r0
 801032a:	460d      	mov	r5, r1
 801032c:	4602      	mov	r2, r0
 801032e:	460b      	mov	r3, r1
 8010330:	4630      	mov	r0, r6
 8010332:	4639      	mov	r1, r7
 8010334:	f7ef ffa8 	bl	8000288 <__aeabi_dsub>
 8010338:	4602      	mov	r2, r0
 801033a:	460b      	mov	r3, r1
 801033c:	4680      	mov	r8, r0
 801033e:	4689      	mov	r9, r1
 8010340:	4630      	mov	r0, r6
 8010342:	4639      	mov	r1, r7
 8010344:	f7ef ffa0 	bl	8000288 <__aeabi_dsub>
 8010348:	4622      	mov	r2, r4
 801034a:	462b      	mov	r3, r5
 801034c:	f7ef ff9c 	bl	8000288 <__aeabi_dsub>
 8010350:	a343      	add	r3, pc, #268	; (adr r3, 8010460 <__ieee754_rem_pio2+0x318>)
 8010352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010356:	4604      	mov	r4, r0
 8010358:	460d      	mov	r5, r1
 801035a:	ec51 0b18 	vmov	r0, r1, d8
 801035e:	f7f0 f94b 	bl	80005f8 <__aeabi_dmul>
 8010362:	4622      	mov	r2, r4
 8010364:	462b      	mov	r3, r5
 8010366:	f7ef ff8f 	bl	8000288 <__aeabi_dsub>
 801036a:	4602      	mov	r2, r0
 801036c:	460b      	mov	r3, r1
 801036e:	4604      	mov	r4, r0
 8010370:	460d      	mov	r5, r1
 8010372:	4640      	mov	r0, r8
 8010374:	4649      	mov	r1, r9
 8010376:	f7ef ff87 	bl	8000288 <__aeabi_dsub>
 801037a:	9a03      	ldr	r2, [sp, #12]
 801037c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010380:	1ad3      	subs	r3, r2, r3
 8010382:	2b31      	cmp	r3, #49	; 0x31
 8010384:	dc24      	bgt.n	80103d0 <__ieee754_rem_pio2+0x288>
 8010386:	e9ca 0100 	strd	r0, r1, [sl]
 801038a:	4646      	mov	r6, r8
 801038c:	464f      	mov	r7, r9
 801038e:	e9da 8900 	ldrd	r8, r9, [sl]
 8010392:	4630      	mov	r0, r6
 8010394:	4642      	mov	r2, r8
 8010396:	464b      	mov	r3, r9
 8010398:	4639      	mov	r1, r7
 801039a:	f7ef ff75 	bl	8000288 <__aeabi_dsub>
 801039e:	462b      	mov	r3, r5
 80103a0:	4622      	mov	r2, r4
 80103a2:	f7ef ff71 	bl	8000288 <__aeabi_dsub>
 80103a6:	9b02      	ldr	r3, [sp, #8]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80103ae:	f6bf af0b 	bge.w	80101c8 <__ieee754_rem_pio2+0x80>
 80103b2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80103b6:	f8ca 3004 	str.w	r3, [sl, #4]
 80103ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80103be:	f8ca 8000 	str.w	r8, [sl]
 80103c2:	f8ca 0008 	str.w	r0, [sl, #8]
 80103c6:	f8ca 300c 	str.w	r3, [sl, #12]
 80103ca:	f1cb 0b00 	rsb	fp, fp, #0
 80103ce:	e6fb      	b.n	80101c8 <__ieee754_rem_pio2+0x80>
 80103d0:	a327      	add	r3, pc, #156	; (adr r3, 8010470 <__ieee754_rem_pio2+0x328>)
 80103d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103d6:	ec51 0b18 	vmov	r0, r1, d8
 80103da:	f7f0 f90d 	bl	80005f8 <__aeabi_dmul>
 80103de:	4604      	mov	r4, r0
 80103e0:	460d      	mov	r5, r1
 80103e2:	4602      	mov	r2, r0
 80103e4:	460b      	mov	r3, r1
 80103e6:	4640      	mov	r0, r8
 80103e8:	4649      	mov	r1, r9
 80103ea:	f7ef ff4d 	bl	8000288 <__aeabi_dsub>
 80103ee:	4602      	mov	r2, r0
 80103f0:	460b      	mov	r3, r1
 80103f2:	4606      	mov	r6, r0
 80103f4:	460f      	mov	r7, r1
 80103f6:	4640      	mov	r0, r8
 80103f8:	4649      	mov	r1, r9
 80103fa:	f7ef ff45 	bl	8000288 <__aeabi_dsub>
 80103fe:	4622      	mov	r2, r4
 8010400:	462b      	mov	r3, r5
 8010402:	f7ef ff41 	bl	8000288 <__aeabi_dsub>
 8010406:	a31c      	add	r3, pc, #112	; (adr r3, 8010478 <__ieee754_rem_pio2+0x330>)
 8010408:	e9d3 2300 	ldrd	r2, r3, [r3]
 801040c:	4604      	mov	r4, r0
 801040e:	460d      	mov	r5, r1
 8010410:	ec51 0b18 	vmov	r0, r1, d8
 8010414:	f7f0 f8f0 	bl	80005f8 <__aeabi_dmul>
 8010418:	4622      	mov	r2, r4
 801041a:	462b      	mov	r3, r5
 801041c:	f7ef ff34 	bl	8000288 <__aeabi_dsub>
 8010420:	4604      	mov	r4, r0
 8010422:	460d      	mov	r5, r1
 8010424:	e760      	b.n	80102e8 <__ieee754_rem_pio2+0x1a0>
 8010426:	4b1c      	ldr	r3, [pc, #112]	; (8010498 <__ieee754_rem_pio2+0x350>)
 8010428:	4598      	cmp	r8, r3
 801042a:	dd37      	ble.n	801049c <__ieee754_rem_pio2+0x354>
 801042c:	ee10 2a10 	vmov	r2, s0
 8010430:	462b      	mov	r3, r5
 8010432:	4620      	mov	r0, r4
 8010434:	4629      	mov	r1, r5
 8010436:	f7ef ff27 	bl	8000288 <__aeabi_dsub>
 801043a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801043e:	e9ca 0100 	strd	r0, r1, [sl]
 8010442:	e695      	b.n	8010170 <__ieee754_rem_pio2+0x28>
 8010444:	f3af 8000 	nop.w
 8010448:	54400000 	.word	0x54400000
 801044c:	3ff921fb 	.word	0x3ff921fb
 8010450:	1a626331 	.word	0x1a626331
 8010454:	3dd0b461 	.word	0x3dd0b461
 8010458:	1a600000 	.word	0x1a600000
 801045c:	3dd0b461 	.word	0x3dd0b461
 8010460:	2e037073 	.word	0x2e037073
 8010464:	3ba3198a 	.word	0x3ba3198a
 8010468:	6dc9c883 	.word	0x6dc9c883
 801046c:	3fe45f30 	.word	0x3fe45f30
 8010470:	2e000000 	.word	0x2e000000
 8010474:	3ba3198a 	.word	0x3ba3198a
 8010478:	252049c1 	.word	0x252049c1
 801047c:	397b839a 	.word	0x397b839a
 8010480:	3fe921fb 	.word	0x3fe921fb
 8010484:	4002d97b 	.word	0x4002d97b
 8010488:	3ff921fb 	.word	0x3ff921fb
 801048c:	413921fb 	.word	0x413921fb
 8010490:	3fe00000 	.word	0x3fe00000
 8010494:	080113e8 	.word	0x080113e8
 8010498:	7fefffff 	.word	0x7fefffff
 801049c:	ea4f 5628 	mov.w	r6, r8, asr #20
 80104a0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 80104a4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 80104a8:	4620      	mov	r0, r4
 80104aa:	460d      	mov	r5, r1
 80104ac:	f7f0 fb54 	bl	8000b58 <__aeabi_d2iz>
 80104b0:	f7f0 f838 	bl	8000524 <__aeabi_i2d>
 80104b4:	4602      	mov	r2, r0
 80104b6:	460b      	mov	r3, r1
 80104b8:	4620      	mov	r0, r4
 80104ba:	4629      	mov	r1, r5
 80104bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80104c0:	f7ef fee2 	bl	8000288 <__aeabi_dsub>
 80104c4:	4b21      	ldr	r3, [pc, #132]	; (801054c <__ieee754_rem_pio2+0x404>)
 80104c6:	2200      	movs	r2, #0
 80104c8:	f7f0 f896 	bl	80005f8 <__aeabi_dmul>
 80104cc:	460d      	mov	r5, r1
 80104ce:	4604      	mov	r4, r0
 80104d0:	f7f0 fb42 	bl	8000b58 <__aeabi_d2iz>
 80104d4:	f7f0 f826 	bl	8000524 <__aeabi_i2d>
 80104d8:	4602      	mov	r2, r0
 80104da:	460b      	mov	r3, r1
 80104dc:	4620      	mov	r0, r4
 80104de:	4629      	mov	r1, r5
 80104e0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80104e4:	f7ef fed0 	bl	8000288 <__aeabi_dsub>
 80104e8:	4b18      	ldr	r3, [pc, #96]	; (801054c <__ieee754_rem_pio2+0x404>)
 80104ea:	2200      	movs	r2, #0
 80104ec:	f7f0 f884 	bl	80005f8 <__aeabi_dmul>
 80104f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80104f4:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 80104f8:	2703      	movs	r7, #3
 80104fa:	2400      	movs	r4, #0
 80104fc:	2500      	movs	r5, #0
 80104fe:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8010502:	4622      	mov	r2, r4
 8010504:	462b      	mov	r3, r5
 8010506:	46b9      	mov	r9, r7
 8010508:	3f01      	subs	r7, #1
 801050a:	f7f0 fadd 	bl	8000ac8 <__aeabi_dcmpeq>
 801050e:	2800      	cmp	r0, #0
 8010510:	d1f5      	bne.n	80104fe <__ieee754_rem_pio2+0x3b6>
 8010512:	4b0f      	ldr	r3, [pc, #60]	; (8010550 <__ieee754_rem_pio2+0x408>)
 8010514:	9301      	str	r3, [sp, #4]
 8010516:	2302      	movs	r3, #2
 8010518:	9300      	str	r3, [sp, #0]
 801051a:	4632      	mov	r2, r6
 801051c:	464b      	mov	r3, r9
 801051e:	4651      	mov	r1, sl
 8010520:	a804      	add	r0, sp, #16
 8010522:	f000 f819 	bl	8010558 <__kernel_rem_pio2>
 8010526:	9b02      	ldr	r3, [sp, #8]
 8010528:	2b00      	cmp	r3, #0
 801052a:	4683      	mov	fp, r0
 801052c:	f6bf ae4c 	bge.w	80101c8 <__ieee754_rem_pio2+0x80>
 8010530:	e9da 2100 	ldrd	r2, r1, [sl]
 8010534:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010538:	e9ca 2300 	strd	r2, r3, [sl]
 801053c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8010540:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010544:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8010548:	e73f      	b.n	80103ca <__ieee754_rem_pio2+0x282>
 801054a:	bf00      	nop
 801054c:	41700000 	.word	0x41700000
 8010550:	08011468 	.word	0x08011468
 8010554:	00000000 	.word	0x00000000

08010558 <__kernel_rem_pio2>:
 8010558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801055c:	ed2d 8b02 	vpush	{d8}
 8010560:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8010564:	f112 0f14 	cmn.w	r2, #20
 8010568:	9306      	str	r3, [sp, #24]
 801056a:	9104      	str	r1, [sp, #16]
 801056c:	4bc2      	ldr	r3, [pc, #776]	; (8010878 <__kernel_rem_pio2+0x320>)
 801056e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8010570:	9009      	str	r0, [sp, #36]	; 0x24
 8010572:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010576:	9300      	str	r3, [sp, #0]
 8010578:	9b06      	ldr	r3, [sp, #24]
 801057a:	f103 33ff 	add.w	r3, r3, #4294967295
 801057e:	bfa8      	it	ge
 8010580:	1ed4      	subge	r4, r2, #3
 8010582:	9305      	str	r3, [sp, #20]
 8010584:	bfb2      	itee	lt
 8010586:	2400      	movlt	r4, #0
 8010588:	2318      	movge	r3, #24
 801058a:	fb94 f4f3 	sdivge	r4, r4, r3
 801058e:	f06f 0317 	mvn.w	r3, #23
 8010592:	fb04 3303 	mla	r3, r4, r3, r3
 8010596:	eb03 0a02 	add.w	sl, r3, r2
 801059a:	9b00      	ldr	r3, [sp, #0]
 801059c:	9a05      	ldr	r2, [sp, #20]
 801059e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8010868 <__kernel_rem_pio2+0x310>
 80105a2:	eb03 0802 	add.w	r8, r3, r2
 80105a6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80105a8:	1aa7      	subs	r7, r4, r2
 80105aa:	ae20      	add	r6, sp, #128	; 0x80
 80105ac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80105b0:	2500      	movs	r5, #0
 80105b2:	4545      	cmp	r5, r8
 80105b4:	dd13      	ble.n	80105de <__kernel_rem_pio2+0x86>
 80105b6:	9b06      	ldr	r3, [sp, #24]
 80105b8:	aa20      	add	r2, sp, #128	; 0x80
 80105ba:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80105be:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80105c2:	f04f 0800 	mov.w	r8, #0
 80105c6:	9b00      	ldr	r3, [sp, #0]
 80105c8:	4598      	cmp	r8, r3
 80105ca:	dc31      	bgt.n	8010630 <__kernel_rem_pio2+0xd8>
 80105cc:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8010868 <__kernel_rem_pio2+0x310>
 80105d0:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80105d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80105d8:	462f      	mov	r7, r5
 80105da:	2600      	movs	r6, #0
 80105dc:	e01b      	b.n	8010616 <__kernel_rem_pio2+0xbe>
 80105de:	42ef      	cmn	r7, r5
 80105e0:	d407      	bmi.n	80105f2 <__kernel_rem_pio2+0x9a>
 80105e2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80105e6:	f7ef ff9d 	bl	8000524 <__aeabi_i2d>
 80105ea:	e8e6 0102 	strd	r0, r1, [r6], #8
 80105ee:	3501      	adds	r5, #1
 80105f0:	e7df      	b.n	80105b2 <__kernel_rem_pio2+0x5a>
 80105f2:	ec51 0b18 	vmov	r0, r1, d8
 80105f6:	e7f8      	b.n	80105ea <__kernel_rem_pio2+0x92>
 80105f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80105fc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010600:	f7ef fffa 	bl	80005f8 <__aeabi_dmul>
 8010604:	4602      	mov	r2, r0
 8010606:	460b      	mov	r3, r1
 8010608:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801060c:	f7ef fe3e 	bl	800028c <__adddf3>
 8010610:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010614:	3601      	adds	r6, #1
 8010616:	9b05      	ldr	r3, [sp, #20]
 8010618:	429e      	cmp	r6, r3
 801061a:	f1a7 0708 	sub.w	r7, r7, #8
 801061e:	ddeb      	ble.n	80105f8 <__kernel_rem_pio2+0xa0>
 8010620:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010624:	f108 0801 	add.w	r8, r8, #1
 8010628:	ecab 7b02 	vstmia	fp!, {d7}
 801062c:	3508      	adds	r5, #8
 801062e:	e7ca      	b.n	80105c6 <__kernel_rem_pio2+0x6e>
 8010630:	9b00      	ldr	r3, [sp, #0]
 8010632:	aa0c      	add	r2, sp, #48	; 0x30
 8010634:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010638:	930b      	str	r3, [sp, #44]	; 0x2c
 801063a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801063c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010640:	9c00      	ldr	r4, [sp, #0]
 8010642:	930a      	str	r3, [sp, #40]	; 0x28
 8010644:	00e3      	lsls	r3, r4, #3
 8010646:	9308      	str	r3, [sp, #32]
 8010648:	ab98      	add	r3, sp, #608	; 0x260
 801064a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801064e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8010652:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 8010656:	ab70      	add	r3, sp, #448	; 0x1c0
 8010658:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 801065c:	46c3      	mov	fp, r8
 801065e:	46a1      	mov	r9, r4
 8010660:	f1b9 0f00 	cmp.w	r9, #0
 8010664:	f1a5 0508 	sub.w	r5, r5, #8
 8010668:	dc77      	bgt.n	801075a <__kernel_rem_pio2+0x202>
 801066a:	ec47 6b10 	vmov	d0, r6, r7
 801066e:	4650      	mov	r0, sl
 8010670:	f000 fac2 	bl	8010bf8 <scalbn>
 8010674:	ec57 6b10 	vmov	r6, r7, d0
 8010678:	2200      	movs	r2, #0
 801067a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801067e:	ee10 0a10 	vmov	r0, s0
 8010682:	4639      	mov	r1, r7
 8010684:	f7ef ffb8 	bl	80005f8 <__aeabi_dmul>
 8010688:	ec41 0b10 	vmov	d0, r0, r1
 801068c:	f000 fb34 	bl	8010cf8 <floor>
 8010690:	4b7a      	ldr	r3, [pc, #488]	; (801087c <__kernel_rem_pio2+0x324>)
 8010692:	ec51 0b10 	vmov	r0, r1, d0
 8010696:	2200      	movs	r2, #0
 8010698:	f7ef ffae 	bl	80005f8 <__aeabi_dmul>
 801069c:	4602      	mov	r2, r0
 801069e:	460b      	mov	r3, r1
 80106a0:	4630      	mov	r0, r6
 80106a2:	4639      	mov	r1, r7
 80106a4:	f7ef fdf0 	bl	8000288 <__aeabi_dsub>
 80106a8:	460f      	mov	r7, r1
 80106aa:	4606      	mov	r6, r0
 80106ac:	f7f0 fa54 	bl	8000b58 <__aeabi_d2iz>
 80106b0:	9002      	str	r0, [sp, #8]
 80106b2:	f7ef ff37 	bl	8000524 <__aeabi_i2d>
 80106b6:	4602      	mov	r2, r0
 80106b8:	460b      	mov	r3, r1
 80106ba:	4630      	mov	r0, r6
 80106bc:	4639      	mov	r1, r7
 80106be:	f7ef fde3 	bl	8000288 <__aeabi_dsub>
 80106c2:	f1ba 0f00 	cmp.w	sl, #0
 80106c6:	4606      	mov	r6, r0
 80106c8:	460f      	mov	r7, r1
 80106ca:	dd6d      	ble.n	80107a8 <__kernel_rem_pio2+0x250>
 80106cc:	1e61      	subs	r1, r4, #1
 80106ce:	ab0c      	add	r3, sp, #48	; 0x30
 80106d0:	9d02      	ldr	r5, [sp, #8]
 80106d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80106d6:	f1ca 0018 	rsb	r0, sl, #24
 80106da:	fa43 f200 	asr.w	r2, r3, r0
 80106de:	4415      	add	r5, r2
 80106e0:	4082      	lsls	r2, r0
 80106e2:	1a9b      	subs	r3, r3, r2
 80106e4:	aa0c      	add	r2, sp, #48	; 0x30
 80106e6:	9502      	str	r5, [sp, #8]
 80106e8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80106ec:	f1ca 0217 	rsb	r2, sl, #23
 80106f0:	fa43 fb02 	asr.w	fp, r3, r2
 80106f4:	f1bb 0f00 	cmp.w	fp, #0
 80106f8:	dd65      	ble.n	80107c6 <__kernel_rem_pio2+0x26e>
 80106fa:	9b02      	ldr	r3, [sp, #8]
 80106fc:	2200      	movs	r2, #0
 80106fe:	3301      	adds	r3, #1
 8010700:	9302      	str	r3, [sp, #8]
 8010702:	4615      	mov	r5, r2
 8010704:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010708:	4294      	cmp	r4, r2
 801070a:	f300 809f 	bgt.w	801084c <__kernel_rem_pio2+0x2f4>
 801070e:	f1ba 0f00 	cmp.w	sl, #0
 8010712:	dd07      	ble.n	8010724 <__kernel_rem_pio2+0x1cc>
 8010714:	f1ba 0f01 	cmp.w	sl, #1
 8010718:	f000 80c1 	beq.w	801089e <__kernel_rem_pio2+0x346>
 801071c:	f1ba 0f02 	cmp.w	sl, #2
 8010720:	f000 80c7 	beq.w	80108b2 <__kernel_rem_pio2+0x35a>
 8010724:	f1bb 0f02 	cmp.w	fp, #2
 8010728:	d14d      	bne.n	80107c6 <__kernel_rem_pio2+0x26e>
 801072a:	4632      	mov	r2, r6
 801072c:	463b      	mov	r3, r7
 801072e:	4954      	ldr	r1, [pc, #336]	; (8010880 <__kernel_rem_pio2+0x328>)
 8010730:	2000      	movs	r0, #0
 8010732:	f7ef fda9 	bl	8000288 <__aeabi_dsub>
 8010736:	4606      	mov	r6, r0
 8010738:	460f      	mov	r7, r1
 801073a:	2d00      	cmp	r5, #0
 801073c:	d043      	beq.n	80107c6 <__kernel_rem_pio2+0x26e>
 801073e:	4650      	mov	r0, sl
 8010740:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8010870 <__kernel_rem_pio2+0x318>
 8010744:	f000 fa58 	bl	8010bf8 <scalbn>
 8010748:	4630      	mov	r0, r6
 801074a:	4639      	mov	r1, r7
 801074c:	ec53 2b10 	vmov	r2, r3, d0
 8010750:	f7ef fd9a 	bl	8000288 <__aeabi_dsub>
 8010754:	4606      	mov	r6, r0
 8010756:	460f      	mov	r7, r1
 8010758:	e035      	b.n	80107c6 <__kernel_rem_pio2+0x26e>
 801075a:	4b4a      	ldr	r3, [pc, #296]	; (8010884 <__kernel_rem_pio2+0x32c>)
 801075c:	2200      	movs	r2, #0
 801075e:	4630      	mov	r0, r6
 8010760:	4639      	mov	r1, r7
 8010762:	f7ef ff49 	bl	80005f8 <__aeabi_dmul>
 8010766:	f7f0 f9f7 	bl	8000b58 <__aeabi_d2iz>
 801076a:	f7ef fedb 	bl	8000524 <__aeabi_i2d>
 801076e:	4602      	mov	r2, r0
 8010770:	460b      	mov	r3, r1
 8010772:	ec43 2b18 	vmov	d8, r2, r3
 8010776:	4b44      	ldr	r3, [pc, #272]	; (8010888 <__kernel_rem_pio2+0x330>)
 8010778:	2200      	movs	r2, #0
 801077a:	f7ef ff3d 	bl	80005f8 <__aeabi_dmul>
 801077e:	4602      	mov	r2, r0
 8010780:	460b      	mov	r3, r1
 8010782:	4630      	mov	r0, r6
 8010784:	4639      	mov	r1, r7
 8010786:	f7ef fd7f 	bl	8000288 <__aeabi_dsub>
 801078a:	f7f0 f9e5 	bl	8000b58 <__aeabi_d2iz>
 801078e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010792:	f84b 0b04 	str.w	r0, [fp], #4
 8010796:	ec51 0b18 	vmov	r0, r1, d8
 801079a:	f7ef fd77 	bl	800028c <__adddf3>
 801079e:	f109 39ff 	add.w	r9, r9, #4294967295
 80107a2:	4606      	mov	r6, r0
 80107a4:	460f      	mov	r7, r1
 80107a6:	e75b      	b.n	8010660 <__kernel_rem_pio2+0x108>
 80107a8:	d106      	bne.n	80107b8 <__kernel_rem_pio2+0x260>
 80107aa:	1e63      	subs	r3, r4, #1
 80107ac:	aa0c      	add	r2, sp, #48	; 0x30
 80107ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80107b2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 80107b6:	e79d      	b.n	80106f4 <__kernel_rem_pio2+0x19c>
 80107b8:	4b34      	ldr	r3, [pc, #208]	; (801088c <__kernel_rem_pio2+0x334>)
 80107ba:	2200      	movs	r2, #0
 80107bc:	f7f0 f9a2 	bl	8000b04 <__aeabi_dcmpge>
 80107c0:	2800      	cmp	r0, #0
 80107c2:	d140      	bne.n	8010846 <__kernel_rem_pio2+0x2ee>
 80107c4:	4683      	mov	fp, r0
 80107c6:	2200      	movs	r2, #0
 80107c8:	2300      	movs	r3, #0
 80107ca:	4630      	mov	r0, r6
 80107cc:	4639      	mov	r1, r7
 80107ce:	f7f0 f97b 	bl	8000ac8 <__aeabi_dcmpeq>
 80107d2:	2800      	cmp	r0, #0
 80107d4:	f000 80c1 	beq.w	801095a <__kernel_rem_pio2+0x402>
 80107d8:	1e65      	subs	r5, r4, #1
 80107da:	462b      	mov	r3, r5
 80107dc:	2200      	movs	r2, #0
 80107de:	9900      	ldr	r1, [sp, #0]
 80107e0:	428b      	cmp	r3, r1
 80107e2:	da6d      	bge.n	80108c0 <__kernel_rem_pio2+0x368>
 80107e4:	2a00      	cmp	r2, #0
 80107e6:	f000 808a 	beq.w	80108fe <__kernel_rem_pio2+0x3a6>
 80107ea:	ab0c      	add	r3, sp, #48	; 0x30
 80107ec:	f1aa 0a18 	sub.w	sl, sl, #24
 80107f0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	f000 80ae 	beq.w	8010956 <__kernel_rem_pio2+0x3fe>
 80107fa:	4650      	mov	r0, sl
 80107fc:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8010870 <__kernel_rem_pio2+0x318>
 8010800:	f000 f9fa 	bl	8010bf8 <scalbn>
 8010804:	1c6b      	adds	r3, r5, #1
 8010806:	00da      	lsls	r2, r3, #3
 8010808:	9205      	str	r2, [sp, #20]
 801080a:	ec57 6b10 	vmov	r6, r7, d0
 801080e:	aa70      	add	r2, sp, #448	; 0x1c0
 8010810:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8010884 <__kernel_rem_pio2+0x32c>
 8010814:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8010818:	462c      	mov	r4, r5
 801081a:	f04f 0800 	mov.w	r8, #0
 801081e:	2c00      	cmp	r4, #0
 8010820:	f280 80d4 	bge.w	80109cc <__kernel_rem_pio2+0x474>
 8010824:	462c      	mov	r4, r5
 8010826:	2c00      	cmp	r4, #0
 8010828:	f2c0 8102 	blt.w	8010a30 <__kernel_rem_pio2+0x4d8>
 801082c:	4b18      	ldr	r3, [pc, #96]	; (8010890 <__kernel_rem_pio2+0x338>)
 801082e:	461e      	mov	r6, r3
 8010830:	ab70      	add	r3, sp, #448	; 0x1c0
 8010832:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8010836:	1b2b      	subs	r3, r5, r4
 8010838:	f04f 0900 	mov.w	r9, #0
 801083c:	f04f 0a00 	mov.w	sl, #0
 8010840:	2700      	movs	r7, #0
 8010842:	9306      	str	r3, [sp, #24]
 8010844:	e0e6      	b.n	8010a14 <__kernel_rem_pio2+0x4bc>
 8010846:	f04f 0b02 	mov.w	fp, #2
 801084a:	e756      	b.n	80106fa <__kernel_rem_pio2+0x1a2>
 801084c:	f8d8 3000 	ldr.w	r3, [r8]
 8010850:	bb05      	cbnz	r5, 8010894 <__kernel_rem_pio2+0x33c>
 8010852:	b123      	cbz	r3, 801085e <__kernel_rem_pio2+0x306>
 8010854:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8010858:	f8c8 3000 	str.w	r3, [r8]
 801085c:	2301      	movs	r3, #1
 801085e:	3201      	adds	r2, #1
 8010860:	f108 0804 	add.w	r8, r8, #4
 8010864:	461d      	mov	r5, r3
 8010866:	e74f      	b.n	8010708 <__kernel_rem_pio2+0x1b0>
	...
 8010874:	3ff00000 	.word	0x3ff00000
 8010878:	080115b0 	.word	0x080115b0
 801087c:	40200000 	.word	0x40200000
 8010880:	3ff00000 	.word	0x3ff00000
 8010884:	3e700000 	.word	0x3e700000
 8010888:	41700000 	.word	0x41700000
 801088c:	3fe00000 	.word	0x3fe00000
 8010890:	08011570 	.word	0x08011570
 8010894:	1acb      	subs	r3, r1, r3
 8010896:	f8c8 3000 	str.w	r3, [r8]
 801089a:	462b      	mov	r3, r5
 801089c:	e7df      	b.n	801085e <__kernel_rem_pio2+0x306>
 801089e:	1e62      	subs	r2, r4, #1
 80108a0:	ab0c      	add	r3, sp, #48	; 0x30
 80108a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108a6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80108aa:	a90c      	add	r1, sp, #48	; 0x30
 80108ac:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80108b0:	e738      	b.n	8010724 <__kernel_rem_pio2+0x1cc>
 80108b2:	1e62      	subs	r2, r4, #1
 80108b4:	ab0c      	add	r3, sp, #48	; 0x30
 80108b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108ba:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80108be:	e7f4      	b.n	80108aa <__kernel_rem_pio2+0x352>
 80108c0:	a90c      	add	r1, sp, #48	; 0x30
 80108c2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80108c6:	3b01      	subs	r3, #1
 80108c8:	430a      	orrs	r2, r1
 80108ca:	e788      	b.n	80107de <__kernel_rem_pio2+0x286>
 80108cc:	3301      	adds	r3, #1
 80108ce:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80108d2:	2900      	cmp	r1, #0
 80108d4:	d0fa      	beq.n	80108cc <__kernel_rem_pio2+0x374>
 80108d6:	9a08      	ldr	r2, [sp, #32]
 80108d8:	f502 7218 	add.w	r2, r2, #608	; 0x260
 80108dc:	446a      	add	r2, sp
 80108de:	3a98      	subs	r2, #152	; 0x98
 80108e0:	9208      	str	r2, [sp, #32]
 80108e2:	9a06      	ldr	r2, [sp, #24]
 80108e4:	a920      	add	r1, sp, #128	; 0x80
 80108e6:	18a2      	adds	r2, r4, r2
 80108e8:	18e3      	adds	r3, r4, r3
 80108ea:	f104 0801 	add.w	r8, r4, #1
 80108ee:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 80108f2:	9302      	str	r3, [sp, #8]
 80108f4:	9b02      	ldr	r3, [sp, #8]
 80108f6:	4543      	cmp	r3, r8
 80108f8:	da04      	bge.n	8010904 <__kernel_rem_pio2+0x3ac>
 80108fa:	461c      	mov	r4, r3
 80108fc:	e6a2      	b.n	8010644 <__kernel_rem_pio2+0xec>
 80108fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010900:	2301      	movs	r3, #1
 8010902:	e7e4      	b.n	80108ce <__kernel_rem_pio2+0x376>
 8010904:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010906:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801090a:	f7ef fe0b 	bl	8000524 <__aeabi_i2d>
 801090e:	e8e5 0102 	strd	r0, r1, [r5], #8
 8010912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010914:	46ab      	mov	fp, r5
 8010916:	461c      	mov	r4, r3
 8010918:	f04f 0900 	mov.w	r9, #0
 801091c:	2600      	movs	r6, #0
 801091e:	2700      	movs	r7, #0
 8010920:	9b05      	ldr	r3, [sp, #20]
 8010922:	4599      	cmp	r9, r3
 8010924:	dd06      	ble.n	8010934 <__kernel_rem_pio2+0x3dc>
 8010926:	9b08      	ldr	r3, [sp, #32]
 8010928:	e8e3 6702 	strd	r6, r7, [r3], #8
 801092c:	f108 0801 	add.w	r8, r8, #1
 8010930:	9308      	str	r3, [sp, #32]
 8010932:	e7df      	b.n	80108f4 <__kernel_rem_pio2+0x39c>
 8010934:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8010938:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801093c:	f7ef fe5c 	bl	80005f8 <__aeabi_dmul>
 8010940:	4602      	mov	r2, r0
 8010942:	460b      	mov	r3, r1
 8010944:	4630      	mov	r0, r6
 8010946:	4639      	mov	r1, r7
 8010948:	f7ef fca0 	bl	800028c <__adddf3>
 801094c:	f109 0901 	add.w	r9, r9, #1
 8010950:	4606      	mov	r6, r0
 8010952:	460f      	mov	r7, r1
 8010954:	e7e4      	b.n	8010920 <__kernel_rem_pio2+0x3c8>
 8010956:	3d01      	subs	r5, #1
 8010958:	e747      	b.n	80107ea <__kernel_rem_pio2+0x292>
 801095a:	ec47 6b10 	vmov	d0, r6, r7
 801095e:	f1ca 0000 	rsb	r0, sl, #0
 8010962:	f000 f949 	bl	8010bf8 <scalbn>
 8010966:	ec57 6b10 	vmov	r6, r7, d0
 801096a:	4ba0      	ldr	r3, [pc, #640]	; (8010bec <__kernel_rem_pio2+0x694>)
 801096c:	ee10 0a10 	vmov	r0, s0
 8010970:	2200      	movs	r2, #0
 8010972:	4639      	mov	r1, r7
 8010974:	f7f0 f8c6 	bl	8000b04 <__aeabi_dcmpge>
 8010978:	b1f8      	cbz	r0, 80109ba <__kernel_rem_pio2+0x462>
 801097a:	4b9d      	ldr	r3, [pc, #628]	; (8010bf0 <__kernel_rem_pio2+0x698>)
 801097c:	2200      	movs	r2, #0
 801097e:	4630      	mov	r0, r6
 8010980:	4639      	mov	r1, r7
 8010982:	f7ef fe39 	bl	80005f8 <__aeabi_dmul>
 8010986:	f7f0 f8e7 	bl	8000b58 <__aeabi_d2iz>
 801098a:	4680      	mov	r8, r0
 801098c:	f7ef fdca 	bl	8000524 <__aeabi_i2d>
 8010990:	4b96      	ldr	r3, [pc, #600]	; (8010bec <__kernel_rem_pio2+0x694>)
 8010992:	2200      	movs	r2, #0
 8010994:	f7ef fe30 	bl	80005f8 <__aeabi_dmul>
 8010998:	460b      	mov	r3, r1
 801099a:	4602      	mov	r2, r0
 801099c:	4639      	mov	r1, r7
 801099e:	4630      	mov	r0, r6
 80109a0:	f7ef fc72 	bl	8000288 <__aeabi_dsub>
 80109a4:	f7f0 f8d8 	bl	8000b58 <__aeabi_d2iz>
 80109a8:	1c65      	adds	r5, r4, #1
 80109aa:	ab0c      	add	r3, sp, #48	; 0x30
 80109ac:	f10a 0a18 	add.w	sl, sl, #24
 80109b0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80109b4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80109b8:	e71f      	b.n	80107fa <__kernel_rem_pio2+0x2a2>
 80109ba:	4630      	mov	r0, r6
 80109bc:	4639      	mov	r1, r7
 80109be:	f7f0 f8cb 	bl	8000b58 <__aeabi_d2iz>
 80109c2:	ab0c      	add	r3, sp, #48	; 0x30
 80109c4:	4625      	mov	r5, r4
 80109c6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80109ca:	e716      	b.n	80107fa <__kernel_rem_pio2+0x2a2>
 80109cc:	ab0c      	add	r3, sp, #48	; 0x30
 80109ce:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80109d2:	f7ef fda7 	bl	8000524 <__aeabi_i2d>
 80109d6:	4632      	mov	r2, r6
 80109d8:	463b      	mov	r3, r7
 80109da:	f7ef fe0d 	bl	80005f8 <__aeabi_dmul>
 80109de:	4642      	mov	r2, r8
 80109e0:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80109e4:	464b      	mov	r3, r9
 80109e6:	4630      	mov	r0, r6
 80109e8:	4639      	mov	r1, r7
 80109ea:	f7ef fe05 	bl	80005f8 <__aeabi_dmul>
 80109ee:	3c01      	subs	r4, #1
 80109f0:	4606      	mov	r6, r0
 80109f2:	460f      	mov	r7, r1
 80109f4:	e713      	b.n	801081e <__kernel_rem_pio2+0x2c6>
 80109f6:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 80109fa:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 80109fe:	f7ef fdfb 	bl	80005f8 <__aeabi_dmul>
 8010a02:	4602      	mov	r2, r0
 8010a04:	460b      	mov	r3, r1
 8010a06:	4648      	mov	r0, r9
 8010a08:	4651      	mov	r1, sl
 8010a0a:	f7ef fc3f 	bl	800028c <__adddf3>
 8010a0e:	3701      	adds	r7, #1
 8010a10:	4681      	mov	r9, r0
 8010a12:	468a      	mov	sl, r1
 8010a14:	9b00      	ldr	r3, [sp, #0]
 8010a16:	429f      	cmp	r7, r3
 8010a18:	dc02      	bgt.n	8010a20 <__kernel_rem_pio2+0x4c8>
 8010a1a:	9b06      	ldr	r3, [sp, #24]
 8010a1c:	429f      	cmp	r7, r3
 8010a1e:	ddea      	ble.n	80109f6 <__kernel_rem_pio2+0x49e>
 8010a20:	9a06      	ldr	r2, [sp, #24]
 8010a22:	ab48      	add	r3, sp, #288	; 0x120
 8010a24:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8010a28:	e9c6 9a00 	strd	r9, sl, [r6]
 8010a2c:	3c01      	subs	r4, #1
 8010a2e:	e6fa      	b.n	8010826 <__kernel_rem_pio2+0x2ce>
 8010a30:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8010a32:	2b02      	cmp	r3, #2
 8010a34:	dc0b      	bgt.n	8010a4e <__kernel_rem_pio2+0x4f6>
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	dc39      	bgt.n	8010aae <__kernel_rem_pio2+0x556>
 8010a3a:	d05d      	beq.n	8010af8 <__kernel_rem_pio2+0x5a0>
 8010a3c:	9b02      	ldr	r3, [sp, #8]
 8010a3e:	f003 0007 	and.w	r0, r3, #7
 8010a42:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8010a46:	ecbd 8b02 	vpop	{d8}
 8010a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a4e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8010a50:	2b03      	cmp	r3, #3
 8010a52:	d1f3      	bne.n	8010a3c <__kernel_rem_pio2+0x4e4>
 8010a54:	9b05      	ldr	r3, [sp, #20]
 8010a56:	9500      	str	r5, [sp, #0]
 8010a58:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8010a5c:	eb0d 0403 	add.w	r4, sp, r3
 8010a60:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8010a64:	46a2      	mov	sl, r4
 8010a66:	9b00      	ldr	r3, [sp, #0]
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	f1aa 0a08 	sub.w	sl, sl, #8
 8010a6e:	dc69      	bgt.n	8010b44 <__kernel_rem_pio2+0x5ec>
 8010a70:	46aa      	mov	sl, r5
 8010a72:	f1ba 0f01 	cmp.w	sl, #1
 8010a76:	f1a4 0408 	sub.w	r4, r4, #8
 8010a7a:	f300 8083 	bgt.w	8010b84 <__kernel_rem_pio2+0x62c>
 8010a7e:	9c05      	ldr	r4, [sp, #20]
 8010a80:	ab48      	add	r3, sp, #288	; 0x120
 8010a82:	441c      	add	r4, r3
 8010a84:	2000      	movs	r0, #0
 8010a86:	2100      	movs	r1, #0
 8010a88:	2d01      	cmp	r5, #1
 8010a8a:	f300 809a 	bgt.w	8010bc2 <__kernel_rem_pio2+0x66a>
 8010a8e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8010a92:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8010a96:	f1bb 0f00 	cmp.w	fp, #0
 8010a9a:	f040 8098 	bne.w	8010bce <__kernel_rem_pio2+0x676>
 8010a9e:	9b04      	ldr	r3, [sp, #16]
 8010aa0:	e9c3 7800 	strd	r7, r8, [r3]
 8010aa4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8010aa8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8010aac:	e7c6      	b.n	8010a3c <__kernel_rem_pio2+0x4e4>
 8010aae:	9e05      	ldr	r6, [sp, #20]
 8010ab0:	ab48      	add	r3, sp, #288	; 0x120
 8010ab2:	441e      	add	r6, r3
 8010ab4:	462c      	mov	r4, r5
 8010ab6:	2000      	movs	r0, #0
 8010ab8:	2100      	movs	r1, #0
 8010aba:	2c00      	cmp	r4, #0
 8010abc:	da33      	bge.n	8010b26 <__kernel_rem_pio2+0x5ce>
 8010abe:	f1bb 0f00 	cmp.w	fp, #0
 8010ac2:	d036      	beq.n	8010b32 <__kernel_rem_pio2+0x5da>
 8010ac4:	4602      	mov	r2, r0
 8010ac6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010aca:	9c04      	ldr	r4, [sp, #16]
 8010acc:	e9c4 2300 	strd	r2, r3, [r4]
 8010ad0:	4602      	mov	r2, r0
 8010ad2:	460b      	mov	r3, r1
 8010ad4:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8010ad8:	f7ef fbd6 	bl	8000288 <__aeabi_dsub>
 8010adc:	ae4a      	add	r6, sp, #296	; 0x128
 8010ade:	2401      	movs	r4, #1
 8010ae0:	42a5      	cmp	r5, r4
 8010ae2:	da29      	bge.n	8010b38 <__kernel_rem_pio2+0x5e0>
 8010ae4:	f1bb 0f00 	cmp.w	fp, #0
 8010ae8:	d002      	beq.n	8010af0 <__kernel_rem_pio2+0x598>
 8010aea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010aee:	4619      	mov	r1, r3
 8010af0:	9b04      	ldr	r3, [sp, #16]
 8010af2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010af6:	e7a1      	b.n	8010a3c <__kernel_rem_pio2+0x4e4>
 8010af8:	9c05      	ldr	r4, [sp, #20]
 8010afa:	ab48      	add	r3, sp, #288	; 0x120
 8010afc:	441c      	add	r4, r3
 8010afe:	2000      	movs	r0, #0
 8010b00:	2100      	movs	r1, #0
 8010b02:	2d00      	cmp	r5, #0
 8010b04:	da09      	bge.n	8010b1a <__kernel_rem_pio2+0x5c2>
 8010b06:	f1bb 0f00 	cmp.w	fp, #0
 8010b0a:	d002      	beq.n	8010b12 <__kernel_rem_pio2+0x5ba>
 8010b0c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010b10:	4619      	mov	r1, r3
 8010b12:	9b04      	ldr	r3, [sp, #16]
 8010b14:	e9c3 0100 	strd	r0, r1, [r3]
 8010b18:	e790      	b.n	8010a3c <__kernel_rem_pio2+0x4e4>
 8010b1a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010b1e:	f7ef fbb5 	bl	800028c <__adddf3>
 8010b22:	3d01      	subs	r5, #1
 8010b24:	e7ed      	b.n	8010b02 <__kernel_rem_pio2+0x5aa>
 8010b26:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8010b2a:	f7ef fbaf 	bl	800028c <__adddf3>
 8010b2e:	3c01      	subs	r4, #1
 8010b30:	e7c3      	b.n	8010aba <__kernel_rem_pio2+0x562>
 8010b32:	4602      	mov	r2, r0
 8010b34:	460b      	mov	r3, r1
 8010b36:	e7c8      	b.n	8010aca <__kernel_rem_pio2+0x572>
 8010b38:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8010b3c:	f7ef fba6 	bl	800028c <__adddf3>
 8010b40:	3401      	adds	r4, #1
 8010b42:	e7cd      	b.n	8010ae0 <__kernel_rem_pio2+0x588>
 8010b44:	e9da 8900 	ldrd	r8, r9, [sl]
 8010b48:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8010b4c:	9b00      	ldr	r3, [sp, #0]
 8010b4e:	3b01      	subs	r3, #1
 8010b50:	9300      	str	r3, [sp, #0]
 8010b52:	4632      	mov	r2, r6
 8010b54:	463b      	mov	r3, r7
 8010b56:	4640      	mov	r0, r8
 8010b58:	4649      	mov	r1, r9
 8010b5a:	f7ef fb97 	bl	800028c <__adddf3>
 8010b5e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010b62:	4602      	mov	r2, r0
 8010b64:	460b      	mov	r3, r1
 8010b66:	4640      	mov	r0, r8
 8010b68:	4649      	mov	r1, r9
 8010b6a:	f7ef fb8d 	bl	8000288 <__aeabi_dsub>
 8010b6e:	4632      	mov	r2, r6
 8010b70:	463b      	mov	r3, r7
 8010b72:	f7ef fb8b 	bl	800028c <__adddf3>
 8010b76:	ed9d 7b06 	vldr	d7, [sp, #24]
 8010b7a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010b7e:	ed8a 7b00 	vstr	d7, [sl]
 8010b82:	e770      	b.n	8010a66 <__kernel_rem_pio2+0x50e>
 8010b84:	e9d4 8900 	ldrd	r8, r9, [r4]
 8010b88:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8010b8c:	4640      	mov	r0, r8
 8010b8e:	4632      	mov	r2, r6
 8010b90:	463b      	mov	r3, r7
 8010b92:	4649      	mov	r1, r9
 8010b94:	f7ef fb7a 	bl	800028c <__adddf3>
 8010b98:	e9cd 0100 	strd	r0, r1, [sp]
 8010b9c:	4602      	mov	r2, r0
 8010b9e:	460b      	mov	r3, r1
 8010ba0:	4640      	mov	r0, r8
 8010ba2:	4649      	mov	r1, r9
 8010ba4:	f7ef fb70 	bl	8000288 <__aeabi_dsub>
 8010ba8:	4632      	mov	r2, r6
 8010baa:	463b      	mov	r3, r7
 8010bac:	f7ef fb6e 	bl	800028c <__adddf3>
 8010bb0:	ed9d 7b00 	vldr	d7, [sp]
 8010bb4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010bb8:	ed84 7b00 	vstr	d7, [r4]
 8010bbc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010bc0:	e757      	b.n	8010a72 <__kernel_rem_pio2+0x51a>
 8010bc2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010bc6:	f7ef fb61 	bl	800028c <__adddf3>
 8010bca:	3d01      	subs	r5, #1
 8010bcc:	e75c      	b.n	8010a88 <__kernel_rem_pio2+0x530>
 8010bce:	9b04      	ldr	r3, [sp, #16]
 8010bd0:	9a04      	ldr	r2, [sp, #16]
 8010bd2:	601f      	str	r7, [r3, #0]
 8010bd4:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8010bd8:	605c      	str	r4, [r3, #4]
 8010bda:	609d      	str	r5, [r3, #8]
 8010bdc:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8010be0:	60d3      	str	r3, [r2, #12]
 8010be2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010be6:	6110      	str	r0, [r2, #16]
 8010be8:	6153      	str	r3, [r2, #20]
 8010bea:	e727      	b.n	8010a3c <__kernel_rem_pio2+0x4e4>
 8010bec:	41700000 	.word	0x41700000
 8010bf0:	3e700000 	.word	0x3e700000
 8010bf4:	00000000 	.word	0x00000000

08010bf8 <scalbn>:
 8010bf8:	b570      	push	{r4, r5, r6, lr}
 8010bfa:	ec55 4b10 	vmov	r4, r5, d0
 8010bfe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8010c02:	4606      	mov	r6, r0
 8010c04:	462b      	mov	r3, r5
 8010c06:	b999      	cbnz	r1, 8010c30 <scalbn+0x38>
 8010c08:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010c0c:	4323      	orrs	r3, r4
 8010c0e:	d03f      	beq.n	8010c90 <scalbn+0x98>
 8010c10:	4b35      	ldr	r3, [pc, #212]	; (8010ce8 <scalbn+0xf0>)
 8010c12:	4629      	mov	r1, r5
 8010c14:	ee10 0a10 	vmov	r0, s0
 8010c18:	2200      	movs	r2, #0
 8010c1a:	f7ef fced 	bl	80005f8 <__aeabi_dmul>
 8010c1e:	4b33      	ldr	r3, [pc, #204]	; (8010cec <scalbn+0xf4>)
 8010c20:	429e      	cmp	r6, r3
 8010c22:	4604      	mov	r4, r0
 8010c24:	460d      	mov	r5, r1
 8010c26:	da10      	bge.n	8010c4a <scalbn+0x52>
 8010c28:	a327      	add	r3, pc, #156	; (adr r3, 8010cc8 <scalbn+0xd0>)
 8010c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c2e:	e01f      	b.n	8010c70 <scalbn+0x78>
 8010c30:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8010c34:	4291      	cmp	r1, r2
 8010c36:	d10c      	bne.n	8010c52 <scalbn+0x5a>
 8010c38:	ee10 2a10 	vmov	r2, s0
 8010c3c:	4620      	mov	r0, r4
 8010c3e:	4629      	mov	r1, r5
 8010c40:	f7ef fb24 	bl	800028c <__adddf3>
 8010c44:	4604      	mov	r4, r0
 8010c46:	460d      	mov	r5, r1
 8010c48:	e022      	b.n	8010c90 <scalbn+0x98>
 8010c4a:	460b      	mov	r3, r1
 8010c4c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010c50:	3936      	subs	r1, #54	; 0x36
 8010c52:	f24c 3250 	movw	r2, #50000	; 0xc350
 8010c56:	4296      	cmp	r6, r2
 8010c58:	dd0d      	ble.n	8010c76 <scalbn+0x7e>
 8010c5a:	2d00      	cmp	r5, #0
 8010c5c:	a11c      	add	r1, pc, #112	; (adr r1, 8010cd0 <scalbn+0xd8>)
 8010c5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c62:	da02      	bge.n	8010c6a <scalbn+0x72>
 8010c64:	a11c      	add	r1, pc, #112	; (adr r1, 8010cd8 <scalbn+0xe0>)
 8010c66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c6a:	a319      	add	r3, pc, #100	; (adr r3, 8010cd0 <scalbn+0xd8>)
 8010c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c70:	f7ef fcc2 	bl	80005f8 <__aeabi_dmul>
 8010c74:	e7e6      	b.n	8010c44 <scalbn+0x4c>
 8010c76:	1872      	adds	r2, r6, r1
 8010c78:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010c7c:	428a      	cmp	r2, r1
 8010c7e:	dcec      	bgt.n	8010c5a <scalbn+0x62>
 8010c80:	2a00      	cmp	r2, #0
 8010c82:	dd08      	ble.n	8010c96 <scalbn+0x9e>
 8010c84:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010c88:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010c8c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010c90:	ec45 4b10 	vmov	d0, r4, r5
 8010c94:	bd70      	pop	{r4, r5, r6, pc}
 8010c96:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010c9a:	da08      	bge.n	8010cae <scalbn+0xb6>
 8010c9c:	2d00      	cmp	r5, #0
 8010c9e:	a10a      	add	r1, pc, #40	; (adr r1, 8010cc8 <scalbn+0xd0>)
 8010ca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ca4:	dac0      	bge.n	8010c28 <scalbn+0x30>
 8010ca6:	a10e      	add	r1, pc, #56	; (adr r1, 8010ce0 <scalbn+0xe8>)
 8010ca8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010cac:	e7bc      	b.n	8010c28 <scalbn+0x30>
 8010cae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010cb2:	3236      	adds	r2, #54	; 0x36
 8010cb4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010cb8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8010cbc:	4620      	mov	r0, r4
 8010cbe:	4b0c      	ldr	r3, [pc, #48]	; (8010cf0 <scalbn+0xf8>)
 8010cc0:	2200      	movs	r2, #0
 8010cc2:	e7d5      	b.n	8010c70 <scalbn+0x78>
 8010cc4:	f3af 8000 	nop.w
 8010cc8:	c2f8f359 	.word	0xc2f8f359
 8010ccc:	01a56e1f 	.word	0x01a56e1f
 8010cd0:	8800759c 	.word	0x8800759c
 8010cd4:	7e37e43c 	.word	0x7e37e43c
 8010cd8:	8800759c 	.word	0x8800759c
 8010cdc:	fe37e43c 	.word	0xfe37e43c
 8010ce0:	c2f8f359 	.word	0xc2f8f359
 8010ce4:	81a56e1f 	.word	0x81a56e1f
 8010ce8:	43500000 	.word	0x43500000
 8010cec:	ffff3cb0 	.word	0xffff3cb0
 8010cf0:	3c900000 	.word	0x3c900000
 8010cf4:	00000000 	.word	0x00000000

08010cf8 <floor>:
 8010cf8:	ec51 0b10 	vmov	r0, r1, d0
 8010cfc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d04:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8010d08:	2e13      	cmp	r6, #19
 8010d0a:	ee10 5a10 	vmov	r5, s0
 8010d0e:	ee10 8a10 	vmov	r8, s0
 8010d12:	460c      	mov	r4, r1
 8010d14:	dc31      	bgt.n	8010d7a <floor+0x82>
 8010d16:	2e00      	cmp	r6, #0
 8010d18:	da14      	bge.n	8010d44 <floor+0x4c>
 8010d1a:	a333      	add	r3, pc, #204	; (adr r3, 8010de8 <floor+0xf0>)
 8010d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d20:	f7ef fab4 	bl	800028c <__adddf3>
 8010d24:	2200      	movs	r2, #0
 8010d26:	2300      	movs	r3, #0
 8010d28:	f7ef fef6 	bl	8000b18 <__aeabi_dcmpgt>
 8010d2c:	b138      	cbz	r0, 8010d3e <floor+0x46>
 8010d2e:	2c00      	cmp	r4, #0
 8010d30:	da53      	bge.n	8010dda <floor+0xe2>
 8010d32:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8010d36:	4325      	orrs	r5, r4
 8010d38:	d052      	beq.n	8010de0 <floor+0xe8>
 8010d3a:	4c2d      	ldr	r4, [pc, #180]	; (8010df0 <floor+0xf8>)
 8010d3c:	2500      	movs	r5, #0
 8010d3e:	4621      	mov	r1, r4
 8010d40:	4628      	mov	r0, r5
 8010d42:	e024      	b.n	8010d8e <floor+0x96>
 8010d44:	4f2b      	ldr	r7, [pc, #172]	; (8010df4 <floor+0xfc>)
 8010d46:	4137      	asrs	r7, r6
 8010d48:	ea01 0307 	and.w	r3, r1, r7
 8010d4c:	4303      	orrs	r3, r0
 8010d4e:	d01e      	beq.n	8010d8e <floor+0x96>
 8010d50:	a325      	add	r3, pc, #148	; (adr r3, 8010de8 <floor+0xf0>)
 8010d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d56:	f7ef fa99 	bl	800028c <__adddf3>
 8010d5a:	2200      	movs	r2, #0
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	f7ef fedb 	bl	8000b18 <__aeabi_dcmpgt>
 8010d62:	2800      	cmp	r0, #0
 8010d64:	d0eb      	beq.n	8010d3e <floor+0x46>
 8010d66:	2c00      	cmp	r4, #0
 8010d68:	bfbe      	ittt	lt
 8010d6a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8010d6e:	4133      	asrlt	r3, r6
 8010d70:	18e4      	addlt	r4, r4, r3
 8010d72:	ea24 0407 	bic.w	r4, r4, r7
 8010d76:	2500      	movs	r5, #0
 8010d78:	e7e1      	b.n	8010d3e <floor+0x46>
 8010d7a:	2e33      	cmp	r6, #51	; 0x33
 8010d7c:	dd0b      	ble.n	8010d96 <floor+0x9e>
 8010d7e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010d82:	d104      	bne.n	8010d8e <floor+0x96>
 8010d84:	ee10 2a10 	vmov	r2, s0
 8010d88:	460b      	mov	r3, r1
 8010d8a:	f7ef fa7f 	bl	800028c <__adddf3>
 8010d8e:	ec41 0b10 	vmov	d0, r0, r1
 8010d92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d96:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8010d9a:	f04f 37ff 	mov.w	r7, #4294967295
 8010d9e:	40df      	lsrs	r7, r3
 8010da0:	4238      	tst	r0, r7
 8010da2:	d0f4      	beq.n	8010d8e <floor+0x96>
 8010da4:	a310      	add	r3, pc, #64	; (adr r3, 8010de8 <floor+0xf0>)
 8010da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010daa:	f7ef fa6f 	bl	800028c <__adddf3>
 8010dae:	2200      	movs	r2, #0
 8010db0:	2300      	movs	r3, #0
 8010db2:	f7ef feb1 	bl	8000b18 <__aeabi_dcmpgt>
 8010db6:	2800      	cmp	r0, #0
 8010db8:	d0c1      	beq.n	8010d3e <floor+0x46>
 8010dba:	2c00      	cmp	r4, #0
 8010dbc:	da0a      	bge.n	8010dd4 <floor+0xdc>
 8010dbe:	2e14      	cmp	r6, #20
 8010dc0:	d101      	bne.n	8010dc6 <floor+0xce>
 8010dc2:	3401      	adds	r4, #1
 8010dc4:	e006      	b.n	8010dd4 <floor+0xdc>
 8010dc6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010dca:	2301      	movs	r3, #1
 8010dcc:	40b3      	lsls	r3, r6
 8010dce:	441d      	add	r5, r3
 8010dd0:	45a8      	cmp	r8, r5
 8010dd2:	d8f6      	bhi.n	8010dc2 <floor+0xca>
 8010dd4:	ea25 0507 	bic.w	r5, r5, r7
 8010dd8:	e7b1      	b.n	8010d3e <floor+0x46>
 8010dda:	2500      	movs	r5, #0
 8010ddc:	462c      	mov	r4, r5
 8010dde:	e7ae      	b.n	8010d3e <floor+0x46>
 8010de0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8010de4:	e7ab      	b.n	8010d3e <floor+0x46>
 8010de6:	bf00      	nop
 8010de8:	8800759c 	.word	0x8800759c
 8010dec:	7e37e43c 	.word	0x7e37e43c
 8010df0:	bff00000 	.word	0xbff00000
 8010df4:	000fffff 	.word	0x000fffff

08010df8 <_init>:
 8010df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010dfa:	bf00      	nop
 8010dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010dfe:	bc08      	pop	{r3}
 8010e00:	469e      	mov	lr, r3
 8010e02:	4770      	bx	lr

08010e04 <_fini>:
 8010e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e06:	bf00      	nop
 8010e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e0a:	bc08      	pop	{r3}
 8010e0c:	469e      	mov	lr, r3
 8010e0e:	4770      	bx	lr
