

================================================================
== Vivado HLS Report for 'Sobel_rgb2yuv_bt709'
================================================================
* Date:           Fri Oct 13 12:01:12 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        Sobel_df_inline_l2_p_l2_u_l1_p
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|     21|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      24|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|      24|     21|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +------------------------------------------+-------------------------------------+--------------+
    |                 Instance                 |                Module               |  Expression  |
    +------------------------------------------+-------------------------------------+--------------+
    |Sobel_mac_muladd_16ns_7ns_21ns_23_1_U427  |Sobel_mac_muladd_16ns_7ns_21ns_23_1  | i0 + i1 * i2 |
    |Sobel_mac_muladd_16ns_9ns_23ns_24_1_U428  |Sobel_mac_muladd_16ns_9ns_23ns_24_1  | i0 * i1 + i2 |
    +------------------------------------------+-------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |tmp_5_fu_92_p2  |     +    |      0|  0|  21|          21|          21|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  21|          21|          21|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |b_read_reg_132  |  8|   0|    8|          0|
    |g_read_reg_138  |  8|   0|    8|          0|
    |r_read_reg_143  |  8|   0|    8|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 24|   0|   24|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | Sobel_rgb2yuv_bt709 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | Sobel_rgb2yuv_bt709 | return value |
|ap_return  | out |    8| ap_ctrl_hs | Sobel_rgb2yuv_bt709 | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | Sobel_rgb2yuv_bt709 | return value |
|r          |  in |    8|   ap_none  |          r          |    scalar    |
|g          |  in |    8|   ap_none  |          g          |    scalar    |
|b          |  in |    8|   ap_none  |          b          |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

