[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13510       tick       2531950       1155138       1110284       2531950 
      2  13510       tick       4302020       2097026       2079949       4302020 
      3  13510       tick       4303517       2098048       2082457       4303517 
      4  13510       tick       4304705       2098338       2083296       4304705 
      5  13510       tick       4304719       2098188       2082711       4304719 
      6  13510       tick       4304367       2098427       2081528       4304367 
      7  13510       tick       4308135       2100006       2082505       4308135 
      8  13510       tick       4311769       2101598       2078659       4311769 
      9  13510       tick       4305657       2099956       2079983       4305657 
     10  13510       tick       4306352       2098328       2079927       4306352 
     11  13510       tick       4290184       2091683       2072835       4290184 
     12  13510       tick       4309497       2100462       2075464       4309497 
     13  13510       tick       4303772       2097868       2079716       4303772 
     14  13510       tick       4305860       2099577       2084054       4305860 
     15  13510       tick       4306203       2098442       2081649       4306203 
     16  13510       tick       4305303       2098486       2082459       4305303 
     17  13510       tick       4302223       2097209       2080838       4302223 
     18  13510       tick       4307517       2100207       2076926       4307517 
     19  13510       tick       4304380       2098120       2078906       4304380 
     20  13510       exit       2062865       1005329        993341       2062865 
