<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <link rel="stylesheet" type="text/css" href="style.css" />
  </head>
  <body lang="en">
    <section id="main">
      <header id="title">
        <h1>Alex b Elenjimattom</h1>
        <span class="subtitle">Sr. ASIC Design Verification Engineer, India</span>
      </header>
      <section class="main-block">
        <h2>
          <i class="fa fa-suitcase"></i> Experiences
        </h2>
        <section class="blocks">
          <div class="date">
            <span>2011</span><span>present</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3>NVIDIA Graphics Pvt Ltd - Senior ASIC Verification Engineer - 9 years</h3>
              <span class="location">Bangalore, India)</span>
            </header>
            <div>
              <ul>
                <li>Experience in UVM/System Verilog, Unit DV for CPU L1 cache, Unit DV for CPU Runahead feature, Block level feature verification owner for Runahead, System level DV for Memory Subsystem, DV effort estimation - test planning and execution, CPU Boot Validation on FPGA and Functional Simulator, Silicon Bring-up, Post Silicon Testing and Debug, RTL debug, Computer Architecture, Dynamic Recompilation Micro-code validation </li>
              </ul>
              </div>
          </div>
        </section>
      </section>
      <section class="main-block">
        <h2>
          <i class="fa fa-suitcase"></i> Projects
        </h2>
        <section class="blocks">
          <div class="date">
            <span>Today</span><span>Aug '18</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3><a href="https://en.wikipedia.org/wiki/Tegra#Orin">Orin</a> and Future CPU</h3>
              <span class="place">RTL Perf, Unit DV - UVM</span>
            </header>
            <div>
              <ul>
                <li>Ongoing Project for future CPU - Developing testplan and testbench infrastructure from scratch using UVM for CPU L1 Cache Verification</li>
                <li>Responsible for verification of critical features like Snoops, Evictions, Load Victim Tags, Barrier uops (test plan, tb-infra, feature bringup, feature accecpt, coverage closure) at L1 Cache Unit Testbench</li>
                <li>Owned testbench enhancement for System Coherency Fabric performance testing on RTL using UVM for Orin</li>
              </ul>
              </div>
          </div>
        </section>
        
        <section class="blocks">
          <div class="date">
            <span>Jul '18</span><span>May '18</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3>Future CPU</h3>
              <span class="place">OOO CPU performance on Perf Model simulator</span>
            </header>
            <div>
              <ul>
                <li>Developed native instruction snippets to exercise interesting performance scenarios to help architect the latest CPU</li>
              </ul>
              </div>
          </div>
        </section>
        <section class="blocks">
          <div class="date">
            <span>Apr '18</span><span>Dec '17</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3><a href="https://en.wikipedia.org/wiki/Tegra#Xavier">Xavier</a></h3>
              <span class="place">Silicon Bringup, Silicon Testing</span>
            </header>
            <div>
              <ul>
                <li>Travelled to Santa-Clara office and did first silicon sample bring-up and silicon debug</li>
                <li>Silicon Bringup owner for level one native stimulus planning and testing for CPU</li>
                <li>Silicon debug across various CPU core units, root caused the issues to RTL / Dynamic Recompiler code / stimulus bugs using in-house silicon debug tools</li>
              </ul>
              </div>
          </div>
        </section>
        <section class="blocks">
          <div class="date">
            <span>2017</span><span>2015</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3><a href="https://en.wikipedia.org/wiki/Tegra#Xavier">Xavier</a></h3>
              <span class="place">Block(Core) level Runahead Feature Verification Lead, Memory Unit and L1 Cache DV - UVM</span>
            </header>
            <div>
              <ul>
                <li>Block(CPU Core) level Runahead feature verification Owner for a transactional memory model CPU</li>
                <li>Developed and executed Runahead feature verification testplan at block level (Core)</li>
                <li>Executed runahead feature verification at memory unit (Ld/St execution unit and L1 cache)</li>
              </ul>
              </div>
          </div>
        </section>
        
        <section class="blocks">
          <div class="date">
            <span>2015</span><span>2013</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3><a href="https://en.wikipedia.org/wiki/Tegra#Tegra_X2">Tegra_X2</a></h3>
              <span class="place">System level DV, MicroCode Validation, Micro Architectural Boot Verification on FPGA and Silicon, Silicon Bringup</span>
            </header>
            <div>
              <ul>
                <li>Testplan execution for the Memory Subsystem Design Verification on SOC for CPU transactions, including test writing, and failure debug on RTL</li>
                <li>Validation of dynamic recompilation software used in Denver2(Transactional memory model machine with Dynamic recompilation in HW), using constrained random ARM assembly code generators</li>
                <li>The 6 core (2 Denver2 and 4 A57) SOC supported a bunch of CPU configurations using a complex boot sequence (micro Architectural boot for the dynamic re-compiler and ARM Architectural boot), validated the boot sequence on functional simulators and FPGA</li>
                <li>Silicon Bring-up planning and execution on FPGA and Silicon, brought up the CPU on Day0</li>
              </ul>
              </div>
          </div>
        </section>
        <section class="blocks">
          <div class="date">
            <span>2013</span><span>2011</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3><a href="https://en.wikipedia.org/wiki/Project_Denver">Denver</a></h3>
              <span class="place">ARM-v8 Architectural Compliance, Silicon Bring-up, Post-Silicon Testing - PERL and Shell Scripting</span>
            </header>
            <div>
              <ul>
                <li>Worked with ARM - Bangalore to get ARM architectural compliance for Denver, was responsible for driving the team to get 100% ARMv8-A architectural compliance across functional simulators and RTL runs</li>
	        <li>Automated the ARM Compliance Suite Build, Release and Regression infrastructure to reduce the turnaround (ARM code drop to Nvidia Simulator run) time from 20-man days to 5-man days by enhancing the infrastructure</li>
                <li>Involved in test planning and execution of Silicon Bringup and testing for the first in house 64 bit ARMv8 CPU</li>
                <li>Setup 40 Silicon machine farm machines and LSF infrastructure using Perl, enabled entire CPU team engineers to get remote time-shared access to the limited number of silicon samples, during early Silicon bringup</li>
              </ul>
            </div>
          </div>
        </section>
        <section class="blocks">
          <div class="date">
            <span>2011</span><span>2009</span>
          </div>
          <div class="decorator">
          </div>
          <div class="details">
            <header>
              <h3>M-Tech Projects in IIT Roorkee</h3>
              <span class="place"><a href="https://www.iitr.ac.in/">IIT Roorkee</a></span>
            </header>
            <div>
              <li>Compeleted 4 projects on Machine Learning - Type 2 Fuzzy Logic for Classification and Control Problems</li>
              <li>Implemented ML solutions on Nvidia Tesla-C1060 GPGPU using CUDA v3.2 and obtained 60X to 200X fastness on Matlab simulations using GPGPU Vs High performance CPU</li>
            </div>
          </div>
        </section>
      </section>
    </section>
    <aside id="sidebar">
      <div class="side-block" id="contact">
        <h1>
          Contact Info
        </h1>
        <ul>
          <li><i class="fa fa-linkedin"></i><a href="http://linkedin.com/in/alexbelenj">linkedin.com/in/alexbelenj</a></li>
          <li><i class="fa fa-envelope"></i> <a href="mailto:alexbelenj@gmail.com?Subject=Hello%20Alex" target="_top">alexbelenj@gmail.com</a></li>
          <li><i class="fa fa-phone"></i> +91 9902220387 - India</li>
          <li><i class="fa fa-git"></i><a href="https://alexbelenj.github.io/">alexbelenj.github.io</a></li>
        </ul>
      </div>
      <div class="side-block" id="education">
        <h1>
          Education
        </h1>
        <ul>
          <p><b><small><li><a href="https://www.iitr.ac.in/">Indian Institute of Technology</a></b>, Roorkee - India, 2009 - 2011</li></small>
          <b><small>M-Tech in System Engg and Operations Research</small></b>
          <br><b><small> - CGPA 9.2/10</small></b> 
          <p><b><small><li><a href="http://www.mace.ac.in/">Mar Athanasius College of Engineering</a></b>, Kerala - India, 2005 - 2009</li></small>
          <b><small>B-tech in Electrical and Electronics Engineering</small></b>
        </ul>
      </div>
      <div class="side-block" id="skills">
        <h1>
          Skills
        </h1>
        <ul>
          <li><small>Design Verification</small></li>
          <li><small>UVM</small></li>
          <li><small>System Verilog</small></li>
          <li><small>Verification Planning and Effort Estimation</small></li>
          <li><small>Computer Architecture, CPU Cache and Memory Architecture</small></li>
          <li><small>HW-SW interaction - Dynamic Recompilation in HW</small></li>
          <li><small>Debugging - RTL, Functional Simulator, Silicon, Chip Bring-up</small></li>
          <li><small>Perl, Unix, Shell, Perforce, Deep Learning</small></li>
        </ul>
      </div>
      <div class="side-block" id="skills">
        <h1>
          Courses
        </h1>
        <ul>
        <p><a href="https://www.doulos.com/content/training/systemverilog_uvm_adopter.php">Dulos - UVM Adopter Course</a></p>
        <p><a href="https://www.coursera.org/account/accomplishments/specialization/certificate/XJHNVYR22U2K">Coursera - Deep Learning Specialization</a>
          <li><small><a href="https://www.coursera.org/account/accomplishments/certificate/VSCGREJW9XLG">Neural Networks and Deep Learning</a></small></li>
          <li><small><a href="https://www.coursera.org/account/accomplishments/certificate/ZXUYKAYSZHDP">Improving Deep Neural Networks: Hyperparameter tuning, Regularization and Optimization</a></small></li>
          <li><small><a href="https://www.coursera.org/account/accomplishments/certificate/2M7X9J6LJYSL">Structuring Machine Learning Projects</a></small></li>
          <li><small><a href="https://www.coursera.org/account/accomplishments/certificate/YC9PW45WB3UP">Convolutional Neural Networks</a></small></li>
          <li><small><a href="https://www.coursera.org/account/accomplishments/certificate/JWKBD6SWKG2M">Sequence Models</a></small></li>
        </p>
        </ul>
      </div>
    </aside>
  </body>
</html>
