// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DCEQueue_6(	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
  input  clock,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
  input  reset,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
  output io_enq_ready,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  io_enq_valid,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  io_enq_bits_masked,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  io_enq_bits_last,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  input  io_deq_ready,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output io_deq_valid,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output io_deq_bits_masked,	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
  output io_deq_bits_last	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:20:14]
);

  reg         ram_0_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_0_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_1_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_1_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_2_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_2_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_3_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_3_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_4_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_4_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_5_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_5_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_6_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_6_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_7_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_7_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_8_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_8_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_9_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_9_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_10_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_10_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_11_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_11_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_12_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_12_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_13_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_13_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_14_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_14_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_15_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg         ram_15_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
  reg  [3:0]  enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [3:0]  deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg         maybe_full;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:27:27]
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:28:33, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire        empty = ptr_match & ~maybe_full;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:27:27, :28:33, :29:{25,28}]
  wire        full = ptr_match & maybe_full;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:27:27, :28:33, :30:24]
  wire [15:0] _GEN = {{ram_15_masked}, {ram_14_masked}, {ram_13_masked}, {ram_12_masked}, {ram_11_masked}, {ram_10_masked}, {ram_9_masked}, {ram_8_masked}, {ram_7_masked}, {ram_6_masked}, {ram_5_masked}, {ram_4_masked}, {ram_3_masked}, {ram_2_masked}, {ram_1_masked}, {ram_0_masked}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire [15:0] _GEN_0 = {{ram_15_last}, {ram_14_last}, {ram_13_last}, {ram_12_last}, {ram_11_last}, {ram_10_last}, {ram_9_last}, {ram_8_last}, {ram_7_last}, {ram_6_last}, {ram_5_last}, {ram_4_last}, {ram_3_last}, {ram_2_last}, {ram_1_last}, {ram_0_last}};	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :57:15]
  wire        do_deq = io_deq_ready & ~empty;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:29:25, :54:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        do_enq = ~full & io_enq_valid;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:30:24, :55:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
    if (do_enq & enq_ptr_value == 4'h0) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_0_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_0_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'h1) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_1_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_1_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'h2) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_2_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_2_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'h3) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_3_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_3_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'h4) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_4_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_4_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'h5) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_5_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_5_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'h6) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_6_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_6_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'h7) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_7_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_7_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'h8) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_8_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_8_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'h9) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_9_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_9_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'hA) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_10_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_10_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'hB) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_11_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_11_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'hC) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_12_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_12_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'hD) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_13_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_13_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & enq_ptr_value == 4'hE) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :41:27, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_14_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_14_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (do_enq & (&enq_ptr_value)) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16, :44:16, :45:24, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram_15_masked <= io_enq_bits_masked;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
      ram_15_last <= io_enq_bits_last;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:24:16]
    end
    if (reset) begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      enq_ptr_value <= 4'h0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 4'h0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:23:45, :27:27]
    end
    else begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 4'h1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_deq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 4'h1;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (do_enq != do_deq)	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:27:27, :50:{15,27}, :51:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        maybe_full <= do_enq;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:27:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:12];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
    initial begin	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
        for (logic [3:0] i = 4'h0; i < 4'hD; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
        end	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
        ram_0_masked = _RANDOM[4'h0][24];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_0_last = _RANDOM[4'h0][25];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_masked = _RANDOM[4'h1][16];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_1_last = _RANDOM[4'h1][17];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_masked = _RANDOM[4'h2][8];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_2_last = _RANDOM[4'h2][9];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_3_masked = _RANDOM[4'h3][0];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_3_last = _RANDOM[4'h3][1];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_4_masked = _RANDOM[4'h3][24];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_4_last = _RANDOM[4'h3][25];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_5_masked = _RANDOM[4'h4][16];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_5_last = _RANDOM[4'h4][17];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_6_masked = _RANDOM[4'h5][8];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_6_last = _RANDOM[4'h5][9];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_7_masked = _RANDOM[4'h6][0];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_7_last = _RANDOM[4'h6][1];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_8_masked = _RANDOM[4'h6][24];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_8_last = _RANDOM[4'h6][25];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_9_masked = _RANDOM[4'h7][16];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_9_last = _RANDOM[4'h7][17];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_10_masked = _RANDOM[4'h8][8];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_10_last = _RANDOM[4'h8][9];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_11_masked = _RANDOM[4'h9][0];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_11_last = _RANDOM[4'h9][1];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_12_masked = _RANDOM[4'h9][24];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_12_last = _RANDOM[4'h9][25];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_13_masked = _RANDOM[4'hA][16];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_13_last = _RANDOM[4'hA][17];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_14_masked = _RANDOM[4'hB][8];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_14_last = _RANDOM[4'hB][9];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_15_masked = _RANDOM[4'hC][0];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        ram_15_last = _RANDOM[4'hC][1];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16]
        enq_ptr_value = _RANDOM[4'hC][19:16];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, src/main/scala/chisel3/util/Counter.scala:61:40]
        deq_ptr_value = _RANDOM[4'hC][23:20];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, src/main/scala/chisel3/util/Counter.scala:61:40]
        maybe_full = _RANDOM[4'hC][24];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :24:16, :27:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :30:24, :55:19]
  assign io_deq_valid = ~empty;	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :29:25, :54:19]
  assign io_deq_bits_masked = _GEN[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_last = _GEN_0[deq_ptr_value];	// @[generators/saturn/src/main/scala/common/DCEQueue.scala:12:7, :57:15, src/main/scala/chisel3/util/Counter.scala:61:40]
endmodule

