module bin_2_7seg (
	input [3:0] in,
	output [6:0] out
);

//abcdefg

assign out = (in == 4'b0000) ? 7'b0000001:
				 (in == 4'b0001) ? 7'b1001111:  
				 (in == 4'b0010) ? 7'b0010010:
				 (in == 4'b0011) ? 7'b0000110: 
				 (in == 4'b0100) ? 7'b1001100:
				 (in == 4'b0101) ? 7'b0100100: 
				 (in == 4'b0110) ? 7'b0100000:
				 (in == 4'b0111) ? 7'b0001111:
				 (in == 4'b1000) ? 7'b0000000:
				 (in == 4'b1001) ? 7'b0000100:
				 (in == 4'b1010 || in == 4'b1011 || in == 4'b1100 || in == 4'b1101 || in == 4'b1110 || in == 4'b1111) ? 7'b1111111 : 7'b1111111;
endmodule 