#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 29 19:22:00 2023
# Process ID: 22072
# Current directory: D:/ee332_lab/final_project/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19548 D:\ee332_lab\final_project\final_project\final_project.xpr
# Log file: D:/ee332_lab/final_project/final_project/vivado.log
# Journal file: D:/ee332_lab/final_project/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ee332_lab/final_project/final_project/final_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/ov5640_capture.vhd] -no_script -reset -force -quiet
remove_files  D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/ov5640_capture.vhd
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'd:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'bram'
INFO: [Project 1-454] Reading design checkpoint 'd:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk'
INFO: [Project 1-454] Reading design checkpoint 'd:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/c_shift_ram_0/c_shift_ram_0.dcp' for cell 'vga/ISP/reg1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1172.789 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk/inst'
Finished Parsing XDC File [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk/inst'
Parsing XDC File [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/ee332_lab/final_project/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk/inst'
Parsing XDC File [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc]
Finished Parsing XDC File [D:/ee332_lab/final_project/final_project/final_project.srcs/constrs_1/new/consfinal.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1851.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1936.156 ; gain = 921.496
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 29 21:07:49 2023...
