#
# Automatically generated file; DO NOT EDIT.
# Aspeed BootMCU Configuration
#
CONFIG_RAM_CODE_LOAD_SIZE=0x16000
CONFIG_PLAT_AST2700=y
CONFIG_SYS_MALLOC_LEN=0x800
CONFIG_SLI=y
CONFIG_BINARY_NAME="ast2700_rom"
CONFIG_SYS_MAX_SIZE=0x10000
CONFIG_USB=y
CONFIG_CPU_IBEX=y
CONFIG_SPI=y
CONFIG_RAM_CODE_ENTRY_ADDR=0x14bc0080
CONFIG_OTP=y
CONFIG_BSS_DATA_SIZE=0x800
CONFIG_CC_OPTIMIZE_NONE=y
CONFIG_WDT=y
CONFIG_ARCH_RISCV=y
CONFIG_SPI_FMC=y
CONFIG_SYS_INIT_STACK_ADDR=0x14bd7800
CONFIG_SYS_CONSOLE_BASE=0x14c33b00
CONFIG_RAM_CODE_LOAD_ADDR=0x14bc0000
CONFIG_SYS_TEXT_BASE=0x14b00000
CONFIG_COUNTER_FREQUENCY=200000000
CONFIG_SYS_ARCH="riscv"
CONFIG_UART=y
CONFIG_LTPI=y
CONFIG_MMC=y
CONFIG_SYS_PROJ="ast2700_rom"
CONFIG_BSS_DATA_ADDR=0x14bd7800
CONFIG_PROJ_AST2700_ROM=y
CONFIG_DEBUG=y
CONFIG_CROSS_COMPILE="../lowrisc-toolchain-gcc-rv32imcb-20220524-1/bin/riscv32-unknown-elf-"
