Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Appdata/Xilink/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot fast_adder_4bits_tb_behav xil_defaultlib.fast_adder_4bits_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [C:/Work/EGCO-380-FPGA/Fast_Adder/Fast_Adder.srcs/sim_1/new/fast_adder_tb.sv:11]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Cout' [C:/Work/EGCO-380-FPGA/Fast_Adder/Fast_Adder.srcs/sim_1/new/fast_adder_tb.sv:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
