// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "12/05/2023 13:35:25"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_kalkulator_integer (
	clk,
	rst_n,
	Seven_Segment,
	Digit_SS,
	led1,
	led2,
	led3,
	led4,
	send,
	rs232_rx,
	rs232_tx);
input 	clk;
input 	rst_n;
output 	[7:0] Seven_Segment;
output 	[3:0] Digit_SS;
output 	led1;
output 	led2;
output 	led3;
output 	led4;
input 	send;
input 	rs232_rx;
output 	rs232_tx;

// Design Ports Information
// Seven_Segment[0]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[3]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[4]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[5]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Seven_Segment[7]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[2]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digit_SS[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led1	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led2	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led3	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led4	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs232_tx	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// send	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Seven_Segment[0]~output_o ;
wire \Seven_Segment[1]~output_o ;
wire \Seven_Segment[2]~output_o ;
wire \Seven_Segment[3]~output_o ;
wire \Seven_Segment[4]~output_o ;
wire \Seven_Segment[5]~output_o ;
wire \Seven_Segment[6]~output_o ;
wire \Seven_Segment[7]~output_o ;
wire \Digit_SS[0]~output_o ;
wire \Digit_SS[1]~output_o ;
wire \Digit_SS[2]~output_o ;
wire \Digit_SS[3]~output_o ;
wire \led1~output_o ;
wire \led2~output_o ;
wire \led3~output_o ;
wire \led4~output_o ;
wire \rs232_tx~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \UART|CLOCK7S|count[0]~32_combout ;
wire \UART|CLOCK7S|count[21]~75 ;
wire \UART|CLOCK7S|count[22]~76_combout ;
wire \UART|CLOCK7S|count[22]~77 ;
wire \UART|CLOCK7S|count[23]~78_combout ;
wire \UART|CLOCK7S|count[23]~79 ;
wire \UART|CLOCK7S|count[24]~80_combout ;
wire \UART|CLOCK7S|count[24]~81 ;
wire \UART|CLOCK7S|count[25]~82_combout ;
wire \UART|CLOCK7S|count[25]~83 ;
wire \UART|CLOCK7S|count[26]~84_combout ;
wire \UART|CLOCK7S|count[26]~85 ;
wire \UART|CLOCK7S|count[27]~86_combout ;
wire \UART|CLOCK7S|count[27]~87 ;
wire \UART|CLOCK7S|count[28]~88_combout ;
wire \UART|CLOCK7S|count[28]~89 ;
wire \UART|CLOCK7S|count[29]~90_combout ;
wire \UART|CLOCK7S|count[29]~91 ;
wire \UART|CLOCK7S|count[30]~92_combout ;
wire \UART|CLOCK7S|count[30]~93 ;
wire \UART|CLOCK7S|count[31]~94_combout ;
wire \UART|CLOCK7S|LessThan0~3_combout ;
wire \UART|CLOCK7S|LessThan0~0_combout ;
wire \UART|CLOCK7S|LessThan0~1_combout ;
wire \UART|CLOCK7S|LessThan0~2_combout ;
wire \UART|CLOCK7S|LessThan0~4_combout ;
wire \UART|CLOCK7S|LessThan0~10_combout ;
wire \UART|CLOCK7S|count[0]~33 ;
wire \UART|CLOCK7S|count[1]~34_combout ;
wire \UART|CLOCK7S|count[1]~35 ;
wire \UART|CLOCK7S|count[2]~36_combout ;
wire \UART|CLOCK7S|count[2]~37 ;
wire \UART|CLOCK7S|count[3]~38_combout ;
wire \UART|CLOCK7S|count[3]~39 ;
wire \UART|CLOCK7S|count[4]~40_combout ;
wire \UART|CLOCK7S|count[4]~41 ;
wire \UART|CLOCK7S|count[5]~42_combout ;
wire \UART|CLOCK7S|count[5]~43 ;
wire \UART|CLOCK7S|count[6]~44_combout ;
wire \UART|CLOCK7S|count[6]~45 ;
wire \UART|CLOCK7S|count[7]~46_combout ;
wire \UART|CLOCK7S|count[7]~47 ;
wire \UART|CLOCK7S|count[8]~48_combout ;
wire \UART|CLOCK7S|count[8]~49 ;
wire \UART|CLOCK7S|count[9]~50_combout ;
wire \UART|CLOCK7S|count[9]~51 ;
wire \UART|CLOCK7S|count[10]~52_combout ;
wire \UART|CLOCK7S|count[10]~53 ;
wire \UART|CLOCK7S|count[11]~54_combout ;
wire \UART|CLOCK7S|count[11]~55 ;
wire \UART|CLOCK7S|count[12]~56_combout ;
wire \UART|CLOCK7S|count[12]~57 ;
wire \UART|CLOCK7S|count[13]~58_combout ;
wire \UART|CLOCK7S|count[13]~59 ;
wire \UART|CLOCK7S|count[14]~60_combout ;
wire \UART|CLOCK7S|count[14]~61 ;
wire \UART|CLOCK7S|count[15]~62_combout ;
wire \UART|CLOCK7S|count[15]~63 ;
wire \UART|CLOCK7S|count[16]~64_combout ;
wire \UART|CLOCK7S|count[16]~65 ;
wire \UART|CLOCK7S|count[17]~66_combout ;
wire \UART|CLOCK7S|count[17]~67 ;
wire \UART|CLOCK7S|count[18]~68_combout ;
wire \UART|CLOCK7S|count[18]~69 ;
wire \UART|CLOCK7S|count[19]~70_combout ;
wire \UART|CLOCK7S|count[19]~71 ;
wire \UART|CLOCK7S|count[20]~72_combout ;
wire \UART|CLOCK7S|count[20]~73 ;
wire \UART|CLOCK7S|count[21]~74_combout ;
wire \UART|CLOCK7S|LessThan0~6_combout ;
wire \UART|CLOCK7S|LessThan0~5_combout ;
wire \UART|CLOCK7S|LessThan0~7_combout ;
wire \UART|CLOCK7S|LessThan0~8_combout ;
wire \UART|CLOCK7S|LessThan0~9_combout ;
wire \UART|CLOCK7S|pulse_div~0_combout ;
wire \UART|CLOCK7S|pulse_div~feeder_combout ;
wire \UART|CLOCK7S|pulse_div~q ;
wire \UART|CLOCK7S|pulse_div~clkctrl_outclk ;
wire \UART|state_7s.s1~0_combout ;
wire \UART|state_7s.s1~q ;
wire \UART|state_7s.s2~0_combout ;
wire \UART|state_7s.s2~q ;
wire \UART|state_7s.s3~q ;
wire \UART|state_7s.s4~q ;
wire \rs232_rx~input_o ;
wire \UART|UART|speed_rx|cnt[0]~13_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \UART|UART|receiver|rs232_rx0~feeder_combout ;
wire \UART|UART|receiver|rs232_rx0~q ;
wire \UART|UART|receiver|rs232_rx1~feeder_combout ;
wire \UART|UART|receiver|rs232_rx1~q ;
wire \UART|UART|receiver|rs232_rx2~feeder_combout ;
wire \UART|UART|receiver|rs232_rx2~q ;
wire \UART|UART|receiver|rs232_rx3~q ;
wire \UART|UART|receiver|neg_rs232_rx~0_combout ;
wire \UART|UART|receiver|rx_int_i~0_combout ;
wire \UART|UART|receiver|rx_int_i~q ;
wire \UART|UART|receiver|num[0]~4_combout ;
wire \UART|UART|receiver|Add0~1_combout ;
wire \UART|UART|receiver|num[3]~0_combout ;
wire \UART|UART|receiver|num[2]~3_combout ;
wire \UART|UART|receiver|Add0~0_combout ;
wire \UART|UART|receiver|num[3]~2_combout ;
wire \UART|UART|receiver|rx_temp_data[7]~0_combout ;
wire \UART|UART|receiver|bps_start_r~0_combout ;
wire \UART|UART|receiver|bps_start_r~q ;
wire \UART|UART|speed_rx|cnt[1]~16 ;
wire \UART|UART|speed_rx|cnt[2]~17_combout ;
wire \UART|UART|speed_rx|cnt[2]~18 ;
wire \UART|UART|speed_rx|cnt[3]~19_combout ;
wire \UART|UART|speed_rx|cnt[3]~20 ;
wire \UART|UART|speed_rx|cnt[4]~21_combout ;
wire \UART|UART|speed_rx|cnt[4]~22 ;
wire \UART|UART|speed_rx|cnt[5]~23_combout ;
wire \UART|UART|speed_rx|Equal0~1_combout ;
wire \UART|UART|speed_rx|cnt[5]~24 ;
wire \UART|UART|speed_rx|cnt[6]~25_combout ;
wire \UART|UART|speed_rx|cnt[6]~26 ;
wire \UART|UART|speed_rx|cnt[7]~27_combout ;
wire \UART|UART|speed_rx|cnt[7]~28 ;
wire \UART|UART|speed_rx|cnt[8]~29_combout ;
wire \UART|UART|speed_rx|cnt[8]~30 ;
wire \UART|UART|speed_rx|cnt[9]~31_combout ;
wire \UART|UART|speed_rx|cnt[9]~32 ;
wire \UART|UART|speed_rx|cnt[10]~33_combout ;
wire \UART|UART|speed_rx|cnt[10]~34 ;
wire \UART|UART|speed_rx|cnt[11]~35_combout ;
wire \UART|UART|speed_rx|cnt[11]~36 ;
wire \UART|UART|speed_rx|cnt[12]~37_combout ;
wire \UART|UART|speed_rx|Equal0~2_combout ;
wire \UART|UART|speed_rx|Equal0~3_combout ;
wire \UART|UART|speed_rx|process_0~0_combout ;
wire \UART|UART|speed_rx|cnt[0]~14 ;
wire \UART|UART|speed_rx|cnt[1]~15_combout ;
wire \UART|UART|speed_rx|Equal0~0_combout ;
wire \UART|UART|speed_rx|process_1~1_combout ;
wire \UART|UART|speed_rx|process_1~2_combout ;
wire \UART|UART|speed_rx|process_1~0_combout ;
wire \UART|UART|speed_rx|process_1~3_combout ;
wire \UART|UART|speed_rx|clk_bps_r~q ;
wire \UART|UART|receiver|num[1]~1_combout ;
wire \UART|UART|receiver|rx_temp_data[6]~3_combout ;
wire \UART|UART|receiver|rx_temp_data[0]~15_combout ;
wire \UART|UART|receiver|rx_temp_data[0]~16_combout ;
wire \UART|UART|receiver|rx_data_r[0]~0_combout ;
wire \UART|UART|receiver|rx_temp_data[4]~11_combout ;
wire \UART|UART|receiver|rx_temp_data[4]~12_combout ;
wire \UART|UART|receiver|rx_temp_data[1]~13_combout ;
wire \UART|UART|receiver|rx_temp_data[1]~14_combout ;
wire \UART|UART|receiver|rx_temp_data[3]~8_combout ;
wire \UART|UART|receiver|rx_temp_data[3]~9_combout ;
wire \UART|UART|receiver|rx_temp_data[6]~6_combout ;
wire \UART|UART|receiver|rx_temp_data[2]~10_combout ;
wire \UART|CONVERT|Mux6~2_combout ;
wire \UART|UART|receiver|rx_temp_data[6]~7_combout ;
wire \UART|UART|receiver|rx_temp_data[5]~4_combout ;
wire \UART|UART|receiver|rx_temp_data[5]~5_combout ;
wire \UART|UART|receiver|rx_temp_data[7]~1_combout ;
wire \UART|UART|receiver|rx_temp_data[7]~2_combout ;
wire \UART|Equal1~0_combout ;
wire \UART|Equal5~0_combout ;
wire \UART|Selector287~1_combout ;
wire \UART|Equal3~0_combout ;
wire \UART|Equal3~1_combout ;
wire \UART|Equal3~2_combout ;
wire \UART|isSignedBit~0_combout ;
wire \UART|Equal3~3_combout ;
wire \UART|REG_M[2]~1_combout ;
wire \UART|Selector281~0_combout ;
wire \UART|Selector281~1_combout ;
wire \UART|receive_c~feeder_combout ;
wire \UART|receive_c~q ;
wire \UART|PengisianRegister~1_combout ;
wire \UART|isSignedBit~q ;
wire \UART|PengisianRegister~0_combout ;
wire \UART|CONVERT|Mux6~1_combout ;
wire \UART|CONVERT|Mux5~0_combout ;
wire \UART|CONVERT|Mux4~0_combout ;
wire \UART|Equal4~0_combout ;
wire \UART|Equal4~1_combout ;
wire \UART|CONVERT|Mux6~0_combout ;
wire \UART|CONVERT|Mux6~3_combout ;
wire \UART|CONVERT|Mux6~4_combout ;
wire \UART|CONVERT|Mux6~5_combout ;
wire \UART|Selector287~0_combout ;
wire \UART|Selector287~2_combout ;
wire \UART|state.RB~q ;
wire \UART|Selector288~0_combout ;
wire \UART|state.final~q ;
wire \UART|Selector285~0_combout ;
wire \UART|Equal1~1_combout ;
wire \UART|Equal1~2_combout ;
wire \UART|Selector285~1_combout ;
wire \UART|state.init~q ;
wire \UART|Selector286~0_combout ;
wire \UART|state.RA~q ;
wire \UART|Selector278~2_combout ;
wire \UART|REG_M[0]~0_combout ;
wire \UART|REG_M[0]~2_combout ;
wire \UART|Selector277~0_combout ;
wire \UART|Selector277~1_combout ;
wire \UART|Selector276~0_combout ;
wire \UART|Mux8~0_combout ;
wire \UART|Selector6~0_combout ;
wire \UART|Selector6~1_combout ;
wire \UART|Selector6~2_combout ;
wire \UART|Seven_Segment[1]~0_combout ;
wire \UART|Seven_Segment[1]~feeder_combout ;
wire \UART|Mux12~0_combout ;
wire \UART|Mux8~1_combout ;
wire \UART|Seven_Segment[2]~1_combout ;
wire \UART|Seven_Segment[2]~feeder_combout ;
wire \UART|Mux11~0_combout ;
wire \UART|Mux3~0_combout ;
wire \UART|Selector2~0_combout ;
wire \UART|Selector1~0_combout ;
wire \UART|Selector0~0_combout ;
wire \UART|Selector0~1_combout ;
wire \UART|Selector0~2_combout ;
wire \UART|Digit_SS[1]~0_combout ;
wire \UART|Digit_SS[2]~1_combout ;
wire \UART|Digit_SS[3]~2_combout ;
wire \UART|SendClock:sendCount[0]~1_combout ;
wire \UART|LessThan0~7_combout ;
wire \UART|LessThan0~8_combout ;
wire \UART|LessThan0~9_combout ;
wire \UART|LessThan0~10_combout ;
wire \UART|LessThan0~5_combout ;
wire \UART|LessThan0~0_combout ;
wire \UART|LessThan0~2_combout ;
wire \UART|LessThan0~1_combout ;
wire \UART|LessThan0~3_combout ;
wire \UART|LessThan0~4_combout ;
wire \UART|LessThan0~6_combout ;
wire \UART|LessThan0~11_combout ;
wire \UART|SendClock:sendCount[0]~q ;
wire \UART|SendClock:sendCount[0]~2 ;
wire \UART|SendClock:sendCount[1]~1_combout ;
wire \UART|SendClock:sendCount[1]~q ;
wire \UART|SendClock:sendCount[1]~2 ;
wire \UART|SendClock:sendCount[2]~1_combout ;
wire \UART|SendClock:sendCount[2]~q ;
wire \UART|SendClock:sendCount[2]~2 ;
wire \UART|SendClock:sendCount[3]~1_combout ;
wire \UART|SendClock:sendCount[3]~q ;
wire \UART|SendClock:sendCount[3]~2 ;
wire \UART|SendClock:sendCount[4]~1_combout ;
wire \UART|SendClock:sendCount[4]~q ;
wire \UART|SendClock:sendCount[4]~2 ;
wire \UART|SendClock:sendCount[5]~1_combout ;
wire \UART|SendClock:sendCount[5]~q ;
wire \UART|SendClock:sendCount[5]~2 ;
wire \UART|SendClock:sendCount[6]~1_combout ;
wire \UART|SendClock:sendCount[6]~q ;
wire \UART|SendClock:sendCount[6]~2 ;
wire \UART|SendClock:sendCount[7]~1_combout ;
wire \UART|SendClock:sendCount[7]~q ;
wire \UART|SendClock:sendCount[7]~2 ;
wire \UART|SendClock:sendCount[8]~1_combout ;
wire \UART|SendClock:sendCount[8]~q ;
wire \UART|SendClock:sendCount[8]~2 ;
wire \UART|SendClock:sendCount[9]~1_combout ;
wire \UART|SendClock:sendCount[9]~q ;
wire \UART|SendClock:sendCount[9]~2 ;
wire \UART|SendClock:sendCount[10]~1_combout ;
wire \UART|SendClock:sendCount[10]~q ;
wire \UART|SendClock:sendCount[10]~2 ;
wire \UART|SendClock:sendCount[11]~1_combout ;
wire \UART|SendClock:sendCount[11]~q ;
wire \UART|SendClock:sendCount[11]~2 ;
wire \UART|SendClock:sendCount[12]~1_combout ;
wire \UART|SendClock:sendCount[12]~q ;
wire \UART|SendClock:sendCount[12]~2 ;
wire \UART|SendClock:sendCount[13]~1_combout ;
wire \UART|SendClock:sendCount[13]~q ;
wire \UART|SendClock:sendCount[13]~2 ;
wire \UART|SendClock:sendCount[14]~1_combout ;
wire \UART|SendClock:sendCount[14]~q ;
wire \UART|SendClock:sendCount[14]~2 ;
wire \UART|SendClock:sendCount[15]~1_combout ;
wire \UART|SendClock:sendCount[15]~q ;
wire \UART|SendClock:sendCount[15]~2 ;
wire \UART|SendClock:sendCount[16]~1_combout ;
wire \UART|SendClock:sendCount[16]~q ;
wire \UART|SendClock:sendCount[16]~2 ;
wire \UART|SendClock:sendCount[17]~1_combout ;
wire \UART|SendClock:sendCount[17]~q ;
wire \UART|SendClock:sendCount[17]~2 ;
wire \UART|SendClock:sendCount[18]~1_combout ;
wire \UART|SendClock:sendCount[18]~q ;
wire \UART|SendClock:sendCount[18]~2 ;
wire \UART|SendClock:sendCount[19]~1_combout ;
wire \UART|SendClock:sendCount[19]~q ;
wire \UART|SendClock:sendCount[19]~2 ;
wire \UART|SendClock:sendCount[20]~1_combout ;
wire \UART|SendClock:sendCount[20]~q ;
wire \UART|SendClock:sendCount[20]~2 ;
wire \UART|SendClock:sendCount[21]~1_combout ;
wire \UART|SendClock:sendCount[21]~q ;
wire \UART|SendClock:sendCount[21]~2 ;
wire \UART|SendClock:sendCount[22]~1_combout ;
wire \UART|SendClock:sendCount[22]~q ;
wire \UART|SendClock:sendCount[22]~2 ;
wire \UART|SendClock:sendCount[23]~1_combout ;
wire \UART|SendClock:sendCount[23]~q ;
wire \UART|SendClock:sendCount[23]~2 ;
wire \UART|SendClock:sendCount[24]~1_combout ;
wire \UART|SendClock:sendCount[24]~q ;
wire \UART|SendClock:sendCount[24]~2 ;
wire \UART|SendClock:sendCount[25]~1_combout ;
wire \UART|SendClock:sendCount[25]~q ;
wire \UART|SendClock:sendCount[25]~2 ;
wire \UART|SendClock:sendCount[26]~1_combout ;
wire \UART|SendClock:sendCount[26]~q ;
wire \UART|SendClock:sendCount[26]~2 ;
wire \UART|SendClock:sendCount[27]~1_combout ;
wire \UART|SendClock:sendCount[27]~q ;
wire \UART|SendClock:sendCount[27]~2 ;
wire \UART|SendClock:sendCount[28]~1_combout ;
wire \UART|SendClock:sendCount[28]~q ;
wire \UART|SendClock:sendCount[28]~2 ;
wire \UART|SendClock:sendCount[29]~1_combout ;
wire \UART|SendClock:sendCount[29]~q ;
wire \UART|SendClock:sendCount[29]~2 ;
wire \UART|SendClock:sendCount[30]~1_combout ;
wire \UART|SendClock:sendCount[30]~q ;
wire \UART|SendClock:sendCount[30]~2 ;
wire \UART|SendClock:sendCount[31]~1_combout ;
wire \UART|SendClock:sendCount[31]~q ;
wire \UART|clk_send~0_combout ;
wire \UART|clk_send~feeder_combout ;
wire \UART|clk_send~q ;
wire \UART|clk_send~clkctrl_outclk ;
wire \UART|Selector289~0_combout ;
wire \UART|Selector320~0_combout ;
wire \UART|SendData:bcdCount[31]~q ;
wire \UART|Add30~0_combout ;
wire \UART|Selector320~1_combout ;
wire \UART|SendData:bcdCount[0]~q ;
wire \UART|Add30~1 ;
wire \UART|Add30~2_combout ;
wire \UART|Selector319~0_combout ;
wire \UART|SendData:bcdCount[1]~q ;
wire \UART|Add30~3 ;
wire \UART|Add30~4_combout ;
wire \UART|Selector318~0_combout ;
wire \UART|SendData:bcdCount[2]~q ;
wire \UART|Add30~5 ;
wire \UART|Add30~6_combout ;
wire \UART|Selector317~0_combout ;
wire \UART|SendData:bcdCount[3]~q ;
wire \UART|Add30~7 ;
wire \UART|Add30~8_combout ;
wire \UART|Selector316~0_combout ;
wire \UART|SendData:bcdCount[4]~q ;
wire \UART|Add30~9 ;
wire \UART|Add30~10_combout ;
wire \UART|Selector315~0_combout ;
wire \UART|SendData:bcdCount[5]~q ;
wire \UART|Add30~11 ;
wire \UART|Add30~12_combout ;
wire \UART|Selector314~0_combout ;
wire \UART|SendData:bcdCount[6]~q ;
wire \UART|Add30~13 ;
wire \UART|Add30~14_combout ;
wire \UART|Selector313~0_combout ;
wire \UART|SendData:bcdCount[7]~q ;
wire \UART|Add30~15 ;
wire \UART|Add30~16_combout ;
wire \UART|Selector312~0_combout ;
wire \UART|SendData:bcdCount[8]~q ;
wire \UART|Add30~17 ;
wire \UART|Add30~18_combout ;
wire \UART|Selector311~0_combout ;
wire \UART|SendData:bcdCount[9]~q ;
wire \UART|Add30~19 ;
wire \UART|Add30~20_combout ;
wire \UART|Selector310~0_combout ;
wire \UART|SendData:bcdCount[10]~q ;
wire \UART|Add30~21 ;
wire \UART|Add30~22_combout ;
wire \UART|Selector309~0_combout ;
wire \UART|SendData:bcdCount[11]~q ;
wire \UART|Add30~23 ;
wire \UART|Add30~24_combout ;
wire \UART|Selector308~0_combout ;
wire \UART|SendData:bcdCount[12]~q ;
wire \UART|Add30~25 ;
wire \UART|Add30~26_combout ;
wire \UART|Selector307~0_combout ;
wire \UART|SendData:bcdCount[13]~q ;
wire \UART|Add30~27 ;
wire \UART|Add30~28_combout ;
wire \UART|Selector306~0_combout ;
wire \UART|SendData:bcdCount[14]~q ;
wire \UART|Add30~29 ;
wire \UART|Add30~30_combout ;
wire \UART|Selector305~0_combout ;
wire \UART|SendData:bcdCount[15]~q ;
wire \UART|Add30~31 ;
wire \UART|Add30~32_combout ;
wire \UART|Selector304~0_combout ;
wire \UART|SendData:bcdCount[16]~q ;
wire \UART|Add30~33 ;
wire \UART|Add30~34_combout ;
wire \UART|Selector303~0_combout ;
wire \UART|SendData:bcdCount[17]~q ;
wire \UART|Add30~35 ;
wire \UART|Add30~36_combout ;
wire \UART|Selector302~0_combout ;
wire \UART|SendData:bcdCount[18]~q ;
wire \UART|Add30~37 ;
wire \UART|Add30~38_combout ;
wire \UART|Selector301~0_combout ;
wire \UART|SendData:bcdCount[19]~q ;
wire \UART|Add30~39 ;
wire \UART|Add30~40_combout ;
wire \UART|Selector300~0_combout ;
wire \UART|SendData:bcdCount[20]~q ;
wire \UART|Add30~41 ;
wire \UART|Add30~42_combout ;
wire \UART|Selector299~0_combout ;
wire \UART|SendData:bcdCount[21]~q ;
wire \UART|Add30~43 ;
wire \UART|Add30~44_combout ;
wire \UART|Selector298~0_combout ;
wire \UART|SendData:bcdCount[22]~q ;
wire \UART|Add30~45 ;
wire \UART|Add30~46_combout ;
wire \UART|Selector297~0_combout ;
wire \UART|SendData:bcdCount[23]~q ;
wire \UART|Add30~47 ;
wire \UART|Add30~48_combout ;
wire \UART|Selector296~0_combout ;
wire \UART|SendData:bcdCount[24]~q ;
wire \UART|Add30~49 ;
wire \UART|Add30~50_combout ;
wire \UART|Selector295~0_combout ;
wire \UART|SendData:bcdCount[25]~q ;
wire \UART|Add30~51 ;
wire \UART|Add30~52_combout ;
wire \UART|Selector294~0_combout ;
wire \UART|SendData:bcdCount[26]~q ;
wire \UART|Add30~53 ;
wire \UART|Add30~54_combout ;
wire \UART|Selector293~0_combout ;
wire \UART|SendData:bcdCount[27]~q ;
wire \UART|Add30~55 ;
wire \UART|Add30~56_combout ;
wire \UART|Selector292~0_combout ;
wire \UART|SendData:bcdCount[28]~q ;
wire \UART|Add30~57 ;
wire \UART|Add30~58_combout ;
wire \UART|Selector291~0_combout ;
wire \UART|SendData:bcdCount[29]~q ;
wire \UART|Add30~59 ;
wire \UART|Add30~60_combout ;
wire \UART|Selector290~0_combout ;
wire \UART|SendData:bcdCount[30]~q ;
wire \UART|Add30~61 ;
wire \UART|Add30~62_combout ;
wire \UART|LessThan15~1_combout ;
wire \UART|LessThan15~0_combout ;
wire \UART|LessThan15~2_combout ;
wire \UART|LessThan15~3_combout ;
wire \UART|LessThan15~4_combout ;
wire \UART|LessThan15~5_combout ;
wire \UART|LessThan15~6_combout ;
wire \UART|LessThan15~7_combout ;
wire \UART|LessThan15~8_combout ;
wire \UART|LessThan15~9_combout ;
wire \UART|LessThan15~10_combout ;
wire \UART|Selector326~0_combout ;
wire \UART|state_send.sendBCD~q ;
wire \UART|state_send.switch~q ;
wire \send~input_o ;
wire \UART|Selector328~0_combout ;
wire \UART|state_send.done~q ;
wire \UART|Selector321~0_combout ;
wire \UART|state_send.init~q ;
wire \UART|state_send.start~0_combout ;
wire \UART|state_send.start~q ;
wire \UART|SendData:convert[30]~0_combout ;
wire \UART|Selector329~0_combout ;
wire \UART|Selector329~1_combout ;
wire \UART|SendData:convert[31]~q ;
wire \UART|Add25~0_combout ;
wire \UART|Selector360~0_combout ;
wire \UART|SendData:convert[0]~2_combout ;
wire \UART|SendData:convert[0]~q ;
wire \UART|Add25~1 ;
wire \UART|Add25~2_combout ;
wire \UART|Selector359~0_combout ;
wire \UART|SendData:convert[1]~q ;
wire \UART|Add25~3 ;
wire \UART|Add25~4_combout ;
wire \UART|Selector358~0_combout ;
wire \UART|SendData:convert[2]~q ;
wire \UART|Add25~5 ;
wire \UART|Add25~6_combout ;
wire \UART|Selector357~0_combout ;
wire \UART|SendData:convert[3]~q ;
wire \UART|Add25~7 ;
wire \UART|Add25~8_combout ;
wire \UART|Selector356~0_combout ;
wire \UART|SendData:convert[4]~q ;
wire \UART|Add25~9 ;
wire \UART|Add25~10_combout ;
wire \UART|Selector355~0_combout ;
wire \UART|SendData:convert[5]~q ;
wire \UART|Add25~11 ;
wire \UART|Add25~12_combout ;
wire \UART|SendData:convert[6]~0_combout ;
wire \UART|SendData:convert[6]~q ;
wire \UART|Add25~13 ;
wire \UART|Add25~14_combout ;
wire \UART|SendData:convert[7]~0_combout ;
wire \UART|SendData:convert[7]~q ;
wire \UART|Add25~15 ;
wire \UART|Add25~16_combout ;
wire \UART|SendData:convert[8]~0_combout ;
wire \UART|SendData:convert[8]~q ;
wire \UART|Add25~17 ;
wire \UART|Add25~18_combout ;
wire \UART|SendData:convert[9]~0_combout ;
wire \UART|SendData:convert[9]~q ;
wire \UART|Add25~19 ;
wire \UART|Add25~20_combout ;
wire \UART|SendData:convert[10]~0_combout ;
wire \UART|SendData:convert[10]~q ;
wire \UART|Add25~21 ;
wire \UART|Add25~22_combout ;
wire \UART|SendData:convert[11]~0_combout ;
wire \UART|SendData:convert[11]~q ;
wire \UART|Add25~23 ;
wire \UART|Add25~24_combout ;
wire \UART|SendData:convert[12]~0_combout ;
wire \UART|SendData:convert[12]~q ;
wire \UART|Add25~25 ;
wire \UART|Add25~26_combout ;
wire \UART|SendData:convert[13]~0_combout ;
wire \UART|SendData:convert[13]~q ;
wire \UART|Add25~27 ;
wire \UART|Add25~28_combout ;
wire \UART|SendData:convert[14]~0_combout ;
wire \UART|SendData:convert[14]~q ;
wire \UART|Add25~29 ;
wire \UART|Add25~30_combout ;
wire \UART|SendData:convert[15]~0_combout ;
wire \UART|SendData:convert[15]~q ;
wire \UART|Add25~31 ;
wire \UART|Add25~32_combout ;
wire \UART|SendData:convert[16]~0_combout ;
wire \UART|SendData:convert[16]~q ;
wire \UART|Add25~33 ;
wire \UART|Add25~34_combout ;
wire \UART|SendData:convert[17]~0_combout ;
wire \UART|SendData:convert[17]~q ;
wire \UART|Add25~35 ;
wire \UART|Add25~36_combout ;
wire \UART|SendData:convert[18]~0_combout ;
wire \UART|SendData:convert[18]~q ;
wire \UART|Add25~37 ;
wire \UART|Add25~38_combout ;
wire \UART|SendData:convert[19]~0_combout ;
wire \UART|SendData:convert[19]~q ;
wire \UART|Add25~39 ;
wire \UART|Add25~40_combout ;
wire \UART|SendData:convert[20]~0_combout ;
wire \UART|SendData:convert[20]~q ;
wire \UART|Add25~41 ;
wire \UART|Add25~42_combout ;
wire \UART|SendData:convert[21]~0_combout ;
wire \UART|SendData:convert[21]~q ;
wire \UART|Add25~43 ;
wire \UART|Add25~44_combout ;
wire \UART|SendData:convert[22]~0_combout ;
wire \UART|SendData:convert[22]~q ;
wire \UART|Add25~45 ;
wire \UART|Add25~46_combout ;
wire \UART|SendData:convert[23]~0_combout ;
wire \UART|SendData:convert[23]~q ;
wire \UART|Add25~47 ;
wire \UART|Add25~48_combout ;
wire \UART|SendData:convert[24]~0_combout ;
wire \UART|SendData:convert[24]~q ;
wire \UART|Add25~49 ;
wire \UART|Add25~50_combout ;
wire \UART|SendData:convert[25]~0_combout ;
wire \UART|SendData:convert[25]~q ;
wire \UART|Add25~51 ;
wire \UART|Add25~52_combout ;
wire \UART|SendData:convert[26]~0_combout ;
wire \UART|SendData:convert[26]~q ;
wire \UART|Add25~53 ;
wire \UART|Add25~54_combout ;
wire \UART|SendData:convert[27]~0_combout ;
wire \UART|SendData:convert[27]~q ;
wire \UART|Add25~55 ;
wire \UART|Add25~56_combout ;
wire \UART|SendData:convert[28]~0_combout ;
wire \UART|SendData:convert[28]~q ;
wire \UART|Add25~57 ;
wire \UART|Add25~58_combout ;
wire \UART|SendData:convert[29]~0_combout ;
wire \UART|SendData:convert[29]~q ;
wire \UART|Add25~59 ;
wire \UART|Add25~61 ;
wire \UART|Add25~62_combout ;
wire \UART|Add25~60_combout ;
wire \UART|LessThan2~4_combout ;
wire \UART|LessThan2~5_combout ;
wire \UART|LessThan2~0_combout ;
wire \UART|LessThan2~2_combout ;
wire \UART|LessThan2~1_combout ;
wire \UART|LessThan2~3_combout ;
wire \UART|LessThan2~6_combout ;
wire \UART|LessThan2~7_combout ;
wire \UART|LessThan2~8_combout ;
wire \UART|LessThan2~9_combout ;
wire \UART|Selector324~0_combout ;
wire \UART|state_send.adder~q ;
wire \UART|Selector323~0_combout ;
wire \UART|state_send.shift~q ;
wire \UART|Selector401~0_combout ;
wire \UART|SendData:convert[30]~1_combout ;
wire \UART|SendData:convert[30]~q ;
wire \UART|LessThan1~6_combout ;
wire \UART|LessThan1~7_combout ;
wire \UART|LessThan1~5_combout ;
wire \UART|LessThan1~4_combout ;
wire \UART|LessThan1~8_combout ;
wire \UART|LessThan1~2_combout ;
wire \UART|LessThan1~1_combout ;
wire \UART|LessThan1~0_combout ;
wire \UART|LessThan1~3_combout ;
wire \UART|LessThan1~9_combout ;
wire \UART|Selector325~0_combout ;
wire \UART|state_send.prepare~q ;
wire \UART|Selector450~0_combout ;
wire \UART|led4~q ;
wire \UART|Selector451~0_combout ;
wire \UART|Selector451~1_combout ;
wire \UART|send_signal~q ;
wire \UART|UART|transmitter|tx_int0~feeder_combout ;
wire \UART|UART|transmitter|tx_int0~q ;
wire \UART|UART|transmitter|tx_int1~feeder_combout ;
wire \UART|UART|transmitter|tx_int1~q ;
wire \UART|UART|transmitter|tx_int2~feeder_combout ;
wire \UART|UART|transmitter|tx_int2~q ;
wire \UART|UART|speed_tx|cnt[0]~13_combout ;
wire \UART|UART|transmitter|bps_start_r~2_combout ;
wire \UART|UART|transmitter|bps_start_r~q ;
wire \UART|UART|speed_tx|Equal0~2_combout ;
wire \UART|UART|speed_tx|Equal0~3_combout ;
wire \UART|UART|speed_tx|Equal0~1_combout ;
wire \UART|UART|speed_tx|Equal0~0_combout ;
wire \UART|UART|speed_tx|process_0~0_combout ;
wire \UART|UART|speed_tx|cnt[0]~14 ;
wire \UART|UART|speed_tx|cnt[1]~15_combout ;
wire \UART|UART|speed_tx|cnt[1]~16 ;
wire \UART|UART|speed_tx|cnt[2]~17_combout ;
wire \UART|UART|speed_tx|cnt[2]~18 ;
wire \UART|UART|speed_tx|cnt[3]~19_combout ;
wire \UART|UART|speed_tx|cnt[3]~20 ;
wire \UART|UART|speed_tx|cnt[4]~21_combout ;
wire \UART|UART|speed_tx|cnt[4]~22 ;
wire \UART|UART|speed_tx|cnt[5]~23_combout ;
wire \UART|UART|speed_tx|cnt[5]~24 ;
wire \UART|UART|speed_tx|cnt[6]~25_combout ;
wire \UART|UART|speed_tx|cnt[6]~26 ;
wire \UART|UART|speed_tx|cnt[7]~27_combout ;
wire \UART|UART|speed_tx|cnt[7]~28 ;
wire \UART|UART|speed_tx|cnt[8]~29_combout ;
wire \UART|UART|speed_tx|cnt[8]~30 ;
wire \UART|UART|speed_tx|cnt[9]~31_combout ;
wire \UART|UART|speed_tx|cnt[9]~32 ;
wire \UART|UART|speed_tx|cnt[10]~33_combout ;
wire \UART|UART|speed_tx|cnt[10]~34 ;
wire \UART|UART|speed_tx|cnt[11]~35_combout ;
wire \UART|UART|speed_tx|cnt[11]~36 ;
wire \UART|UART|speed_tx|cnt[12]~37_combout ;
wire \UART|UART|speed_tx|process_1~2_combout ;
wire \UART|UART|speed_tx|process_1~1_combout ;
wire \UART|UART|speed_tx|process_1~0_combout ;
wire \UART|UART|speed_tx|process_1~3_combout ;
wire \UART|UART|speed_tx|clk_bps_r~q ;
wire \UART|UART|transmitter|num[3]~0_combout ;
wire \UART|UART|transmitter|num[0]~4_combout ;
wire \UART|UART|transmitter|num[1]~3_combout ;
wire \UART|UART|transmitter|Add0~1_combout ;
wire \UART|UART|transmitter|num[2]~2_combout ;
wire \UART|UART|transmitter|Add0~0_combout ;
wire \UART|UART|transmitter|num[3]~1_combout ;
wire \UART|UART|transmitter|Equal0~0_combout ;
wire \UART|UART|transmitter|tx_en~2_combout ;
wire \UART|UART|transmitter|tx_en~q ;
wire \UART|UART|transmitter|rs232_tx_r~0_combout ;
wire \UART|REG_IN_BINER_SHIFT[0]~0_combout ;
wire \UART|Selector400~0_combout ;
wire \UART|Selector399~0_combout ;
wire \UART|Selector398~0_combout ;
wire \UART|Selector397~0_combout ;
wire \UART|Selector396~0_combout ;
wire \UART|Selector395~0_combout ;
wire \UART|Selector394~0_combout ;
wire \UART|Selector393~0_combout ;
wire \UART|Selector392~0_combout ;
wire \UART|Selector391~0_combout ;
wire \UART|Selector390~0_combout ;
wire \UART|Selector389~0_combout ;
wire \UART|Selector388~0_combout ;
wire \UART|Selector387~0_combout ;
wire \UART|Selector386~0_combout ;
wire \UART|Selector385~0_combout ;
wire \UART|Selector384~0_combout ;
wire \UART|Selector383~0_combout ;
wire \UART|Selector382~0_combout ;
wire \UART|Selector381~0_combout ;
wire \UART|Selector380~0_combout ;
wire \UART|Selector379~0_combout ;
wire \UART|Selector378~0_combout ;
wire \UART|Selector377~0_combout ;
wire \UART|Selector376~0_combout ;
wire \UART|Selector375~0_combout ;
wire \UART|Selector374~0_combout ;
wire \UART|Selector373~0_combout ;
wire \UART|Selector372~0_combout ;
wire \UART|Selector371~0_combout ;
wire \UART|Selector370~0_combout ;
wire \UART|Selector369~0_combout ;
wire \UART|Selector368~0_combout ;
wire \UART|Selector367~0_combout ;
wire \UART|Selector366~0_combout ;
wire \UART|Selector365~0_combout ;
wire \UART|Selector364~0_combout ;
wire \UART|Selector363~0_combout ;
wire \UART|Selector362~0_combout ;
wire \UART|Selector361~0_combout ;
wire \UART|REG_OUT_BCD[0]~63_combout ;
wire \UART|Selector435~0_combout ;
wire \UART|REG_OUT_BCD[14]~10_combout ;
wire \UART|REG_OUT_BCD[14]~11_combout ;
wire \UART|REG_OUT_BCD[1]~65_combout ;
wire \UART|REG_OUT_BCD[1]~66_combout ;
wire \UART|REG_OUT_BCD[2]~61_combout ;
wire \UART|REG_OUT_BCD[2]~62_combout ;
wire \UART|Add29~0_combout ;
wire \UART|REG_OUT_BCD[3]~57_combout ;
wire \UART|REG_OUT_BCD[3]~60_combout ;
wire \UART|REG_OUT_BCD[2]~58_combout ;
wire \UART|REG_OUT_BCD[2]~59_combout ;
wire \UART|REG_OUT_BCD[0]~64_combout ;
wire \UART|REG_OUT_BCD[4]~51_combout ;
wire \UART|REG_OUT_BCD[4]~52_combout ;
wire \UART|REG_OUT_BCD[5]~54_combout ;
wire \UART|REG_OUT_BCD[5]~55_combout ;
wire \UART|REG_OUT_BCD[5]~56_combout ;
wire \UART|REG_OUT_BCD[6]~48_combout ;
wire \UART|REG_OUT_BCD[6]~49_combout ;
wire \UART|REG_OUT_BCD[6]~50_combout ;
wire \UART|REG_OUT_BCD~40_combout ;
wire \UART|REG_OUT_BCD[14]~14_combout ;
wire \UART|REG_OUT_BCD[9]~37_combout ;
wire \UART|REG_OUT_BCD[9]~38_combout ;
wire \UART|REG_OUT_BCD~23_combout ;
wire \UART|REG_OUT_BCD[7]~41_combout ;
wire \UART|REG_OUT_BCD[7]~42_combout ;
wire \UART|REG_OUT_BCD[7]~47_combout ;
wire \UART|REG_OUT_BCD[11]~24_combout ;
wire \UART|REG_OUT_BCD[11]~25_combout ;
wire \UART|REG_OUT_BCD[11]~30_combout ;
wire \UART|Selector433~0_combout ;
wire \UART|REG_OUT_BCD[39]~67_combout ;
wire \UART|Selector429~0_combout ;
wire \UART|Selector425~0_combout ;
wire \UART|Selector424~0_combout ;
wire \UART|Selector422~0_combout ;
wire \UART|REG_OUT_BCD[10]~26_combout ;
wire \UART|REG_OUT_BCD[10]~27_combout ;
wire \UART|Selector421~0_combout ;
wire \UART|Selector420~0_combout ;
wire \UART|Selector418~0_combout ;
wire \UART|Selector417~0_combout ;
wire \UART|Selector416~0_combout ;
wire \UART|Selector412~0_combout ;
wire \UART|Selector408~0_combout ;
wire \UART|Selector411~0_combout ;
wire \UART|Selector407~0_combout ;
wire \UART|Selector410~0_combout ;
wire \UART|Selector406~0_combout ;
wire \UART|REG_OUT_BCD[10]~28_combout ;
wire \UART|REG_OUT_BCD[10]~29_combout ;
wire \UART|REG_OUT_BCD[9]~39_combout ;
wire \UART|REG_OUT_BCD[10]~31_combout ;
wire \UART|REG_OUT_BCD[10]~32_combout ;
wire \UART|REG_OUT_BCD[10]~33_combout ;
wire \UART|REG_OUT_BCD[14]~15_combout ;
wire \UART|REG_OUT_BCD[14]~7_combout ;
wire \UART|Selector431~0_combout ;
wire \UART|REG_OUT_BCD[14]~6_combout ;
wire \UART|REG_OUT_BCD[14]~4_combout ;
wire \UART|REG_OUT_BCD[14]~5_combout ;
wire \UART|REG_OUT_BCD[14]~8_combout ;
wire \UART|Selector404~0_combout ;
wire \UART|Selector403~0_combout ;
wire \UART|Selector402~0_combout ;
wire \UART|REG_OUT_BCD[14]~9_combout ;
wire \UART|REG_OUT_BCD[14]~12_combout ;
wire \UART|REG_OUT_BCD[14]~16_combout ;
wire \UART|Add26~0_combout ;
wire \UART|REG_OUT_BCD[15]~3_combout ;
wire \UART|REG_OUT_BCD[15]~2_combout ;
wire \UART|REG_OUT_BCD[15]~13_combout ;
wire \UART|Selector430~0_combout ;
wire \UART|Selector426~0_combout ;
wire \UART|REG_OUT_BCD[7]~43_combout ;
wire \UART|REG_OUT_BCD[7]~44_combout ;
wire \UART|REG_OUT_BCD[7]~45_combout ;
wire \UART|REG_OUT_BCD[7]~46_combout ;
wire \UART|REG_OUT_BCD[4]~53_combout ;
wire \UART|REG_OUT_BCD[8]~34_combout ;
wire \UART|REG_OUT_BCD[8]~35_combout ;
wire \UART|REG_OUT_BCD[8]~36_combout ;
wire \UART|REG_OUT_BCD[12]~17_combout ;
wire \UART|REG_OUT_BCD[12]~18_combout ;
wire \UART|REG_OUT_BCD[12]~19_combout ;
wire \UART|REG_OUT_BCD[13]~20_combout ;
wire \UART|REG_OUT_BCD[13]~21_combout ;
wire \UART|REG_OUT_BCD[13]~22_combout ;
wire \UART|Selector432~0_combout ;
wire \UART|Selector428~0_combout ;
wire \UART|Selector427~0_combout ;
wire \UART|Selector423~0_combout ;
wire \UART|Selector419~0_combout ;
wire \UART|Selector415~0_combout ;
wire \UART|Selector414~0_combout ;
wire \UART|Selector413~0_combout ;
wire \UART|Selector409~0_combout ;
wire \UART|Selector405~0_combout ;
wire \UART|CONVERT_TO_ASCII|Mux5~0_combout ;
wire \UART|UART|transmitter|neg_tx_int~combout ;
wire \UART|CONVERT_TO_ASCII|Mux6~0_combout ;
wire \UART|CONVERT_TO_ASCII|Mux4~0_combout ;
wire \UART|UART|transmitter|rs232_tx_r~1_combout ;
wire \UART|UART|transmitter|rs232_tx_r~2_combout ;
wire \UART|CONVERT_TO_ASCII|Mux1~2_combout ;
wire \UART|CONVERT_TO_ASCII|Mux2~0_combout ;
wire \UART|CONVERT_TO_ASCII|Mux1~1_combout ;
wire \UART|UART|transmitter|Mux0~0_combout ;
wire \UART|CONVERT_TO_ASCII|Mux1~0_combout ;
wire \UART|UART|transmitter|Mux0~1_combout ;
wire \UART|UART|transmitter|rs232_tx_r~3_combout ;
wire \UART|UART|transmitter|rs232_tx_r~4_combout ;
wire \UART|UART|transmitter|rs232_tx_r~q ;
wire [7:0] \UART|Seven_Segment ;
wire [12:0] \UART|UART|speed_tx|cnt ;
wire [31:0] \UART|CLOCK7S|count ;
wire [12:0] \UART|UART|speed_rx|cnt ;
wire [7:0] \UART|UART|receiver|rx_data_r ;
wire [3:0] \UART|UART|transmitter|num ;
wire [3:0] \UART|Digit_SS ;
wire [2:0] \UART|REG_M ;
wire [7:0] \UART|UART|transmitter|tx_data_i ;
wire [47:0] \UART|REG_OUT_BCD ;
wire [7:0] \UART|UART|receiver|rx_temp_data ;
wire [3:0] \UART|UART|receiver|num ;
wire [40:0] \UART|REG_IN_BINER_SHIFT ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \Seven_Segment[0]~output (
	.i(\UART|Seven_Segment [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[0]~output .bus_hold = "false";
defparam \Seven_Segment[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \Seven_Segment[1]~output (
	.i(\UART|Seven_Segment [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[1]~output .bus_hold = "false";
defparam \Seven_Segment[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \Seven_Segment[2]~output (
	.i(\UART|Seven_Segment [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[2]~output .bus_hold = "false";
defparam \Seven_Segment[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \Seven_Segment[3]~output (
	.i(\UART|Seven_Segment [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[3]~output .bus_hold = "false";
defparam \Seven_Segment[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \Seven_Segment[4]~output (
	.i(\UART|Seven_Segment [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[4]~output .bus_hold = "false";
defparam \Seven_Segment[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \Seven_Segment[5]~output (
	.i(\UART|Seven_Segment [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[5]~output .bus_hold = "false";
defparam \Seven_Segment[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \Seven_Segment[6]~output (
	.i(\UART|Seven_Segment [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[6]~output .bus_hold = "false";
defparam \Seven_Segment[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \Seven_Segment[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Seven_Segment[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Seven_Segment[7]~output .bus_hold = "false";
defparam \Seven_Segment[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \Digit_SS[0]~output (
	.i(\UART|Digit_SS [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[0]~output .bus_hold = "false";
defparam \Digit_SS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \Digit_SS[1]~output (
	.i(\UART|Digit_SS [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[1]~output .bus_hold = "false";
defparam \Digit_SS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \Digit_SS[2]~output (
	.i(\UART|Digit_SS [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[2]~output .bus_hold = "false";
defparam \Digit_SS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \Digit_SS[3]~output (
	.i(\UART|Digit_SS [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digit_SS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digit_SS[3]~output .bus_hold = "false";
defparam \Digit_SS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \led1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led1~output_o ),
	.obar());
// synopsys translate_off
defparam \led1~output .bus_hold = "false";
defparam \led1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \led2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led2~output_o ),
	.obar());
// synopsys translate_off
defparam \led2~output .bus_hold = "false";
defparam \led2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \led3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led3~output_o ),
	.obar());
// synopsys translate_off
defparam \led3~output .bus_hold = "false";
defparam \led3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \led4~output (
	.i(\UART|led4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led4~output_o ),
	.obar());
// synopsys translate_off
defparam \led4~output .bus_hold = "false";
defparam \led4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \rs232_tx~output (
	.i(!\UART|UART|transmitter|rs232_tx_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs232_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \rs232_tx~output .bus_hold = "false";
defparam \rs232_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
cycloneive_lcell_comb \UART|CLOCK7S|count[0]~32 (
// Equation(s):
// \UART|CLOCK7S|count[0]~32_combout  = \UART|CLOCK7S|count [0] $ (VCC)
// \UART|CLOCK7S|count[0]~33  = CARRY(\UART|CLOCK7S|count [0])

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|CLOCK7S|count[0]~32_combout ),
	.cout(\UART|CLOCK7S|count[0]~33 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[0]~32 .lut_mask = 16'h33CC;
defparam \UART|CLOCK7S|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneive_lcell_comb \UART|CLOCK7S|count[21]~74 (
// Equation(s):
// \UART|CLOCK7S|count[21]~74_combout  = (\UART|CLOCK7S|count [21] & (!\UART|CLOCK7S|count[20]~73 )) # (!\UART|CLOCK7S|count [21] & ((\UART|CLOCK7S|count[20]~73 ) # (GND)))
// \UART|CLOCK7S|count[21]~75  = CARRY((!\UART|CLOCK7S|count[20]~73 ) # (!\UART|CLOCK7S|count [21]))

	.dataa(\UART|CLOCK7S|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[20]~73 ),
	.combout(\UART|CLOCK7S|count[21]~74_combout ),
	.cout(\UART|CLOCK7S|count[21]~75 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[21]~74 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneive_lcell_comb \UART|CLOCK7S|count[22]~76 (
// Equation(s):
// \UART|CLOCK7S|count[22]~76_combout  = (\UART|CLOCK7S|count [22] & (\UART|CLOCK7S|count[21]~75  $ (GND))) # (!\UART|CLOCK7S|count [22] & (!\UART|CLOCK7S|count[21]~75  & VCC))
// \UART|CLOCK7S|count[22]~77  = CARRY((\UART|CLOCK7S|count [22] & !\UART|CLOCK7S|count[21]~75 ))

	.dataa(\UART|CLOCK7S|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[21]~75 ),
	.combout(\UART|CLOCK7S|count[22]~76_combout ),
	.cout(\UART|CLOCK7S|count[22]~77 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[22]~76 .lut_mask = 16'hA50A;
defparam \UART|CLOCK7S|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \UART|CLOCK7S|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[22] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneive_lcell_comb \UART|CLOCK7S|count[23]~78 (
// Equation(s):
// \UART|CLOCK7S|count[23]~78_combout  = (\UART|CLOCK7S|count [23] & (!\UART|CLOCK7S|count[22]~77 )) # (!\UART|CLOCK7S|count [23] & ((\UART|CLOCK7S|count[22]~77 ) # (GND)))
// \UART|CLOCK7S|count[23]~79  = CARRY((!\UART|CLOCK7S|count[22]~77 ) # (!\UART|CLOCK7S|count [23]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[22]~77 ),
	.combout(\UART|CLOCK7S|count[23]~78_combout ),
	.cout(\UART|CLOCK7S|count[23]~79 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[23]~78 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N15
dffeas \UART|CLOCK7S|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[23] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneive_lcell_comb \UART|CLOCK7S|count[24]~80 (
// Equation(s):
// \UART|CLOCK7S|count[24]~80_combout  = (\UART|CLOCK7S|count [24] & (\UART|CLOCK7S|count[23]~79  $ (GND))) # (!\UART|CLOCK7S|count [24] & (!\UART|CLOCK7S|count[23]~79  & VCC))
// \UART|CLOCK7S|count[24]~81  = CARRY((\UART|CLOCK7S|count [24] & !\UART|CLOCK7S|count[23]~79 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[23]~79 ),
	.combout(\UART|CLOCK7S|count[24]~80_combout ),
	.cout(\UART|CLOCK7S|count[24]~81 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[24]~80 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \UART|CLOCK7S|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[24] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneive_lcell_comb \UART|CLOCK7S|count[25]~82 (
// Equation(s):
// \UART|CLOCK7S|count[25]~82_combout  = (\UART|CLOCK7S|count [25] & (!\UART|CLOCK7S|count[24]~81 )) # (!\UART|CLOCK7S|count [25] & ((\UART|CLOCK7S|count[24]~81 ) # (GND)))
// \UART|CLOCK7S|count[25]~83  = CARRY((!\UART|CLOCK7S|count[24]~81 ) # (!\UART|CLOCK7S|count [25]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[24]~81 ),
	.combout(\UART|CLOCK7S|count[25]~82_combout ),
	.cout(\UART|CLOCK7S|count[25]~83 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[25]~82 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \UART|CLOCK7S|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[25] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cycloneive_lcell_comb \UART|CLOCK7S|count[26]~84 (
// Equation(s):
// \UART|CLOCK7S|count[26]~84_combout  = (\UART|CLOCK7S|count [26] & (\UART|CLOCK7S|count[25]~83  $ (GND))) # (!\UART|CLOCK7S|count [26] & (!\UART|CLOCK7S|count[25]~83  & VCC))
// \UART|CLOCK7S|count[26]~85  = CARRY((\UART|CLOCK7S|count [26] & !\UART|CLOCK7S|count[25]~83 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[25]~83 ),
	.combout(\UART|CLOCK7S|count[26]~84_combout ),
	.cout(\UART|CLOCK7S|count[26]~85 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[26]~84 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \UART|CLOCK7S|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[26] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneive_lcell_comb \UART|CLOCK7S|count[27]~86 (
// Equation(s):
// \UART|CLOCK7S|count[27]~86_combout  = (\UART|CLOCK7S|count [27] & (!\UART|CLOCK7S|count[26]~85 )) # (!\UART|CLOCK7S|count [27] & ((\UART|CLOCK7S|count[26]~85 ) # (GND)))
// \UART|CLOCK7S|count[27]~87  = CARRY((!\UART|CLOCK7S|count[26]~85 ) # (!\UART|CLOCK7S|count [27]))

	.dataa(\UART|CLOCK7S|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[26]~85 ),
	.combout(\UART|CLOCK7S|count[27]~86_combout ),
	.cout(\UART|CLOCK7S|count[27]~87 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[27]~86 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \UART|CLOCK7S|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[27] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \UART|CLOCK7S|count[28]~88 (
// Equation(s):
// \UART|CLOCK7S|count[28]~88_combout  = (\UART|CLOCK7S|count [28] & (\UART|CLOCK7S|count[27]~87  $ (GND))) # (!\UART|CLOCK7S|count [28] & (!\UART|CLOCK7S|count[27]~87  & VCC))
// \UART|CLOCK7S|count[28]~89  = CARRY((\UART|CLOCK7S|count [28] & !\UART|CLOCK7S|count[27]~87 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[27]~87 ),
	.combout(\UART|CLOCK7S|count[28]~88_combout ),
	.cout(\UART|CLOCK7S|count[28]~89 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[28]~88 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \UART|CLOCK7S|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[28] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \UART|CLOCK7S|count[29]~90 (
// Equation(s):
// \UART|CLOCK7S|count[29]~90_combout  = (\UART|CLOCK7S|count [29] & (!\UART|CLOCK7S|count[28]~89 )) # (!\UART|CLOCK7S|count [29] & ((\UART|CLOCK7S|count[28]~89 ) # (GND)))
// \UART|CLOCK7S|count[29]~91  = CARRY((!\UART|CLOCK7S|count[28]~89 ) # (!\UART|CLOCK7S|count [29]))

	.dataa(\UART|CLOCK7S|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[28]~89 ),
	.combout(\UART|CLOCK7S|count[29]~90_combout ),
	.cout(\UART|CLOCK7S|count[29]~91 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[29]~90 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \UART|CLOCK7S|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[29] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneive_lcell_comb \UART|CLOCK7S|count[30]~92 (
// Equation(s):
// \UART|CLOCK7S|count[30]~92_combout  = (\UART|CLOCK7S|count [30] & (\UART|CLOCK7S|count[29]~91  $ (GND))) # (!\UART|CLOCK7S|count [30] & (!\UART|CLOCK7S|count[29]~91  & VCC))
// \UART|CLOCK7S|count[30]~93  = CARRY((\UART|CLOCK7S|count [30] & !\UART|CLOCK7S|count[29]~91 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[29]~91 ),
	.combout(\UART|CLOCK7S|count[30]~92_combout ),
	.cout(\UART|CLOCK7S|count[30]~93 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[30]~92 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \UART|CLOCK7S|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[30] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneive_lcell_comb \UART|CLOCK7S|count[31]~94 (
// Equation(s):
// \UART|CLOCK7S|count[31]~94_combout  = \UART|CLOCK7S|count [31] $ (\UART|CLOCK7S|count[30]~93 )

	.dataa(\UART|CLOCK7S|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|CLOCK7S|count[30]~93 ),
	.combout(\UART|CLOCK7S|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|count[31]~94 .lut_mask = 16'h5A5A;
defparam \UART|CLOCK7S|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \UART|CLOCK7S|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[31] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~3 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~3_combout  = (\UART|CLOCK7S|count [10]) # ((\UART|CLOCK7S|count [12]) # ((\UART|CLOCK7S|count [11]) # (\UART|CLOCK7S|count [9])))

	.dataa(\UART|CLOCK7S|count [10]),
	.datab(\UART|CLOCK7S|count [12]),
	.datac(\UART|CLOCK7S|count [11]),
	.datad(\UART|CLOCK7S|count [9]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~0 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~0_combout  = (\UART|CLOCK7S|count [6]) # ((\UART|CLOCK7S|count [7]) # (\UART|CLOCK7S|count [5]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [6]),
	.datac(\UART|CLOCK7S|count [7]),
	.datad(\UART|CLOCK7S|count [5]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~0 .lut_mask = 16'hFFFC;
defparam \UART|CLOCK7S|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N20
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~1 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~1_combout  = (\UART|CLOCK7S|count [3] & ((\UART|CLOCK7S|count [2]) # ((\UART|CLOCK7S|count [0] & \UART|CLOCK7S|count [1]))))

	.dataa(\UART|CLOCK7S|count [2]),
	.datab(\UART|CLOCK7S|count [3]),
	.datac(\UART|CLOCK7S|count [0]),
	.datad(\UART|CLOCK7S|count [1]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~1 .lut_mask = 16'hC888;
defparam \UART|CLOCK7S|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~2 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~2_combout  = (\UART|CLOCK7S|count [8] & ((\UART|CLOCK7S|LessThan0~0_combout ) # ((\UART|CLOCK7S|count [4] & \UART|CLOCK7S|LessThan0~1_combout ))))

	.dataa(\UART|CLOCK7S|count [4]),
	.datab(\UART|CLOCK7S|count [8]),
	.datac(\UART|CLOCK7S|LessThan0~0_combout ),
	.datad(\UART|CLOCK7S|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~2 .lut_mask = 16'hC8C0;
defparam \UART|CLOCK7S|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N12
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~4 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~4_combout  = (\UART|CLOCK7S|count [14] & ((\UART|CLOCK7S|count [13]) # ((\UART|CLOCK7S|LessThan0~3_combout ) # (\UART|CLOCK7S|LessThan0~2_combout ))))

	.dataa(\UART|CLOCK7S|count [13]),
	.datab(\UART|CLOCK7S|count [14]),
	.datac(\UART|CLOCK7S|LessThan0~3_combout ),
	.datad(\UART|CLOCK7S|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~4 .lut_mask = 16'hCCC8;
defparam \UART|CLOCK7S|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~10 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~10_combout  = (!\UART|CLOCK7S|count [31] & ((\UART|CLOCK7S|LessThan0~9_combout ) # (\UART|CLOCK7S|LessThan0~4_combout )))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [31]),
	.datac(\UART|CLOCK7S|LessThan0~9_combout ),
	.datad(\UART|CLOCK7S|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~10 .lut_mask = 16'h3330;
defparam \UART|CLOCK7S|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \UART|CLOCK7S|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[0] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneive_lcell_comb \UART|CLOCK7S|count[1]~34 (
// Equation(s):
// \UART|CLOCK7S|count[1]~34_combout  = (\UART|CLOCK7S|count [1] & (!\UART|CLOCK7S|count[0]~33 )) # (!\UART|CLOCK7S|count [1] & ((\UART|CLOCK7S|count[0]~33 ) # (GND)))
// \UART|CLOCK7S|count[1]~35  = CARRY((!\UART|CLOCK7S|count[0]~33 ) # (!\UART|CLOCK7S|count [1]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[0]~33 ),
	.combout(\UART|CLOCK7S|count[1]~34_combout ),
	.cout(\UART|CLOCK7S|count[1]~35 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[1]~34 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \UART|CLOCK7S|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[1] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneive_lcell_comb \UART|CLOCK7S|count[2]~36 (
// Equation(s):
// \UART|CLOCK7S|count[2]~36_combout  = (\UART|CLOCK7S|count [2] & (\UART|CLOCK7S|count[1]~35  $ (GND))) # (!\UART|CLOCK7S|count [2] & (!\UART|CLOCK7S|count[1]~35  & VCC))
// \UART|CLOCK7S|count[2]~37  = CARRY((\UART|CLOCK7S|count [2] & !\UART|CLOCK7S|count[1]~35 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[1]~35 ),
	.combout(\UART|CLOCK7S|count[2]~36_combout ),
	.cout(\UART|CLOCK7S|count[2]~37 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[2]~36 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \UART|CLOCK7S|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[2] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
cycloneive_lcell_comb \UART|CLOCK7S|count[3]~38 (
// Equation(s):
// \UART|CLOCK7S|count[3]~38_combout  = (\UART|CLOCK7S|count [3] & (!\UART|CLOCK7S|count[2]~37 )) # (!\UART|CLOCK7S|count [3] & ((\UART|CLOCK7S|count[2]~37 ) # (GND)))
// \UART|CLOCK7S|count[3]~39  = CARRY((!\UART|CLOCK7S|count[2]~37 ) # (!\UART|CLOCK7S|count [3]))

	.dataa(\UART|CLOCK7S|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[2]~37 ),
	.combout(\UART|CLOCK7S|count[3]~38_combout ),
	.cout(\UART|CLOCK7S|count[3]~39 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[3]~38 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N7
dffeas \UART|CLOCK7S|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[3] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneive_lcell_comb \UART|CLOCK7S|count[4]~40 (
// Equation(s):
// \UART|CLOCK7S|count[4]~40_combout  = (\UART|CLOCK7S|count [4] & (\UART|CLOCK7S|count[3]~39  $ (GND))) # (!\UART|CLOCK7S|count [4] & (!\UART|CLOCK7S|count[3]~39  & VCC))
// \UART|CLOCK7S|count[4]~41  = CARRY((\UART|CLOCK7S|count [4] & !\UART|CLOCK7S|count[3]~39 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[3]~39 ),
	.combout(\UART|CLOCK7S|count[4]~40_combout ),
	.cout(\UART|CLOCK7S|count[4]~41 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[4]~40 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \UART|CLOCK7S|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[4] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N10
cycloneive_lcell_comb \UART|CLOCK7S|count[5]~42 (
// Equation(s):
// \UART|CLOCK7S|count[5]~42_combout  = (\UART|CLOCK7S|count [5] & (!\UART|CLOCK7S|count[4]~41 )) # (!\UART|CLOCK7S|count [5] & ((\UART|CLOCK7S|count[4]~41 ) # (GND)))
// \UART|CLOCK7S|count[5]~43  = CARRY((!\UART|CLOCK7S|count[4]~41 ) # (!\UART|CLOCK7S|count [5]))

	.dataa(\UART|CLOCK7S|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[4]~41 ),
	.combout(\UART|CLOCK7S|count[5]~42_combout ),
	.cout(\UART|CLOCK7S|count[5]~43 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[5]~42 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \UART|CLOCK7S|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[5] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneive_lcell_comb \UART|CLOCK7S|count[6]~44 (
// Equation(s):
// \UART|CLOCK7S|count[6]~44_combout  = (\UART|CLOCK7S|count [6] & (\UART|CLOCK7S|count[5]~43  $ (GND))) # (!\UART|CLOCK7S|count [6] & (!\UART|CLOCK7S|count[5]~43  & VCC))
// \UART|CLOCK7S|count[6]~45  = CARRY((\UART|CLOCK7S|count [6] & !\UART|CLOCK7S|count[5]~43 ))

	.dataa(\UART|CLOCK7S|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[5]~43 ),
	.combout(\UART|CLOCK7S|count[6]~44_combout ),
	.cout(\UART|CLOCK7S|count[6]~45 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[6]~44 .lut_mask = 16'hA50A;
defparam \UART|CLOCK7S|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \UART|CLOCK7S|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[6] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N14
cycloneive_lcell_comb \UART|CLOCK7S|count[7]~46 (
// Equation(s):
// \UART|CLOCK7S|count[7]~46_combout  = (\UART|CLOCK7S|count [7] & (!\UART|CLOCK7S|count[6]~45 )) # (!\UART|CLOCK7S|count [7] & ((\UART|CLOCK7S|count[6]~45 ) # (GND)))
// \UART|CLOCK7S|count[7]~47  = CARRY((!\UART|CLOCK7S|count[6]~45 ) # (!\UART|CLOCK7S|count [7]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[6]~45 ),
	.combout(\UART|CLOCK7S|count[7]~46_combout ),
	.cout(\UART|CLOCK7S|count[7]~47 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[7]~46 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \UART|CLOCK7S|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[7] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneive_lcell_comb \UART|CLOCK7S|count[8]~48 (
// Equation(s):
// \UART|CLOCK7S|count[8]~48_combout  = (\UART|CLOCK7S|count [8] & (\UART|CLOCK7S|count[7]~47  $ (GND))) # (!\UART|CLOCK7S|count [8] & (!\UART|CLOCK7S|count[7]~47  & VCC))
// \UART|CLOCK7S|count[8]~49  = CARRY((\UART|CLOCK7S|count [8] & !\UART|CLOCK7S|count[7]~47 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[7]~47 ),
	.combout(\UART|CLOCK7S|count[8]~48_combout ),
	.cout(\UART|CLOCK7S|count[8]~49 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[8]~48 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \UART|CLOCK7S|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[8] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N18
cycloneive_lcell_comb \UART|CLOCK7S|count[9]~50 (
// Equation(s):
// \UART|CLOCK7S|count[9]~50_combout  = (\UART|CLOCK7S|count [9] & (!\UART|CLOCK7S|count[8]~49 )) # (!\UART|CLOCK7S|count [9] & ((\UART|CLOCK7S|count[8]~49 ) # (GND)))
// \UART|CLOCK7S|count[9]~51  = CARRY((!\UART|CLOCK7S|count[8]~49 ) # (!\UART|CLOCK7S|count [9]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[8]~49 ),
	.combout(\UART|CLOCK7S|count[9]~50_combout ),
	.cout(\UART|CLOCK7S|count[9]~51 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[9]~50 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \UART|CLOCK7S|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[9] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneive_lcell_comb \UART|CLOCK7S|count[10]~52 (
// Equation(s):
// \UART|CLOCK7S|count[10]~52_combout  = (\UART|CLOCK7S|count [10] & (\UART|CLOCK7S|count[9]~51  $ (GND))) # (!\UART|CLOCK7S|count [10] & (!\UART|CLOCK7S|count[9]~51  & VCC))
// \UART|CLOCK7S|count[10]~53  = CARRY((\UART|CLOCK7S|count [10] & !\UART|CLOCK7S|count[9]~51 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[9]~51 ),
	.combout(\UART|CLOCK7S|count[10]~52_combout ),
	.cout(\UART|CLOCK7S|count[10]~53 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[10]~52 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \UART|CLOCK7S|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[10] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneive_lcell_comb \UART|CLOCK7S|count[11]~54 (
// Equation(s):
// \UART|CLOCK7S|count[11]~54_combout  = (\UART|CLOCK7S|count [11] & (!\UART|CLOCK7S|count[10]~53 )) # (!\UART|CLOCK7S|count [11] & ((\UART|CLOCK7S|count[10]~53 ) # (GND)))
// \UART|CLOCK7S|count[11]~55  = CARRY((!\UART|CLOCK7S|count[10]~53 ) # (!\UART|CLOCK7S|count [11]))

	.dataa(\UART|CLOCK7S|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[10]~53 ),
	.combout(\UART|CLOCK7S|count[11]~54_combout ),
	.cout(\UART|CLOCK7S|count[11]~55 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[11]~54 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N23
dffeas \UART|CLOCK7S|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[11] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N24
cycloneive_lcell_comb \UART|CLOCK7S|count[12]~56 (
// Equation(s):
// \UART|CLOCK7S|count[12]~56_combout  = (\UART|CLOCK7S|count [12] & (\UART|CLOCK7S|count[11]~55  $ (GND))) # (!\UART|CLOCK7S|count [12] & (!\UART|CLOCK7S|count[11]~55  & VCC))
// \UART|CLOCK7S|count[12]~57  = CARRY((\UART|CLOCK7S|count [12] & !\UART|CLOCK7S|count[11]~55 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[11]~55 ),
	.combout(\UART|CLOCK7S|count[12]~56_combout ),
	.cout(\UART|CLOCK7S|count[12]~57 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[12]~56 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \UART|CLOCK7S|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[12] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneive_lcell_comb \UART|CLOCK7S|count[13]~58 (
// Equation(s):
// \UART|CLOCK7S|count[13]~58_combout  = (\UART|CLOCK7S|count [13] & (!\UART|CLOCK7S|count[12]~57 )) # (!\UART|CLOCK7S|count [13] & ((\UART|CLOCK7S|count[12]~57 ) # (GND)))
// \UART|CLOCK7S|count[13]~59  = CARRY((!\UART|CLOCK7S|count[12]~57 ) # (!\UART|CLOCK7S|count [13]))

	.dataa(\UART|CLOCK7S|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[12]~57 ),
	.combout(\UART|CLOCK7S|count[13]~58_combout ),
	.cout(\UART|CLOCK7S|count[13]~59 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[13]~58 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \UART|CLOCK7S|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[13] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneive_lcell_comb \UART|CLOCK7S|count[14]~60 (
// Equation(s):
// \UART|CLOCK7S|count[14]~60_combout  = (\UART|CLOCK7S|count [14] & (\UART|CLOCK7S|count[13]~59  $ (GND))) # (!\UART|CLOCK7S|count [14] & (!\UART|CLOCK7S|count[13]~59  & VCC))
// \UART|CLOCK7S|count[14]~61  = CARRY((\UART|CLOCK7S|count [14] & !\UART|CLOCK7S|count[13]~59 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[13]~59 ),
	.combout(\UART|CLOCK7S|count[14]~60_combout ),
	.cout(\UART|CLOCK7S|count[14]~61 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[14]~60 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \UART|CLOCK7S|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[14] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneive_lcell_comb \UART|CLOCK7S|count[15]~62 (
// Equation(s):
// \UART|CLOCK7S|count[15]~62_combout  = (\UART|CLOCK7S|count [15] & (!\UART|CLOCK7S|count[14]~61 )) # (!\UART|CLOCK7S|count [15] & ((\UART|CLOCK7S|count[14]~61 ) # (GND)))
// \UART|CLOCK7S|count[15]~63  = CARRY((!\UART|CLOCK7S|count[14]~61 ) # (!\UART|CLOCK7S|count [15]))

	.dataa(\UART|CLOCK7S|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[14]~61 ),
	.combout(\UART|CLOCK7S|count[15]~62_combout ),
	.cout(\UART|CLOCK7S|count[15]~63 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[15]~62 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \UART|CLOCK7S|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[15] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cycloneive_lcell_comb \UART|CLOCK7S|count[16]~64 (
// Equation(s):
// \UART|CLOCK7S|count[16]~64_combout  = (\UART|CLOCK7S|count [16] & (\UART|CLOCK7S|count[15]~63  $ (GND))) # (!\UART|CLOCK7S|count [16] & (!\UART|CLOCK7S|count[15]~63  & VCC))
// \UART|CLOCK7S|count[16]~65  = CARRY((\UART|CLOCK7S|count [16] & !\UART|CLOCK7S|count[15]~63 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[15]~63 ),
	.combout(\UART|CLOCK7S|count[16]~64_combout ),
	.cout(\UART|CLOCK7S|count[16]~65 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[16]~64 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N1
dffeas \UART|CLOCK7S|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[16] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneive_lcell_comb \UART|CLOCK7S|count[17]~66 (
// Equation(s):
// \UART|CLOCK7S|count[17]~66_combout  = (\UART|CLOCK7S|count [17] & (!\UART|CLOCK7S|count[16]~65 )) # (!\UART|CLOCK7S|count [17] & ((\UART|CLOCK7S|count[16]~65 ) # (GND)))
// \UART|CLOCK7S|count[17]~67  = CARRY((!\UART|CLOCK7S|count[16]~65 ) # (!\UART|CLOCK7S|count [17]))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[16]~65 ),
	.combout(\UART|CLOCK7S|count[17]~66_combout ),
	.cout(\UART|CLOCK7S|count[17]~67 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[17]~66 .lut_mask = 16'h3C3F;
defparam \UART|CLOCK7S|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \UART|CLOCK7S|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[17] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneive_lcell_comb \UART|CLOCK7S|count[18]~68 (
// Equation(s):
// \UART|CLOCK7S|count[18]~68_combout  = (\UART|CLOCK7S|count [18] & (\UART|CLOCK7S|count[17]~67  $ (GND))) # (!\UART|CLOCK7S|count [18] & (!\UART|CLOCK7S|count[17]~67  & VCC))
// \UART|CLOCK7S|count[18]~69  = CARRY((\UART|CLOCK7S|count [18] & !\UART|CLOCK7S|count[17]~67 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[17]~67 ),
	.combout(\UART|CLOCK7S|count[18]~68_combout ),
	.cout(\UART|CLOCK7S|count[18]~69 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[18]~68 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N5
dffeas \UART|CLOCK7S|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[18] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cycloneive_lcell_comb \UART|CLOCK7S|count[19]~70 (
// Equation(s):
// \UART|CLOCK7S|count[19]~70_combout  = (\UART|CLOCK7S|count [19] & (!\UART|CLOCK7S|count[18]~69 )) # (!\UART|CLOCK7S|count [19] & ((\UART|CLOCK7S|count[18]~69 ) # (GND)))
// \UART|CLOCK7S|count[19]~71  = CARRY((!\UART|CLOCK7S|count[18]~69 ) # (!\UART|CLOCK7S|count [19]))

	.dataa(\UART|CLOCK7S|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[18]~69 ),
	.combout(\UART|CLOCK7S|count[19]~70_combout ),
	.cout(\UART|CLOCK7S|count[19]~71 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[19]~70 .lut_mask = 16'h5A5F;
defparam \UART|CLOCK7S|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N7
dffeas \UART|CLOCK7S|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[19] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneive_lcell_comb \UART|CLOCK7S|count[20]~72 (
// Equation(s):
// \UART|CLOCK7S|count[20]~72_combout  = (\UART|CLOCK7S|count [20] & (\UART|CLOCK7S|count[19]~71  $ (GND))) # (!\UART|CLOCK7S|count [20] & (!\UART|CLOCK7S|count[19]~71  & VCC))
// \UART|CLOCK7S|count[20]~73  = CARRY((\UART|CLOCK7S|count [20] & !\UART|CLOCK7S|count[19]~71 ))

	.dataa(gnd),
	.datab(\UART|CLOCK7S|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|CLOCK7S|count[19]~71 ),
	.combout(\UART|CLOCK7S|count[20]~72_combout ),
	.cout(\UART|CLOCK7S|count[20]~73 ));
// synopsys translate_off
defparam \UART|CLOCK7S|count[20]~72 .lut_mask = 16'hC30C;
defparam \UART|CLOCK7S|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \UART|CLOCK7S|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[20] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N11
dffeas \UART|CLOCK7S|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|CLOCK7S|LessThan0~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|count[21] .is_wysiwyg = "true";
defparam \UART|CLOCK7S|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~6 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~6_combout  = (\UART|CLOCK7S|count [21]) # ((\UART|CLOCK7S|count [22]) # ((\UART|CLOCK7S|count [20]) # (\UART|CLOCK7S|count [19])))

	.dataa(\UART|CLOCK7S|count [21]),
	.datab(\UART|CLOCK7S|count [22]),
	.datac(\UART|CLOCK7S|count [20]),
	.datad(\UART|CLOCK7S|count [19]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~5 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~5_combout  = (\UART|CLOCK7S|count [16]) # ((\UART|CLOCK7S|count [15]) # ((\UART|CLOCK7S|count [18]) # (\UART|CLOCK7S|count [17])))

	.dataa(\UART|CLOCK7S|count [16]),
	.datab(\UART|CLOCK7S|count [15]),
	.datac(\UART|CLOCK7S|count [18]),
	.datad(\UART|CLOCK7S|count [17]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~7 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~7_combout  = (\UART|CLOCK7S|count [23]) # ((\UART|CLOCK7S|count [26]) # ((\UART|CLOCK7S|count [24]) # (\UART|CLOCK7S|count [25])))

	.dataa(\UART|CLOCK7S|count [23]),
	.datab(\UART|CLOCK7S|count [26]),
	.datac(\UART|CLOCK7S|count [24]),
	.datad(\UART|CLOCK7S|count [25]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~8 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~8_combout  = (\UART|CLOCK7S|count [29]) # ((\UART|CLOCK7S|count [28]) # ((\UART|CLOCK7S|count [27]) # (\UART|CLOCK7S|count [30])))

	.dataa(\UART|CLOCK7S|count [29]),
	.datab(\UART|CLOCK7S|count [28]),
	.datac(\UART|CLOCK7S|count [27]),
	.datad(\UART|CLOCK7S|count [30]),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N22
cycloneive_lcell_comb \UART|CLOCK7S|LessThan0~9 (
// Equation(s):
// \UART|CLOCK7S|LessThan0~9_combout  = (\UART|CLOCK7S|LessThan0~6_combout ) # ((\UART|CLOCK7S|LessThan0~5_combout ) # ((\UART|CLOCK7S|LessThan0~7_combout ) # (\UART|CLOCK7S|LessThan0~8_combout )))

	.dataa(\UART|CLOCK7S|LessThan0~6_combout ),
	.datab(\UART|CLOCK7S|LessThan0~5_combout ),
	.datac(\UART|CLOCK7S|LessThan0~7_combout ),
	.datad(\UART|CLOCK7S|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \UART|CLOCK7S|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneive_lcell_comb \UART|CLOCK7S|pulse_div~0 (
// Equation(s):
// \UART|CLOCK7S|pulse_div~0_combout  = \UART|CLOCK7S|pulse_div~q  $ (((!\UART|CLOCK7S|count [31] & ((\UART|CLOCK7S|LessThan0~9_combout ) # (\UART|CLOCK7S|LessThan0~4_combout )))))

	.dataa(\UART|CLOCK7S|LessThan0~9_combout ),
	.datab(\UART|CLOCK7S|count [31]),
	.datac(\UART|CLOCK7S|pulse_div~q ),
	.datad(\UART|CLOCK7S|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|pulse_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|pulse_div~0 .lut_mask = 16'hC3D2;
defparam \UART|CLOCK7S|pulse_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneive_lcell_comb \UART|CLOCK7S|pulse_div~feeder (
// Equation(s):
// \UART|CLOCK7S|pulse_div~feeder_combout  = \UART|CLOCK7S|pulse_div~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|CLOCK7S|pulse_div~0_combout ),
	.cin(gnd),
	.combout(\UART|CLOCK7S|pulse_div~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CLOCK7S|pulse_div~feeder .lut_mask = 16'hFF00;
defparam \UART|CLOCK7S|pulse_div~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N29
dffeas \UART|CLOCK7S|pulse_div (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CLOCK7S|pulse_div~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|CLOCK7S|pulse_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|CLOCK7S|pulse_div .is_wysiwyg = "true";
defparam \UART|CLOCK7S|pulse_div .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \UART|CLOCK7S|pulse_div~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\UART|CLOCK7S|pulse_div~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ));
// synopsys translate_off
defparam \UART|CLOCK7S|pulse_div~clkctrl .clock_type = "global clock";
defparam \UART|CLOCK7S|pulse_div~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \UART|state_7s.s1~0 (
// Equation(s):
// \UART|state_7s.s1~0_combout  = !\UART|state_7s.s4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_7s.s4~q ),
	.cin(gnd),
	.combout(\UART|state_7s.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|state_7s.s1~0 .lut_mask = 16'h00FF;
defparam \UART|state_7s.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \UART|state_7s.s1 (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|state_7s.s1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_7s.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_7s.s1 .is_wysiwyg = "true";
defparam \UART|state_7s.s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \UART|state_7s.s2~0 (
// Equation(s):
// \UART|state_7s.s2~0_combout  = !\UART|state_7s.s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_7s.s1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|state_7s.s2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|state_7s.s2~0 .lut_mask = 16'h0F0F;
defparam \UART|state_7s.s2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \UART|state_7s.s2 (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|state_7s.s2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_7s.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_7s.s2 .is_wysiwyg = "true";
defparam \UART|state_7s.s2 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \UART|state_7s.s3 (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|state_7s.s2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_7s.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_7s.s3 .is_wysiwyg = "true";
defparam \UART|state_7s.s3 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \UART|state_7s.s4 (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|state_7s.s3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_7s.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_7s.s4 .is_wysiwyg = "true";
defparam \UART|state_7s.s4 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \rs232_rx~input (
	.i(rs232_rx),
	.ibar(gnd),
	.o(\rs232_rx~input_o ));
// synopsys translate_off
defparam \rs232_rx~input .bus_hold = "false";
defparam \rs232_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[0]~13 (
// Equation(s):
// \UART|UART|speed_rx|cnt[0]~13_combout  = \UART|UART|speed_rx|cnt [0] $ (VCC)
// \UART|UART|speed_rx|cnt[0]~14  = CARRY(\UART|UART|speed_rx|cnt [0])

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|cnt[0]~13_combout ),
	.cout(\UART|UART|speed_rx|cnt[0]~14 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \UART|UART|speed_rx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \UART|UART|receiver|rs232_rx0~feeder (
// Equation(s):
// \UART|UART|receiver|rs232_rx0~feeder_combout  = \rs232_rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rs232_rx~input_o ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rs232_rx0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx0~feeder .lut_mask = 16'hFF00;
defparam \UART|UART|receiver|rs232_rx0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \UART|UART|receiver|rs232_rx0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rs232_rx0~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rs232_rx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx0 .is_wysiwyg = "true";
defparam \UART|UART|receiver|rs232_rx0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \UART|UART|receiver|rs232_rx1~feeder (
// Equation(s):
// \UART|UART|receiver|rs232_rx1~feeder_combout  = \UART|UART|receiver|rs232_rx0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART|receiver|rs232_rx0~q ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rs232_rx1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx1~feeder .lut_mask = 16'hFF00;
defparam \UART|UART|receiver|rs232_rx1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \UART|UART|receiver|rs232_rx1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rs232_rx1~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rs232_rx1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx1 .is_wysiwyg = "true";
defparam \UART|UART|receiver|rs232_rx1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \UART|UART|receiver|rs232_rx2~feeder (
// Equation(s):
// \UART|UART|receiver|rs232_rx2~feeder_combout  = \UART|UART|receiver|rs232_rx1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART|receiver|rs232_rx1~q ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rs232_rx2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx2~feeder .lut_mask = 16'hFF00;
defparam \UART|UART|receiver|rs232_rx2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \UART|UART|receiver|rs232_rx2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rs232_rx2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rs232_rx2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx2 .is_wysiwyg = "true";
defparam \UART|UART|receiver|rs232_rx2 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \UART|UART|receiver|rs232_rx3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rs232_rx2~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rs232_rx3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rs232_rx3 .is_wysiwyg = "true";
defparam \UART|UART|receiver|rs232_rx3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \UART|UART|receiver|neg_rs232_rx~0 (
// Equation(s):
// \UART|UART|receiver|neg_rs232_rx~0_combout  = (\UART|UART|receiver|rs232_rx2~q  & (!\UART|UART|receiver|rs232_rx0~q  & (\UART|UART|receiver|rs232_rx3~q  & !\UART|UART|receiver|rs232_rx1~q )))

	.dataa(\UART|UART|receiver|rs232_rx2~q ),
	.datab(\UART|UART|receiver|rs232_rx0~q ),
	.datac(\UART|UART|receiver|rs232_rx3~q ),
	.datad(\UART|UART|receiver|rs232_rx1~q ),
	.cin(gnd),
	.combout(\UART|UART|receiver|neg_rs232_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|neg_rs232_rx~0 .lut_mask = 16'h0020;
defparam \UART|UART|receiver|neg_rs232_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \UART|UART|receiver|rx_int_i~0 (
// Equation(s):
// \UART|UART|receiver|rx_int_i~0_combout  = (\UART|UART|receiver|neg_rs232_rx~0_combout ) # ((\UART|UART|receiver|rx_int_i~q  & ((!\UART|UART|receiver|rx_temp_data[7]~0_combout ) # (!\UART|UART|receiver|num [1]))))

	.dataa(\UART|UART|receiver|neg_rs232_rx~0_combout ),
	.datab(\UART|UART|receiver|num [1]),
	.datac(\UART|UART|receiver|rx_int_i~q ),
	.datad(\UART|UART|receiver|rx_temp_data[7]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_int_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_int_i~0 .lut_mask = 16'hBAFA;
defparam \UART|UART|receiver|rx_int_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \UART|UART|receiver|rx_int_i (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_int_i~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_int_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_int_i .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_int_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \UART|UART|receiver|num[0]~4 (
// Equation(s):
// \UART|UART|receiver|num[0]~4_combout  = \UART|UART|receiver|num [0] $ (((\UART|UART|receiver|rx_int_i~q  & \UART|UART|speed_rx|clk_bps_r~q )))

	.dataa(gnd),
	.datab(\UART|UART|receiver|rx_int_i~q ),
	.datac(\UART|UART|receiver|num [0]),
	.datad(\UART|UART|speed_rx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|UART|receiver|num[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|num[0]~4 .lut_mask = 16'h3CF0;
defparam \UART|UART|receiver|num[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \UART|UART|receiver|num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|num[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|num[0] .is_wysiwyg = "true";
defparam \UART|UART|receiver|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \UART|UART|receiver|Add0~1 (
// Equation(s):
// \UART|UART|receiver|Add0~1_combout  = \UART|UART|receiver|num [2] $ (((\UART|UART|receiver|num [0] & \UART|UART|receiver|num [1])))

	.dataa(gnd),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|num [2]),
	.datad(\UART|UART|receiver|num [1]),
	.cin(gnd),
	.combout(\UART|UART|receiver|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|Add0~1 .lut_mask = 16'h3CF0;
defparam \UART|UART|receiver|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \UART|UART|receiver|num[3]~0 (
// Equation(s):
// \UART|UART|receiver|num[3]~0_combout  = (\UART|UART|receiver|rx_int_i~q  & ((\UART|UART|speed_rx|clk_bps_r~q ) # ((\UART|UART|receiver|rx_temp_data[7]~0_combout  & \UART|UART|receiver|num [1]))))

	.dataa(\UART|UART|receiver|rx_temp_data[7]~0_combout ),
	.datab(\UART|UART|speed_rx|clk_bps_r~q ),
	.datac(\UART|UART|receiver|rx_int_i~q ),
	.datad(\UART|UART|receiver|num [1]),
	.cin(gnd),
	.combout(\UART|UART|receiver|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|num[3]~0 .lut_mask = 16'hE0C0;
defparam \UART|UART|receiver|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \UART|UART|receiver|num[2]~3 (
// Equation(s):
// \UART|UART|receiver|num[2]~3_combout  = (\UART|UART|receiver|num[3]~0_combout  & (\UART|UART|receiver|Add0~1_combout  & (\UART|UART|speed_rx|clk_bps_r~q ))) # (!\UART|UART|receiver|num[3]~0_combout  & (((\UART|UART|receiver|num [2]))))

	.dataa(\UART|UART|receiver|Add0~1_combout ),
	.datab(\UART|UART|speed_rx|clk_bps_r~q ),
	.datac(\UART|UART|receiver|num [2]),
	.datad(\UART|UART|receiver|num[3]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|num[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|num[2]~3 .lut_mask = 16'h88F0;
defparam \UART|UART|receiver|num[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \UART|UART|receiver|num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|num[2]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|num[2] .is_wysiwyg = "true";
defparam \UART|UART|receiver|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \UART|UART|receiver|Add0~0 (
// Equation(s):
// \UART|UART|receiver|Add0~0_combout  = \UART|UART|receiver|num [3] $ (((\UART|UART|receiver|num [1] & (\UART|UART|receiver|num [2] & \UART|UART|receiver|num [0]))))

	.dataa(\UART|UART|receiver|num [1]),
	.datab(\UART|UART|receiver|num [3]),
	.datac(\UART|UART|receiver|num [2]),
	.datad(\UART|UART|receiver|num [0]),
	.cin(gnd),
	.combout(\UART|UART|receiver|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|Add0~0 .lut_mask = 16'h6CCC;
defparam \UART|UART|receiver|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \UART|UART|receiver|num[3]~2 (
// Equation(s):
// \UART|UART|receiver|num[3]~2_combout  = (\UART|UART|receiver|num[3]~0_combout  & (\UART|UART|receiver|Add0~0_combout  & (\UART|UART|speed_rx|clk_bps_r~q ))) # (!\UART|UART|receiver|num[3]~0_combout  & (((\UART|UART|receiver|num [3]))))

	.dataa(\UART|UART|receiver|Add0~0_combout ),
	.datab(\UART|UART|speed_rx|clk_bps_r~q ),
	.datac(\UART|UART|receiver|num [3]),
	.datad(\UART|UART|receiver|num[3]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|num[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|num[3]~2 .lut_mask = 16'h88F0;
defparam \UART|UART|receiver|num[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \UART|UART|receiver|num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|num[3]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|num[3] .is_wysiwyg = "true";
defparam \UART|UART|receiver|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[7]~0 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[7]~0_combout  = (!\UART|UART|receiver|num [0] & (!\UART|UART|receiver|num [2] & \UART|UART|receiver|num [3]))

	.dataa(gnd),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|num [2]),
	.datad(\UART|UART|receiver|num [3]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[7]~0 .lut_mask = 16'h0300;
defparam \UART|UART|receiver|rx_temp_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \UART|UART|receiver|bps_start_r~0 (
// Equation(s):
// \UART|UART|receiver|bps_start_r~0_combout  = (\UART|UART|receiver|neg_rs232_rx~0_combout ) # ((\UART|UART|receiver|bps_start_r~q  & ((!\UART|UART|receiver|num [1]) # (!\UART|UART|receiver|rx_temp_data[7]~0_combout ))))

	.dataa(\UART|UART|receiver|rx_temp_data[7]~0_combout ),
	.datab(\UART|UART|receiver|neg_rs232_rx~0_combout ),
	.datac(\UART|UART|receiver|bps_start_r~q ),
	.datad(\UART|UART|receiver|num [1]),
	.cin(gnd),
	.combout(\UART|UART|receiver|bps_start_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|bps_start_r~0 .lut_mask = 16'hDCFC;
defparam \UART|UART|receiver|bps_start_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \UART|UART|receiver|bps_start_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|bps_start_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|bps_start_r .is_wysiwyg = "true";
defparam \UART|UART|receiver|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[1]~15 (
// Equation(s):
// \UART|UART|speed_rx|cnt[1]~15_combout  = (\UART|UART|speed_rx|cnt [1] & (!\UART|UART|speed_rx|cnt[0]~14 )) # (!\UART|UART|speed_rx|cnt [1] & ((\UART|UART|speed_rx|cnt[0]~14 ) # (GND)))
// \UART|UART|speed_rx|cnt[1]~16  = CARRY((!\UART|UART|speed_rx|cnt[0]~14 ) # (!\UART|UART|speed_rx|cnt [1]))

	.dataa(\UART|UART|speed_rx|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[0]~14 ),
	.combout(\UART|UART|speed_rx|cnt[1]~15_combout ),
	.cout(\UART|UART|speed_rx|cnt[1]~16 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[1]~15 .lut_mask = 16'h5A5F;
defparam \UART|UART|speed_rx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[2]~17 (
// Equation(s):
// \UART|UART|speed_rx|cnt[2]~17_combout  = (\UART|UART|speed_rx|cnt [2] & (\UART|UART|speed_rx|cnt[1]~16  $ (GND))) # (!\UART|UART|speed_rx|cnt [2] & (!\UART|UART|speed_rx|cnt[1]~16  & VCC))
// \UART|UART|speed_rx|cnt[2]~18  = CARRY((\UART|UART|speed_rx|cnt [2] & !\UART|UART|speed_rx|cnt[1]~16 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[1]~16 ),
	.combout(\UART|UART|speed_rx|cnt[2]~17_combout ),
	.cout(\UART|UART|speed_rx|cnt[2]~18 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[2]~17 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_rx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N9
dffeas \UART|UART|speed_rx|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[2] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[3]~19 (
// Equation(s):
// \UART|UART|speed_rx|cnt[3]~19_combout  = (\UART|UART|speed_rx|cnt [3] & (!\UART|UART|speed_rx|cnt[2]~18 )) # (!\UART|UART|speed_rx|cnt [3] & ((\UART|UART|speed_rx|cnt[2]~18 ) # (GND)))
// \UART|UART|speed_rx|cnt[3]~20  = CARRY((!\UART|UART|speed_rx|cnt[2]~18 ) # (!\UART|UART|speed_rx|cnt [3]))

	.dataa(\UART|UART|speed_rx|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[2]~18 ),
	.combout(\UART|UART|speed_rx|cnt[3]~19_combout ),
	.cout(\UART|UART|speed_rx|cnt[3]~20 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \UART|UART|speed_rx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \UART|UART|speed_rx|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[3] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[4]~21 (
// Equation(s):
// \UART|UART|speed_rx|cnt[4]~21_combout  = (\UART|UART|speed_rx|cnt [4] & (\UART|UART|speed_rx|cnt[3]~20  $ (GND))) # (!\UART|UART|speed_rx|cnt [4] & (!\UART|UART|speed_rx|cnt[3]~20  & VCC))
// \UART|UART|speed_rx|cnt[4]~22  = CARRY((\UART|UART|speed_rx|cnt [4] & !\UART|UART|speed_rx|cnt[3]~20 ))

	.dataa(\UART|UART|speed_rx|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[3]~20 ),
	.combout(\UART|UART|speed_rx|cnt[4]~21_combout ),
	.cout(\UART|UART|speed_rx|cnt[4]~22 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[4]~21 .lut_mask = 16'hA50A;
defparam \UART|UART|speed_rx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \UART|UART|speed_rx|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[4] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[5]~23 (
// Equation(s):
// \UART|UART|speed_rx|cnt[5]~23_combout  = (\UART|UART|speed_rx|cnt [5] & (!\UART|UART|speed_rx|cnt[4]~22 )) # (!\UART|UART|speed_rx|cnt [5] & ((\UART|UART|speed_rx|cnt[4]~22 ) # (GND)))
// \UART|UART|speed_rx|cnt[5]~24  = CARRY((!\UART|UART|speed_rx|cnt[4]~22 ) # (!\UART|UART|speed_rx|cnt [5]))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[4]~22 ),
	.combout(\UART|UART|speed_rx|cnt[5]~23_combout ),
	.cout(\UART|UART|speed_rx|cnt[5]~24 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_rx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \UART|UART|speed_rx|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[5] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \UART|UART|speed_rx|Equal0~1 (
// Equation(s):
// \UART|UART|speed_rx|Equal0~1_combout  = (\UART|UART|speed_rx|cnt [4] & (!\UART|UART|speed_rx|cnt [5] & (\UART|UART|speed_rx|cnt [2] & !\UART|UART|speed_rx|cnt [3])))

	.dataa(\UART|UART|speed_rx|cnt [4]),
	.datab(\UART|UART|speed_rx|cnt [5]),
	.datac(\UART|UART|speed_rx|cnt [2]),
	.datad(\UART|UART|speed_rx|cnt [3]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|Equal0~1 .lut_mask = 16'h0020;
defparam \UART|UART|speed_rx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[6]~25 (
// Equation(s):
// \UART|UART|speed_rx|cnt[6]~25_combout  = (\UART|UART|speed_rx|cnt [6] & (\UART|UART|speed_rx|cnt[5]~24  $ (GND))) # (!\UART|UART|speed_rx|cnt [6] & (!\UART|UART|speed_rx|cnt[5]~24  & VCC))
// \UART|UART|speed_rx|cnt[6]~26  = CARRY((\UART|UART|speed_rx|cnt [6] & !\UART|UART|speed_rx|cnt[5]~24 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[5]~24 ),
	.combout(\UART|UART|speed_rx|cnt[6]~25_combout ),
	.cout(\UART|UART|speed_rx|cnt[6]~26 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[6]~25 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_rx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \UART|UART|speed_rx|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[6] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[7]~27 (
// Equation(s):
// \UART|UART|speed_rx|cnt[7]~27_combout  = (\UART|UART|speed_rx|cnt [7] & (!\UART|UART|speed_rx|cnt[6]~26 )) # (!\UART|UART|speed_rx|cnt [7] & ((\UART|UART|speed_rx|cnt[6]~26 ) # (GND)))
// \UART|UART|speed_rx|cnt[7]~28  = CARRY((!\UART|UART|speed_rx|cnt[6]~26 ) # (!\UART|UART|speed_rx|cnt [7]))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[6]~26 ),
	.combout(\UART|UART|speed_rx|cnt[7]~27_combout ),
	.cout(\UART|UART|speed_rx|cnt[7]~28 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_rx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \UART|UART|speed_rx|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[7] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[8]~29 (
// Equation(s):
// \UART|UART|speed_rx|cnt[8]~29_combout  = (\UART|UART|speed_rx|cnt [8] & (\UART|UART|speed_rx|cnt[7]~28  $ (GND))) # (!\UART|UART|speed_rx|cnt [8] & (!\UART|UART|speed_rx|cnt[7]~28  & VCC))
// \UART|UART|speed_rx|cnt[8]~30  = CARRY((\UART|UART|speed_rx|cnt [8] & !\UART|UART|speed_rx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[7]~28 ),
	.combout(\UART|UART|speed_rx|cnt[8]~29_combout ),
	.cout(\UART|UART|speed_rx|cnt[8]~30 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_rx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \UART|UART|speed_rx|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[8] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[9]~31 (
// Equation(s):
// \UART|UART|speed_rx|cnt[9]~31_combout  = (\UART|UART|speed_rx|cnt [9] & (!\UART|UART|speed_rx|cnt[8]~30 )) # (!\UART|UART|speed_rx|cnt [9] & ((\UART|UART|speed_rx|cnt[8]~30 ) # (GND)))
// \UART|UART|speed_rx|cnt[9]~32  = CARRY((!\UART|UART|speed_rx|cnt[8]~30 ) # (!\UART|UART|speed_rx|cnt [9]))

	.dataa(\UART|UART|speed_rx|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[8]~30 ),
	.combout(\UART|UART|speed_rx|cnt[9]~31_combout ),
	.cout(\UART|UART|speed_rx|cnt[9]~32 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[9]~31 .lut_mask = 16'h5A5F;
defparam \UART|UART|speed_rx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \UART|UART|speed_rx|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[9] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[10]~33 (
// Equation(s):
// \UART|UART|speed_rx|cnt[10]~33_combout  = (\UART|UART|speed_rx|cnt [10] & (\UART|UART|speed_rx|cnt[9]~32  $ (GND))) # (!\UART|UART|speed_rx|cnt [10] & (!\UART|UART|speed_rx|cnt[9]~32  & VCC))
// \UART|UART|speed_rx|cnt[10]~34  = CARRY((\UART|UART|speed_rx|cnt [10] & !\UART|UART|speed_rx|cnt[9]~32 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[9]~32 ),
	.combout(\UART|UART|speed_rx|cnt[10]~33_combout ),
	.cout(\UART|UART|speed_rx|cnt[10]~34 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[10]~33 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_rx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N25
dffeas \UART|UART|speed_rx|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[10] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[11]~35 (
// Equation(s):
// \UART|UART|speed_rx|cnt[11]~35_combout  = (\UART|UART|speed_rx|cnt [11] & (!\UART|UART|speed_rx|cnt[10]~34 )) # (!\UART|UART|speed_rx|cnt [11] & ((\UART|UART|speed_rx|cnt[10]~34 ) # (GND)))
// \UART|UART|speed_rx|cnt[11]~36  = CARRY((!\UART|UART|speed_rx|cnt[10]~34 ) # (!\UART|UART|speed_rx|cnt [11]))

	.dataa(\UART|UART|speed_rx|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_rx|cnt[10]~34 ),
	.combout(\UART|UART|speed_rx|cnt[11]~35_combout ),
	.cout(\UART|UART|speed_rx|cnt[11]~36 ));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \UART|UART|speed_rx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \UART|UART|speed_rx|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[11] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \UART|UART|speed_rx|cnt[12]~37 (
// Equation(s):
// \UART|UART|speed_rx|cnt[12]~37_combout  = \UART|UART|speed_rx|cnt[11]~36  $ (!\UART|UART|speed_rx|cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART|speed_rx|cnt [12]),
	.cin(\UART|UART|speed_rx|cnt[11]~36 ),
	.combout(\UART|UART|speed_rx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[12]~37 .lut_mask = 16'hF00F;
defparam \UART|UART|speed_rx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \UART|UART|speed_rx|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[12] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \UART|UART|speed_rx|Equal0~2 (
// Equation(s):
// \UART|UART|speed_rx|Equal0~2_combout  = (!\UART|UART|speed_rx|cnt [11] & (\UART|UART|speed_rx|cnt [10] & (\UART|UART|speed_rx|cnt [6] & !\UART|UART|speed_rx|cnt [9])))

	.dataa(\UART|UART|speed_rx|cnt [11]),
	.datab(\UART|UART|speed_rx|cnt [10]),
	.datac(\UART|UART|speed_rx|cnt [6]),
	.datad(\UART|UART|speed_rx|cnt [9]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|Equal0~2 .lut_mask = 16'h0040;
defparam \UART|UART|speed_rx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \UART|UART|speed_rx|Equal0~3 (
// Equation(s):
// \UART|UART|speed_rx|Equal0~3_combout  = (\UART|UART|speed_rx|cnt [12] & \UART|UART|speed_rx|Equal0~2_combout )

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|cnt [12]),
	.datac(gnd),
	.datad(\UART|UART|speed_rx|Equal0~2_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|Equal0~3 .lut_mask = 16'hCC00;
defparam \UART|UART|speed_rx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \UART|UART|speed_rx|process_0~0 (
// Equation(s):
// \UART|UART|speed_rx|process_0~0_combout  = ((\UART|UART|speed_rx|Equal0~0_combout  & (\UART|UART|speed_rx|Equal0~1_combout  & \UART|UART|speed_rx|Equal0~3_combout ))) # (!\UART|UART|receiver|bps_start_r~q )

	.dataa(\UART|UART|receiver|bps_start_r~q ),
	.datab(\UART|UART|speed_rx|Equal0~0_combout ),
	.datac(\UART|UART|speed_rx|Equal0~1_combout ),
	.datad(\UART|UART|speed_rx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|process_0~0 .lut_mask = 16'hD555;
defparam \UART|UART|speed_rx|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \UART|UART|speed_rx|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[0] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \UART|UART|speed_rx|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_rx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|cnt[1] .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \UART|UART|speed_rx|Equal0~0 (
// Equation(s):
// \UART|UART|speed_rx|Equal0~0_combout  = (\UART|UART|speed_rx|cnt [1] & (!\UART|UART|speed_rx|cnt [7] & (\UART|UART|speed_rx|cnt [0] & !\UART|UART|speed_rx|cnt [8])))

	.dataa(\UART|UART|speed_rx|cnt [1]),
	.datab(\UART|UART|speed_rx|cnt [7]),
	.datac(\UART|UART|speed_rx|cnt [0]),
	.datad(\UART|UART|speed_rx|cnt [8]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|Equal0~0 .lut_mask = 16'h0020;
defparam \UART|UART|speed_rx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \UART|UART|speed_rx|process_1~1 (
// Equation(s):
// \UART|UART|speed_rx|process_1~1_combout  = (\UART|UART|speed_rx|cnt [5] & (\UART|UART|speed_rx|cnt [9] & (!\UART|UART|speed_rx|cnt [6] & !\UART|UART|speed_rx|cnt [10])))

	.dataa(\UART|UART|speed_rx|cnt [5]),
	.datab(\UART|UART|speed_rx|cnt [9]),
	.datac(\UART|UART|speed_rx|cnt [6]),
	.datad(\UART|UART|speed_rx|cnt [10]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|process_1~1 .lut_mask = 16'h0008;
defparam \UART|UART|speed_rx|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \UART|UART|speed_rx|process_1~2 (
// Equation(s):
// \UART|UART|speed_rx|process_1~2_combout  = (\UART|UART|speed_rx|cnt [11] & !\UART|UART|speed_rx|cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|speed_rx|cnt [11]),
	.datad(\UART|UART|speed_rx|cnt [12]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|process_1~2 .lut_mask = 16'h00F0;
defparam \UART|UART|speed_rx|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \UART|UART|speed_rx|process_1~0 (
// Equation(s):
// \UART|UART|speed_rx|process_1~0_combout  = (\UART|UART|speed_rx|cnt [3] & (!\UART|UART|speed_rx|cnt [4] & (\UART|UART|receiver|bps_start_r~q  & !\UART|UART|speed_rx|cnt [2])))

	.dataa(\UART|UART|speed_rx|cnt [3]),
	.datab(\UART|UART|speed_rx|cnt [4]),
	.datac(\UART|UART|receiver|bps_start_r~q ),
	.datad(\UART|UART|speed_rx|cnt [2]),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|process_1~0 .lut_mask = 16'h0020;
defparam \UART|UART|speed_rx|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \UART|UART|speed_rx|process_1~3 (
// Equation(s):
// \UART|UART|speed_rx|process_1~3_combout  = (\UART|UART|speed_rx|Equal0~0_combout  & (\UART|UART|speed_rx|process_1~1_combout  & (\UART|UART|speed_rx|process_1~2_combout  & \UART|UART|speed_rx|process_1~0_combout )))

	.dataa(\UART|UART|speed_rx|Equal0~0_combout ),
	.datab(\UART|UART|speed_rx|process_1~1_combout ),
	.datac(\UART|UART|speed_rx|process_1~2_combout ),
	.datad(\UART|UART|speed_rx|process_1~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_rx|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_rx|process_1~3 .lut_mask = 16'h8000;
defparam \UART|UART|speed_rx|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \UART|UART|speed_rx|clk_bps_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_rx|process_1~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_rx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_rx|clk_bps_r .is_wysiwyg = "true";
defparam \UART|UART|speed_rx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \UART|UART|receiver|num[1]~1 (
// Equation(s):
// \UART|UART|receiver|num[1]~1_combout  = (\UART|UART|receiver|num[3]~0_combout  & (\UART|UART|speed_rx|clk_bps_r~q  & (\UART|UART|receiver|num [0] $ (\UART|UART|receiver|num [1])))) # (!\UART|UART|receiver|num[3]~0_combout  & (((\UART|UART|receiver|num 
// [1]))))

	.dataa(\UART|UART|speed_rx|clk_bps_r~q ),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|num [1]),
	.datad(\UART|UART|receiver|num[3]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|num[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|num[1]~1 .lut_mask = 16'h28F0;
defparam \UART|UART|receiver|num[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \UART|UART|receiver|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|num[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|num[1] .is_wysiwyg = "true";
defparam \UART|UART|receiver|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[6]~3 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[6]~3_combout  = (\UART|UART|speed_rx|clk_bps_r~q  & (!\UART|UART|receiver|num [3] & \UART|UART|receiver|rx_int_i~q ))

	.dataa(gnd),
	.datab(\UART|UART|speed_rx|clk_bps_r~q ),
	.datac(\UART|UART|receiver|num [3]),
	.datad(\UART|UART|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[6]~3 .lut_mask = 16'h0C00;
defparam \UART|UART|receiver|rx_temp_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[0]~15 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[0]~15_combout  = (!\UART|UART|receiver|num [1] & (\UART|UART|receiver|num [0] & (\UART|UART|receiver|rx_temp_data[6]~3_combout  & !\UART|UART|receiver|num [2])))

	.dataa(\UART|UART|receiver|num [1]),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.datad(\UART|UART|receiver|num [2]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[0]~15 .lut_mask = 16'h0040;
defparam \UART|UART|receiver|rx_temp_data[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[0]~16 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[0]~16_combout  = (\UART|UART|receiver|rx_temp_data[0]~15_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[0]~15_combout  & ((\UART|UART|receiver|rx_temp_data [0])))

	.dataa(\rs232_rx~input_o ),
	.datab(gnd),
	.datac(\UART|UART|receiver|rx_temp_data [0]),
	.datad(\UART|UART|receiver|rx_temp_data[0]~15_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[0]~16 .lut_mask = 16'hAAF0;
defparam \UART|UART|receiver|rx_temp_data[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N29
dffeas \UART|UART|receiver|rx_temp_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[0]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[0] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \UART|UART|receiver|rx_data_r[0]~0 (
// Equation(s):
// \UART|UART|receiver|rx_data_r[0]~0_combout  = (\UART|UART|receiver|rx_temp_data[7]~0_combout  & (!\UART|UART|speed_rx|clk_bps_r~q  & (\UART|UART|receiver|rx_int_i~q  & \UART|UART|receiver|num [1])))

	.dataa(\UART|UART|receiver|rx_temp_data[7]~0_combout ),
	.datab(\UART|UART|speed_rx|clk_bps_r~q ),
	.datac(\UART|UART|receiver|rx_int_i~q ),
	.datad(\UART|UART|receiver|num [1]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[0]~0 .lut_mask = 16'h2000;
defparam \UART|UART|receiver|rx_data_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \UART|UART|receiver|rx_data_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[0] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[4]~11 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[4]~11_combout  = (!\UART|UART|receiver|num [1] & (\UART|UART|receiver|num [0] & (\UART|UART|receiver|rx_temp_data[6]~3_combout  & \UART|UART|receiver|num [2])))

	.dataa(\UART|UART|receiver|num [1]),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.datad(\UART|UART|receiver|num [2]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[4]~11 .lut_mask = 16'h4000;
defparam \UART|UART|receiver|rx_temp_data[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[4]~12 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[4]~12_combout  = (\UART|UART|receiver|rx_temp_data[4]~11_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[4]~11_combout  & ((\UART|UART|receiver|rx_temp_data [4])))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|rx_temp_data[4]~11_combout ),
	.datac(\UART|UART|receiver|rx_temp_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[4]~12 .lut_mask = 16'hB8B8;
defparam \UART|UART|receiver|rx_temp_data[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \UART|UART|receiver|rx_temp_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[4]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[4] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \UART|UART|receiver|rx_data_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[4] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[1]~13 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[1]~13_combout  = (\UART|UART|receiver|num [1] & (!\UART|UART|receiver|num [0] & (\UART|UART|receiver|rx_temp_data[6]~3_combout  & !\UART|UART|receiver|num [2])))

	.dataa(\UART|UART|receiver|num [1]),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.datad(\UART|UART|receiver|num [2]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[1]~13 .lut_mask = 16'h0020;
defparam \UART|UART|receiver|rx_temp_data[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[1]~14 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[1]~14_combout  = (\UART|UART|receiver|rx_temp_data[1]~13_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[1]~13_combout  & ((\UART|UART|receiver|rx_temp_data [1])))

	.dataa(\rs232_rx~input_o ),
	.datab(gnd),
	.datac(\UART|UART|receiver|rx_temp_data [1]),
	.datad(\UART|UART|receiver|rx_temp_data[1]~13_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[1]~14 .lut_mask = 16'hAAF0;
defparam \UART|UART|receiver|rx_temp_data[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N7
dffeas \UART|UART|receiver|rx_temp_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[1]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[1] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \UART|UART|receiver|rx_data_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[1] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[3]~8 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[3]~8_combout  = (!\UART|UART|receiver|num [1] & (!\UART|UART|receiver|num [0] & (\UART|UART|receiver|rx_temp_data[6]~3_combout  & \UART|UART|receiver|num [2])))

	.dataa(\UART|UART|receiver|num [1]),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.datad(\UART|UART|receiver|num [2]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[3]~8 .lut_mask = 16'h1000;
defparam \UART|UART|receiver|rx_temp_data[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[3]~9 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[3]~9_combout  = (\UART|UART|receiver|rx_temp_data[3]~8_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[3]~8_combout  & ((\UART|UART|receiver|rx_temp_data [3])))

	.dataa(\rs232_rx~input_o ),
	.datab(gnd),
	.datac(\UART|UART|receiver|rx_temp_data [3]),
	.datad(\UART|UART|receiver|rx_temp_data[3]~8_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[3]~9 .lut_mask = 16'hAAF0;
defparam \UART|UART|receiver|rx_temp_data[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \UART|UART|receiver|rx_temp_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[3]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[3] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \UART|UART|receiver|rx_data_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[3] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[6]~6 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[6]~6_combout  = (\UART|UART|receiver|num [0] & (\UART|UART|receiver|rx_temp_data[6]~3_combout  & \UART|UART|receiver|num [1]))

	.dataa(gnd),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.datad(\UART|UART|receiver|num [1]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[6]~6 .lut_mask = 16'hC000;
defparam \UART|UART|receiver|rx_temp_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[2]~10 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[2]~10_combout  = (\UART|UART|receiver|num [2] & (((\UART|UART|receiver|rx_temp_data [2])))) # (!\UART|UART|receiver|num [2] & ((\UART|UART|receiver|rx_temp_data[6]~6_combout  & (\rs232_rx~input_o )) # 
// (!\UART|UART|receiver|rx_temp_data[6]~6_combout  & ((\UART|UART|receiver|rx_temp_data [2])))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|num [2]),
	.datac(\UART|UART|receiver|rx_temp_data [2]),
	.datad(\UART|UART|receiver|rx_temp_data[6]~6_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[2]~10 .lut_mask = 16'hE2F0;
defparam \UART|UART|receiver|rx_temp_data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \UART|UART|receiver|rx_temp_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[2]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[2] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \UART|UART|receiver|rx_data_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[2] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \UART|CONVERT|Mux6~2 (
// Equation(s):
// \UART|CONVERT|Mux6~2_combout  = (\UART|UART|receiver|rx_data_r [3] & \UART|UART|receiver|rx_data_r [2])

	.dataa(gnd),
	.datab(\UART|UART|receiver|rx_data_r [3]),
	.datac(gnd),
	.datad(\UART|UART|receiver|rx_data_r [2]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~2 .lut_mask = 16'hCC00;
defparam \UART|CONVERT|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[6]~7 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[6]~7_combout  = (\UART|UART|receiver|num [2] & ((\UART|UART|receiver|rx_temp_data[6]~6_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[6]~6_combout  & ((\UART|UART|receiver|rx_temp_data [6]))))) # 
// (!\UART|UART|receiver|num [2] & (((\UART|UART|receiver|rx_temp_data [6]))))

	.dataa(\rs232_rx~input_o ),
	.datab(\UART|UART|receiver|num [2]),
	.datac(\UART|UART|receiver|rx_temp_data [6]),
	.datad(\UART|UART|receiver|rx_temp_data[6]~6_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[6]~7 .lut_mask = 16'hB8F0;
defparam \UART|UART|receiver|rx_temp_data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \UART|UART|receiver|rx_temp_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[6]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[6] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \UART|UART|receiver|rx_data_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [6]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[6] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[5]~4 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[5]~4_combout  = (\UART|UART|receiver|num [1] & (!\UART|UART|receiver|num [0] & (\UART|UART|receiver|rx_temp_data[6]~3_combout  & \UART|UART|receiver|num [2])))

	.dataa(\UART|UART|receiver|num [1]),
	.datab(\UART|UART|receiver|num [0]),
	.datac(\UART|UART|receiver|rx_temp_data[6]~3_combout ),
	.datad(\UART|UART|receiver|num [2]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[5]~4 .lut_mask = 16'h2000;
defparam \UART|UART|receiver|rx_temp_data[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[5]~5 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[5]~5_combout  = (\UART|UART|receiver|rx_temp_data[5]~4_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[5]~4_combout  & ((\UART|UART|receiver|rx_temp_data [5])))

	.dataa(\rs232_rx~input_o ),
	.datab(gnd),
	.datac(\UART|UART|receiver|rx_temp_data [5]),
	.datad(\UART|UART|receiver|rx_temp_data[5]~4_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[5]~5 .lut_mask = 16'hAAF0;
defparam \UART|UART|receiver|rx_temp_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \UART|UART|receiver|rx_temp_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[5]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[5] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \UART|UART|receiver|rx_data_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [5]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[5] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[7]~1 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[7]~1_combout  = (\UART|UART|receiver|rx_temp_data[7]~0_combout  & (\UART|UART|speed_rx|clk_bps_r~q  & (\UART|UART|receiver|rx_int_i~q  & !\UART|UART|receiver|num [1])))

	.dataa(\UART|UART|receiver|rx_temp_data[7]~0_combout ),
	.datab(\UART|UART|speed_rx|clk_bps_r~q ),
	.datac(\UART|UART|receiver|rx_int_i~q ),
	.datad(\UART|UART|receiver|num [1]),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[7]~1 .lut_mask = 16'h0080;
defparam \UART|UART|receiver|rx_temp_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \UART|UART|receiver|rx_temp_data[7]~2 (
// Equation(s):
// \UART|UART|receiver|rx_temp_data[7]~2_combout  = (\UART|UART|receiver|rx_temp_data[7]~1_combout  & (\rs232_rx~input_o )) # (!\UART|UART|receiver|rx_temp_data[7]~1_combout  & ((\UART|UART|receiver|rx_temp_data [7])))

	.dataa(gnd),
	.datab(\rs232_rx~input_o ),
	.datac(\UART|UART|receiver|rx_temp_data [7]),
	.datad(\UART|UART|receiver|rx_temp_data[7]~1_combout ),
	.cin(gnd),
	.combout(\UART|UART|receiver|rx_temp_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[7]~2 .lut_mask = 16'hCCF0;
defparam \UART|UART|receiver|rx_temp_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \UART|UART|receiver|rx_temp_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|receiver|rx_temp_data[7]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_temp_data[7] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \UART|UART|receiver|rx_data_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART|receiver|rx_temp_data [7]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART|receiver|rx_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|receiver|rx_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|receiver|rx_data_r[7] .is_wysiwyg = "true";
defparam \UART|UART|receiver|rx_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \UART|Equal1~0 (
// Equation(s):
// \UART|Equal1~0_combout  = (!\UART|UART|receiver|rx_data_r [6] & (\UART|UART|receiver|rx_data_r [5] & !\UART|UART|receiver|rx_data_r [7]))

	.dataa(gnd),
	.datab(\UART|UART|receiver|rx_data_r [6]),
	.datac(\UART|UART|receiver|rx_data_r [5]),
	.datad(\UART|UART|receiver|rx_data_r [7]),
	.cin(gnd),
	.combout(\UART|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal1~0 .lut_mask = 16'h0030;
defparam \UART|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \UART|Equal5~0 (
// Equation(s):
// \UART|Equal5~0_combout  = (!\UART|UART|receiver|rx_data_r [1] & (\UART|UART|receiver|rx_data_r [0] & (\UART|CONVERT|Mux6~2_combout  & \UART|Equal1~0_combout )))

	.dataa(\UART|UART|receiver|rx_data_r [1]),
	.datab(\UART|UART|receiver|rx_data_r [0]),
	.datac(\UART|CONVERT|Mux6~2_combout ),
	.datad(\UART|Equal1~0_combout ),
	.cin(gnd),
	.combout(\UART|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal5~0 .lut_mask = 16'h4000;
defparam \UART|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \UART|Selector287~1 (
// Equation(s):
// \UART|Selector287~1_combout  = (\UART|state.RB~q  & ((!\UART|Equal5~0_combout ) # (!\UART|UART|receiver|rx_data_r [4])))

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|state.RB~q ),
	.datac(\UART|Equal5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector287~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector287~1 .lut_mask = 16'h4C4C;
defparam \UART|Selector287~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \UART|Equal3~0 (
// Equation(s):
// \UART|Equal3~0_combout  = (!\UART|UART|receiver|rx_data_r [2] & (!\UART|UART|receiver|rx_data_r [3] & (\UART|UART|receiver|rx_data_r [1] & !\UART|UART|receiver|rx_data_r [7])))

	.dataa(\UART|UART|receiver|rx_data_r [2]),
	.datab(\UART|UART|receiver|rx_data_r [3]),
	.datac(\UART|UART|receiver|rx_data_r [1]),
	.datad(\UART|UART|receiver|rx_data_r [7]),
	.cin(gnd),
	.combout(\UART|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal3~0 .lut_mask = 16'h0010;
defparam \UART|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \UART|Equal3~1 (
// Equation(s):
// \UART|Equal3~1_combout  = (\UART|UART|receiver|rx_data_r [0] & \UART|UART|receiver|rx_data_r [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|receiver|rx_data_r [0]),
	.datad(\UART|UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\UART|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal3~1 .lut_mask = 16'hF000;
defparam \UART|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \UART|Equal3~2 (
// Equation(s):
// \UART|Equal3~2_combout  = (\UART|Equal3~0_combout  & (\UART|Equal3~1_combout  & (!\UART|UART|receiver|rx_data_r [5] & \UART|UART|receiver|rx_data_r [4])))

	.dataa(\UART|Equal3~0_combout ),
	.datab(\UART|Equal3~1_combout ),
	.datac(\UART|UART|receiver|rx_data_r [5]),
	.datad(\UART|UART|receiver|rx_data_r [4]),
	.cin(gnd),
	.combout(\UART|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal3~2 .lut_mask = 16'h0800;
defparam \UART|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \UART|isSignedBit~0 (
// Equation(s):
// \UART|isSignedBit~0_combout  = (\UART|isSignedBit~q  & (\UART|Equal3~2_combout  & ((\UART|UART|receiver|rx_data_r [4]) # (!\UART|Equal5~0_combout ))))

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|isSignedBit~q ),
	.datac(\UART|Equal5~0_combout ),
	.datad(\UART|Equal3~2_combout ),
	.cin(gnd),
	.combout(\UART|isSignedBit~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|isSignedBit~0 .lut_mask = 16'h8C00;
defparam \UART|isSignedBit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \UART|Equal3~3 (
// Equation(s):
// \UART|Equal3~3_combout  = (\UART|UART|receiver|rx_data_r [4] & (\UART|UART|receiver|rx_data_r [6] & (\UART|Equal3~0_combout  & !\UART|UART|receiver|rx_data_r [5])))

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|UART|receiver|rx_data_r [6]),
	.datac(\UART|Equal3~0_combout ),
	.datad(\UART|UART|receiver|rx_data_r [5]),
	.cin(gnd),
	.combout(\UART|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal3~3 .lut_mask = 16'h0080;
defparam \UART|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \UART|REG_M[2]~1 (
// Equation(s):
// \UART|REG_M[2]~1_combout  = (\UART|state.final~q  & ((\UART|UART|receiver|rx_data_r [0]) # (!\UART|Equal3~3_combout )))

	.dataa(\UART|state.final~q ),
	.datab(gnd),
	.datac(\UART|UART|receiver|rx_data_r [0]),
	.datad(\UART|Equal3~3_combout ),
	.cin(gnd),
	.combout(\UART|REG_M[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_M[2]~1 .lut_mask = 16'hA0AA;
defparam \UART|REG_M[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \UART|Selector281~0 (
// Equation(s):
// \UART|Selector281~0_combout  = (\UART|isSignedBit~q  & (((!\UART|PengisianRegister~0_combout )) # (!\UART|state.RB~q ))) # (!\UART|isSignedBit~q  & (!\UART|state.RB~q  & ((!\UART|REG_M[2]~1_combout ))))

	.dataa(\UART|isSignedBit~q ),
	.datab(\UART|state.RB~q ),
	.datac(\UART|PengisianRegister~0_combout ),
	.datad(\UART|REG_M[2]~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector281~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector281~0 .lut_mask = 16'h2A3B;
defparam \UART|Selector281~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \UART|Selector281~1 (
// Equation(s):
// \UART|Selector281~1_combout  = (\UART|Selector281~0_combout  & ((\UART|isSignedBit~0_combout ) # ((\UART|Selector287~0_combout ) # (!\UART|state.RA~q ))))

	.dataa(\UART|isSignedBit~0_combout ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|Selector287~0_combout ),
	.datad(\UART|Selector281~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector281~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector281~1 .lut_mask = 16'hFB00;
defparam \UART|Selector281~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \UART|receive_c~feeder (
// Equation(s):
// \UART|receive_c~feeder_combout  = \UART|UART|receiver|rx_int_i~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\UART|receive_c~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|receive_c~feeder .lut_mask = 16'hFF00;
defparam \UART|receive_c~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \UART|receive_c (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|receive_c~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|receive_c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|receive_c .is_wysiwyg = "true";
defparam \UART|receive_c .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \UART|PengisianRegister~1 (
// Equation(s):
// \UART|PengisianRegister~1_combout  = (\UART|receive_c~q  & !\UART|UART|receiver|rx_int_i~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|receive_c~q ),
	.datad(\UART|UART|receiver|rx_int_i~q ),
	.cin(gnd),
	.combout(\UART|PengisianRegister~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|PengisianRegister~1 .lut_mask = 16'h00F0;
defparam \UART|PengisianRegister~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \UART|isSignedBit (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector281~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|isSignedBit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|isSignedBit .is_wysiwyg = "true";
defparam \UART|isSignedBit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \UART|PengisianRegister~0 (
// Equation(s):
// \UART|PengisianRegister~0_combout  = (\UART|isSignedBit~q  & (!\UART|UART|receiver|rx_data_r [4] & \UART|Equal5~0_combout ))

	.dataa(\UART|isSignedBit~q ),
	.datab(gnd),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|Equal5~0_combout ),
	.cin(gnd),
	.combout(\UART|PengisianRegister~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|PengisianRegister~0 .lut_mask = 16'h0A00;
defparam \UART|PengisianRegister~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \UART|CONVERT|Mux6~1 (
// Equation(s):
// \UART|CONVERT|Mux6~1_combout  = (\UART|UART|receiver|rx_data_r [4] & (((!\UART|UART|receiver|rx_data_r [2] & !\UART|UART|receiver|rx_data_r [1])) # (!\UART|UART|receiver|rx_data_r [3])))

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|UART|receiver|rx_data_r [2]),
	.datac(\UART|UART|receiver|rx_data_r [3]),
	.datad(\UART|UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~1 .lut_mask = 16'h0A2A;
defparam \UART|CONVERT|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \UART|CONVERT|Mux5~0 (
// Equation(s):
// \UART|CONVERT|Mux5~0_combout  = (\UART|UART|receiver|rx_data_r [0] & ((\UART|UART|receiver|rx_data_r [3] & ((\UART|UART|receiver|rx_data_r [1]))) # (!\UART|UART|receiver|rx_data_r [3] & (\UART|UART|receiver|rx_data_r [2] & !\UART|UART|receiver|rx_data_r 
// [1]))))

	.dataa(\UART|UART|receiver|rx_data_r [2]),
	.datab(\UART|UART|receiver|rx_data_r [0]),
	.datac(\UART|UART|receiver|rx_data_r [3]),
	.datad(\UART|UART|receiver|rx_data_r [1]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux5~0 .lut_mask = 16'hC008;
defparam \UART|CONVERT|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \UART|CONVERT|Mux4~0 (
// Equation(s):
// \UART|CONVERT|Mux4~0_combout  = (\UART|UART|receiver|rx_data_r [3] & ((\UART|UART|receiver|rx_data_r [1] & ((!\UART|UART|receiver|rx_data_r [2]))) # (!\UART|UART|receiver|rx_data_r [1] & (\UART|UART|receiver|rx_data_r [0] & \UART|UART|receiver|rx_data_r 
// [2]))))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|UART|receiver|rx_data_r [1]),
	.datac(\UART|UART|receiver|rx_data_r [3]),
	.datad(\UART|UART|receiver|rx_data_r [2]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux4~0 .lut_mask = 16'h20C0;
defparam \UART|CONVERT|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \UART|Equal4~0 (
// Equation(s):
// \UART|Equal4~0_combout  = (\UART|CONVERT|Mux4~0_combout  & !\UART|UART|receiver|rx_data_r [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|CONVERT|Mux4~0_combout ),
	.datad(\UART|UART|receiver|rx_data_r [4]),
	.cin(gnd),
	.combout(\UART|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal4~0 .lut_mask = 16'h00F0;
defparam \UART|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \UART|Equal4~1 (
// Equation(s):
// \UART|Equal4~1_combout  = ((!\UART|CONVERT|Mux6~1_combout  & ((!\UART|Equal4~0_combout ) # (!\UART|CONVERT|Mux5~0_combout )))) # (!\UART|Equal1~0_combout )

	.dataa(\UART|CONVERT|Mux6~1_combout ),
	.datab(\UART|CONVERT|Mux5~0_combout ),
	.datac(\UART|Equal1~0_combout ),
	.datad(\UART|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal4~1 .lut_mask = 16'h1F5F;
defparam \UART|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \UART|CONVERT|Mux6~0 (
// Equation(s):
// \UART|CONVERT|Mux6~0_combout  = (\UART|UART|receiver|rx_data_r [5] & (((\UART|UART|receiver|rx_data_r [6])))) # (!\UART|UART|receiver|rx_data_r [5] & (((!\UART|UART|receiver|rx_data_r [2]) # (!\UART|UART|receiver|rx_data_r [6])) # 
// (!\UART|UART|receiver|rx_data_r [3])))

	.dataa(\UART|UART|receiver|rx_data_r [5]),
	.datab(\UART|UART|receiver|rx_data_r [3]),
	.datac(\UART|UART|receiver|rx_data_r [6]),
	.datad(\UART|UART|receiver|rx_data_r [2]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~0 .lut_mask = 16'hB5F5;
defparam \UART|CONVERT|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \UART|CONVERT|Mux6~3 (
// Equation(s):
// \UART|CONVERT|Mux6~3_combout  = (\UART|UART|receiver|rx_data_r [4] & (((\UART|UART|receiver|rx_data_r [0]) # (!\UART|UART|receiver|rx_data_r [6])) # (!\UART|UART|receiver|rx_data_r [1]))) # (!\UART|UART|receiver|rx_data_r [4] & 
// (((\UART|UART|receiver|rx_data_r [6]) # (!\UART|UART|receiver|rx_data_r [0]))))

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|UART|receiver|rx_data_r [1]),
	.datac(\UART|UART|receiver|rx_data_r [0]),
	.datad(\UART|UART|receiver|rx_data_r [6]),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~3 .lut_mask = 16'hF7AF;
defparam \UART|CONVERT|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \UART|CONVERT|Mux6~4 (
// Equation(s):
// \UART|CONVERT|Mux6~4_combout  = (\UART|CONVERT|Mux6~1_combout  & (\UART|UART|receiver|rx_data_r [6] & ((\UART|CONVERT|Mux6~3_combout )))) # (!\UART|CONVERT|Mux6~1_combout  & (((\UART|CONVERT|Mux6~3_combout ) # (!\UART|CONVERT|Mux6~2_combout ))))

	.dataa(\UART|UART|receiver|rx_data_r [6]),
	.datab(\UART|CONVERT|Mux6~2_combout ),
	.datac(\UART|CONVERT|Mux6~1_combout ),
	.datad(\UART|CONVERT|Mux6~3_combout ),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~4 .lut_mask = 16'hAF03;
defparam \UART|CONVERT|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \UART|CONVERT|Mux6~5 (
// Equation(s):
// \UART|CONVERT|Mux6~5_combout  = (\UART|UART|receiver|rx_data_r [7]) # ((\UART|CONVERT|Mux6~0_combout ) # (\UART|CONVERT|Mux6~4_combout ))

	.dataa(gnd),
	.datab(\UART|UART|receiver|rx_data_r [7]),
	.datac(\UART|CONVERT|Mux6~0_combout ),
	.datad(\UART|CONVERT|Mux6~4_combout ),
	.cin(gnd),
	.combout(\UART|CONVERT|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT|Mux6~5 .lut_mask = 16'hFFFC;
defparam \UART|CONVERT|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \UART|Selector287~0 (
// Equation(s):
// \UART|Selector287~0_combout  = (!\UART|Equal3~2_combout  & (!\UART|PengisianRegister~0_combout  & ((\UART|Equal4~1_combout ) # (\UART|CONVERT|Mux6~5_combout ))))

	.dataa(\UART|Equal3~2_combout ),
	.datab(\UART|PengisianRegister~0_combout ),
	.datac(\UART|Equal4~1_combout ),
	.datad(\UART|CONVERT|Mux6~5_combout ),
	.cin(gnd),
	.combout(\UART|Selector287~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector287~0 .lut_mask = 16'h1110;
defparam \UART|Selector287~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \UART|Selector287~2 (
// Equation(s):
// \UART|Selector287~2_combout  = (\UART|Selector287~1_combout ) # ((\UART|state.RA~q  & \UART|Selector287~0_combout ))

	.dataa(\UART|Selector287~1_combout ),
	.datab(\UART|state.RA~q ),
	.datac(\UART|Selector287~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector287~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector287~2 .lut_mask = 16'hEAEA;
defparam \UART|Selector287~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \UART|state.RB (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector287~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state.RB~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state.RB .is_wysiwyg = "true";
defparam \UART|state.RB .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \UART|Selector288~0 (
// Equation(s):
// \UART|Selector288~0_combout  = (\UART|REG_M[2]~1_combout ) # ((\UART|UART|receiver|rx_data_r [4] & (\UART|state.RB~q  & \UART|Equal5~0_combout )))

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|state.RB~q ),
	.datac(\UART|Equal5~0_combout ),
	.datad(\UART|REG_M[2]~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector288~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector288~0 .lut_mask = 16'hFF80;
defparam \UART|Selector288~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \UART|state.final (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector288~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state.final~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state.final .is_wysiwyg = "true";
defparam \UART|state.final .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \UART|Selector285~0 (
// Equation(s):
// \UART|Selector285~0_combout  = (!\UART|UART|receiver|rx_data_r [0] & (\UART|state.final~q  & \UART|Equal3~3_combout ))

	.dataa(\UART|UART|receiver|rx_data_r [0]),
	.datab(\UART|state.final~q ),
	.datac(gnd),
	.datad(\UART|Equal3~3_combout ),
	.cin(gnd),
	.combout(\UART|Selector285~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector285~0 .lut_mask = 16'h4400;
defparam \UART|Selector285~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \UART|Equal1~1 (
// Equation(s):
// \UART|Equal1~1_combout  = (!\UART|UART|receiver|rx_data_r [4] & (\UART|UART|receiver|rx_data_r [1] & (!\UART|UART|receiver|rx_data_r [2] & !\UART|UART|receiver|rx_data_r [3])))

	.dataa(\UART|UART|receiver|rx_data_r [4]),
	.datab(\UART|UART|receiver|rx_data_r [1]),
	.datac(\UART|UART|receiver|rx_data_r [2]),
	.datad(\UART|UART|receiver|rx_data_r [3]),
	.cin(gnd),
	.combout(\UART|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal1~1 .lut_mask = 16'h0004;
defparam \UART|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \UART|Equal1~2 (
// Equation(s):
// \UART|Equal1~2_combout  = (\UART|Equal1~1_combout  & (\UART|UART|receiver|rx_data_r [0] & \UART|Equal1~0_combout ))

	.dataa(\UART|Equal1~1_combout ),
	.datab(\UART|UART|receiver|rx_data_r [0]),
	.datac(\UART|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal1~2 .lut_mask = 16'h8080;
defparam \UART|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \UART|Selector285~1 (
// Equation(s):
// \UART|Selector285~1_combout  = (!\UART|Selector285~0_combout  & ((\UART|state.init~q ) # (\UART|Equal1~2_combout )))

	.dataa(gnd),
	.datab(\UART|Selector285~0_combout ),
	.datac(\UART|state.init~q ),
	.datad(\UART|Equal1~2_combout ),
	.cin(gnd),
	.combout(\UART|Selector285~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector285~1 .lut_mask = 16'h3330;
defparam \UART|Selector285~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \UART|state.init (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector285~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state.init .is_wysiwyg = "true";
defparam \UART|state.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \UART|Selector286~0 (
// Equation(s):
// \UART|Selector286~0_combout  = (\UART|state.init~q  & (!\UART|Selector287~0_combout  & (\UART|state.RA~q ))) # (!\UART|state.init~q  & ((\UART|Equal1~2_combout ) # ((!\UART|Selector287~0_combout  & \UART|state.RA~q ))))

	.dataa(\UART|state.init~q ),
	.datab(\UART|Selector287~0_combout ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|Equal1~2_combout ),
	.cin(gnd),
	.combout(\UART|Selector286~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector286~0 .lut_mask = 16'h7530;
defparam \UART|Selector286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \UART|state.RA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector286~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|PengisianRegister~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state.RA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state.RA .is_wysiwyg = "true";
defparam \UART|state.RA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \UART|Selector278~2 (
// Equation(s):
// \UART|Selector278~2_combout  = (\UART|state.RA~q  & ((\UART|CONVERT|Mux6~0_combout ) # ((\UART|UART|receiver|rx_data_r [7]) # (\UART|CONVERT|Mux6~4_combout ))))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|CONVERT|Mux6~0_combout ),
	.datac(\UART|UART|receiver|rx_data_r [7]),
	.datad(\UART|CONVERT|Mux6~4_combout ),
	.cin(gnd),
	.combout(\UART|Selector278~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector278~2 .lut_mask = 16'hAAA8;
defparam \UART|Selector278~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \UART|REG_M[0]~0 (
// Equation(s):
// \UART|REG_M[0]~0_combout  = (!\UART|UART|receiver|rx_int_i~q  & (\UART|receive_c~q  & !\UART|state.RB~q ))

	.dataa(\UART|UART|receiver|rx_int_i~q ),
	.datab(gnd),
	.datac(\UART|receive_c~q ),
	.datad(\UART|state.RB~q ),
	.cin(gnd),
	.combout(\UART|REG_M[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_M[0]~0 .lut_mask = 16'h0050;
defparam \UART|REG_M[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \UART|REG_M[0]~2 (
// Equation(s):
// \UART|REG_M[0]~2_combout  = (\UART|REG_M[0]~0_combout  & (!\UART|REG_M[2]~1_combout  & ((\UART|Selector287~0_combout ) # (!\UART|state.RA~q ))))

	.dataa(\UART|state.RA~q ),
	.datab(\UART|REG_M[0]~0_combout ),
	.datac(\UART|REG_M[2]~1_combout ),
	.datad(\UART|Selector287~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_M[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_M[0]~2 .lut_mask = 16'h0C04;
defparam \UART|REG_M[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \UART|REG_M[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector278~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_M[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_M[0] .is_wysiwyg = "true";
defparam \UART|REG_M[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \UART|Selector277~0 (
// Equation(s):
// \UART|Selector277~0_combout  = ((!\UART|CONVERT|Mux6~1_combout  & ((\UART|UART|receiver|rx_data_r [4]) # (!\UART|CONVERT|Mux5~0_combout )))) # (!\UART|Equal1~0_combout )

	.dataa(\UART|Equal1~0_combout ),
	.datab(\UART|CONVERT|Mux6~1_combout ),
	.datac(\UART|UART|receiver|rx_data_r [4]),
	.datad(\UART|CONVERT|Mux5~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector277~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector277~0 .lut_mask = 16'h7577;
defparam \UART|Selector277~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \UART|Selector277~1 (
// Equation(s):
// \UART|Selector277~1_combout  = (\UART|state.RA~q  & \UART|Selector277~0_combout )

	.dataa(\UART|state.RA~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Selector277~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector277~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector277~1 .lut_mask = 16'hAA00;
defparam \UART|Selector277~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \UART|REG_M[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector277~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_M[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_M[1] .is_wysiwyg = "true";
defparam \UART|REG_M[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \UART|Selector276~0 (
// Equation(s):
// \UART|Selector276~0_combout  = (\UART|state.RA~q  & (((!\UART|CONVERT|Mux6~1_combout  & !\UART|Equal4~0_combout )) # (!\UART|Equal1~0_combout )))

	.dataa(\UART|CONVERT|Mux6~1_combout ),
	.datab(\UART|Equal1~0_combout ),
	.datac(\UART|state.RA~q ),
	.datad(\UART|Equal4~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector276~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector276~0 .lut_mask = 16'h3070;
defparam \UART|Selector276~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \UART|REG_M[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|Selector276~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_M[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_M[2] .is_wysiwyg = "true";
defparam \UART|REG_M[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \UART|Mux8~0 (
// Equation(s):
// \UART|Mux8~0_combout  = (!\UART|REG_M [0] & (!\UART|REG_M [1] & !\UART|REG_M [2]))

	.dataa(gnd),
	.datab(\UART|REG_M [0]),
	.datac(\UART|REG_M [1]),
	.datad(\UART|REG_M [2]),
	.cin(gnd),
	.combout(\UART|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux8~0 .lut_mask = 16'h0003;
defparam \UART|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \UART|Selector6~0 (
// Equation(s):
// \UART|Selector6~0_combout  = (!\UART|REG_M [1] & (!\UART|REG_M [0] & ((\UART|state_7s.s2~q ) # (!\UART|state_7s.s1~q ))))

	.dataa(\UART|state_7s.s1~q ),
	.datab(\UART|REG_M [1]),
	.datac(\UART|REG_M [0]),
	.datad(\UART|state_7s.s2~q ),
	.cin(gnd),
	.combout(\UART|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector6~0 .lut_mask = 16'h0301;
defparam \UART|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \UART|Selector6~1 (
// Equation(s):
// \UART|Selector6~1_combout  = (\UART|state_7s.s3~q  & (!\UART|REG_M [0] & ((!\UART|REG_M [1]) # (!\UART|REG_M [2]))))

	.dataa(\UART|REG_M [2]),
	.datab(\UART|REG_M [1]),
	.datac(\UART|state_7s.s3~q ),
	.datad(\UART|REG_M [0]),
	.cin(gnd),
	.combout(\UART|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector6~1 .lut_mask = 16'h0070;
defparam \UART|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \UART|Selector6~2 (
// Equation(s):
// \UART|Selector6~2_combout  = (\UART|Selector6~0_combout ) # ((\UART|Selector6~1_combout ) # ((\UART|state_7s.s4~q  & \UART|Mux8~0_combout )))

	.dataa(\UART|state_7s.s4~q ),
	.datab(\UART|Mux8~0_combout ),
	.datac(\UART|Selector6~0_combout ),
	.datad(\UART|Selector6~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector6~2 .lut_mask = 16'hFFF8;
defparam \UART|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \UART|Seven_Segment[0] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[0] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \UART|Seven_Segment[1]~0 (
// Equation(s):
// \UART|Seven_Segment[1]~0_combout  = (\UART|REG_M [2] & (\UART|REG_M [0] & \UART|REG_M [1])) # (!\UART|REG_M [2] & (!\UART|REG_M [0]))

	.dataa(\UART|REG_M [2]),
	.datab(\UART|REG_M [0]),
	.datac(gnd),
	.datad(\UART|REG_M [1]),
	.cin(gnd),
	.combout(\UART|Seven_Segment[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Seven_Segment[1]~0 .lut_mask = 16'h9911;
defparam \UART|Seven_Segment[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \UART|Seven_Segment[1]~feeder (
// Equation(s):
// \UART|Seven_Segment[1]~feeder_combout  = \UART|Seven_Segment[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Seven_Segment[1]~0_combout ),
	.cin(gnd),
	.combout(\UART|Seven_Segment[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Seven_Segment[1]~feeder .lut_mask = 16'hFF00;
defparam \UART|Seven_Segment[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \UART|Seven_Segment[1] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Seven_Segment[1]~feeder_combout ),
	.asdata(\UART|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\UART|state_7s.s4~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[1] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \UART|Mux12~0 (
// Equation(s):
// \UART|Mux12~0_combout  = (\UART|REG_M [1] & \UART|REG_M [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REG_M [1]),
	.datad(\UART|REG_M [0]),
	.cin(gnd),
	.combout(\UART|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux12~0 .lut_mask = 16'hF000;
defparam \UART|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \UART|Mux8~1 (
// Equation(s):
// \UART|Mux8~1_combout  = (!\UART|REG_M [1] & !\UART|REG_M [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REG_M [1]),
	.datad(\UART|REG_M [0]),
	.cin(gnd),
	.combout(\UART|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux8~1 .lut_mask = 16'h000F;
defparam \UART|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \UART|Seven_Segment[2]~1 (
// Equation(s):
// \UART|Seven_Segment[2]~1_combout  = (\UART|REG_M [2] & (\UART|Mux12~0_combout )) # (!\UART|REG_M [2] & ((\UART|Mux8~1_combout )))

	.dataa(gnd),
	.datab(\UART|REG_M [2]),
	.datac(\UART|Mux12~0_combout ),
	.datad(\UART|Mux8~1_combout ),
	.cin(gnd),
	.combout(\UART|Seven_Segment[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Seven_Segment[2]~1 .lut_mask = 16'hF3C0;
defparam \UART|Seven_Segment[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \UART|Seven_Segment[2]~feeder (
// Equation(s):
// \UART|Seven_Segment[2]~feeder_combout  = \UART|Seven_Segment[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Seven_Segment[2]~1_combout ),
	.cin(gnd),
	.combout(\UART|Seven_Segment[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Seven_Segment[2]~feeder .lut_mask = 16'hFF00;
defparam \UART|Seven_Segment[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \UART|Mux11~0 (
// Equation(s):
// \UART|Mux11~0_combout  = (\UART|REG_M [1] & ((\UART|REG_M [2]) # (\UART|REG_M [0]))) # (!\UART|REG_M [1] & (\UART|REG_M [2] $ (!\UART|REG_M [0])))

	.dataa(\UART|REG_M [1]),
	.datab(\UART|REG_M [2]),
	.datac(gnd),
	.datad(\UART|REG_M [0]),
	.cin(gnd),
	.combout(\UART|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux11~0 .lut_mask = 16'hEE99;
defparam \UART|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \UART|Seven_Segment[2] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Seven_Segment[2]~feeder_combout ),
	.asdata(\UART|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\UART|state_7s.s4~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[2] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \UART|Mux3~0 (
// Equation(s):
// \UART|Mux3~0_combout  = (\UART|state_7s.s4~q  & ((\UART|REG_M [0]) # (\UART|REG_M [1] $ (!\UART|REG_M [2])))) # (!\UART|state_7s.s4~q  & ((\UART|REG_M [2]) # (\UART|REG_M [1] $ (!\UART|REG_M [0]))))

	.dataa(\UART|state_7s.s4~q ),
	.datab(\UART|REG_M [1]),
	.datac(\UART|REG_M [2]),
	.datad(\UART|REG_M [0]),
	.cin(gnd),
	.combout(\UART|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux3~0 .lut_mask = 16'hFED3;
defparam \UART|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \UART|Seven_Segment[3] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[3] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \UART|Selector2~0 (
// Equation(s):
// \UART|Selector2~0_combout  = (\UART|state_7s.s4~q  & (!\UART|REG_M [0] & ((!\UART|REG_M [2])))) # (!\UART|state_7s.s4~q  & (\UART|REG_M [1] $ (((\UART|REG_M [2]) # (!\UART|REG_M [0])))))

	.dataa(\UART|REG_M [0]),
	.datab(\UART|REG_M [1]),
	.datac(\UART|state_7s.s4~q ),
	.datad(\UART|REG_M [2]),
	.cin(gnd),
	.combout(\UART|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector2~0 .lut_mask = 16'h0359;
defparam \UART|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \UART|Seven_Segment[4] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[4] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \UART|Selector1~0 (
// Equation(s):
// \UART|Selector1~0_combout  = (!\UART|REG_M [0] & (!\UART|REG_M [1] & ((!\UART|state_7s.s4~q ) # (!\UART|REG_M [2]))))

	.dataa(\UART|REG_M [0]),
	.datab(\UART|REG_M [2]),
	.datac(\UART|state_7s.s4~q ),
	.datad(\UART|REG_M [1]),
	.cin(gnd),
	.combout(\UART|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector1~0 .lut_mask = 16'h0015;
defparam \UART|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \UART|Seven_Segment[5] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[5] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \UART|Selector0~0 (
// Equation(s):
// \UART|Selector0~0_combout  = (\UART|state_7s.s4~q  & ((\UART|REG_M [2] & ((!\UART|REG_M [1]))) # (!\UART|REG_M [2] & (\UART|REG_M [0] & \UART|REG_M [1]))))

	.dataa(\UART|state_7s.s4~q ),
	.datab(\UART|REG_M [0]),
	.datac(\UART|REG_M [2]),
	.datad(\UART|REG_M [1]),
	.cin(gnd),
	.combout(\UART|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector0~0 .lut_mask = 16'h08A0;
defparam \UART|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \UART|Selector0~1 (
// Equation(s):
// \UART|Selector0~1_combout  = (!\UART|Seven_Segment[1]~0_combout  & ((\UART|state_7s.s2~q ) # (!\UART|state_7s.s1~q )))

	.dataa(\UART|state_7s.s2~q ),
	.datab(gnd),
	.datac(\UART|state_7s.s1~q ),
	.datad(\UART|Seven_Segment[1]~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector0~1 .lut_mask = 16'h00AF;
defparam \UART|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \UART|Selector0~2 (
// Equation(s):
// \UART|Selector0~2_combout  = (\UART|Selector0~0_combout ) # ((\UART|Selector0~1_combout ) # ((\UART|state_7s.s3~q  & !\UART|Seven_Segment[2]~1_combout )))

	.dataa(\UART|state_7s.s3~q ),
	.datab(\UART|Selector0~0_combout ),
	.datac(\UART|Seven_Segment[2]~1_combout ),
	.datad(\UART|Selector0~1_combout ),
	.cin(gnd),
	.combout(\UART|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector0~2 .lut_mask = 16'hFFCE;
defparam \UART|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \UART|Seven_Segment[6] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Seven_Segment [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Seven_Segment[6] .is_wysiwyg = "true";
defparam \UART|Seven_Segment[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \UART|Digit_SS[0] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|state_7s.s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Digit_SS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Digit_SS[0] .is_wysiwyg = "true";
defparam \UART|Digit_SS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \UART|Digit_SS[1]~0 (
// Equation(s):
// \UART|Digit_SS[1]~0_combout  = !\UART|state_7s.s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|state_7s.s2~q ),
	.cin(gnd),
	.combout(\UART|Digit_SS[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Digit_SS[1]~0 .lut_mask = 16'h00FF;
defparam \UART|Digit_SS[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \UART|Digit_SS[1] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Digit_SS[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Digit_SS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Digit_SS[1] .is_wysiwyg = "true";
defparam \UART|Digit_SS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \UART|Digit_SS[2]~1 (
// Equation(s):
// \UART|Digit_SS[2]~1_combout  = !\UART|state_7s.s3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_7s.s3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Digit_SS[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Digit_SS[2]~1 .lut_mask = 16'h0F0F;
defparam \UART|Digit_SS[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \UART|Digit_SS[2] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Digit_SS[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Digit_SS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Digit_SS[2] .is_wysiwyg = "true";
defparam \UART|Digit_SS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneive_lcell_comb \UART|Digit_SS[3]~2 (
// Equation(s):
// \UART|Digit_SS[3]~2_combout  = !\UART|state_7s.s4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_7s.s4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Digit_SS[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Digit_SS[3]~2 .lut_mask = 16'h0F0F;
defparam \UART|Digit_SS[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N5
dffeas \UART|Digit_SS[3] (
	.clk(\UART|CLOCK7S|pulse_div~clkctrl_outclk ),
	.d(\UART|Digit_SS[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|Digit_SS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|Digit_SS[3] .is_wysiwyg = "true";
defparam \UART|Digit_SS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \UART|SendClock:sendCount[0]~1 (
// Equation(s):
// \UART|SendClock:sendCount[0]~1_combout  = \UART|SendClock:sendCount[0]~q  $ (VCC)
// \UART|SendClock:sendCount[0]~2  = CARRY(\UART|SendClock:sendCount[0]~q )

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|SendClock:sendCount[0]~1_combout ),
	.cout(\UART|SendClock:sendCount[0]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[0]~1 .lut_mask = 16'h33CC;
defparam \UART|SendClock:sendCount[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \UART|LessThan0~7 (
// Equation(s):
// \UART|LessThan0~7_combout  = (\UART|SendClock:sendCount[23]~q ) # ((\UART|SendClock:sendCount[21]~q ) # ((\UART|SendClock:sendCount[22]~q ) # (\UART|SendClock:sendCount[20]~q )))

	.dataa(\UART|SendClock:sendCount[23]~q ),
	.datab(\UART|SendClock:sendCount[21]~q ),
	.datac(\UART|SendClock:sendCount[22]~q ),
	.datad(\UART|SendClock:sendCount[20]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \UART|LessThan0~8 (
// Equation(s):
// \UART|LessThan0~8_combout  = (\UART|SendClock:sendCount[24]~q ) # ((\UART|SendClock:sendCount[27]~q ) # ((\UART|SendClock:sendCount[25]~q ) # (\UART|SendClock:sendCount[26]~q )))

	.dataa(\UART|SendClock:sendCount[24]~q ),
	.datab(\UART|SendClock:sendCount[27]~q ),
	.datac(\UART|SendClock:sendCount[25]~q ),
	.datad(\UART|SendClock:sendCount[26]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \UART|LessThan0~9 (
// Equation(s):
// \UART|LessThan0~9_combout  = (\UART|SendClock:sendCount[29]~q ) # ((\UART|SendClock:sendCount[28]~q ) # (\UART|SendClock:sendCount[30]~q ))

	.dataa(\UART|SendClock:sendCount[29]~q ),
	.datab(gnd),
	.datac(\UART|SendClock:sendCount[28]~q ),
	.datad(\UART|SendClock:sendCount[30]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~9 .lut_mask = 16'hFFFA;
defparam \UART|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \UART|LessThan0~10 (
// Equation(s):
// \UART|LessThan0~10_combout  = (\UART|LessThan0~7_combout ) # ((\UART|LessThan0~8_combout ) # (\UART|LessThan0~9_combout ))

	.dataa(gnd),
	.datab(\UART|LessThan0~7_combout ),
	.datac(\UART|LessThan0~8_combout ),
	.datad(\UART|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\UART|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~10 .lut_mask = 16'hFFFC;
defparam \UART|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \UART|LessThan0~5 (
// Equation(s):
// \UART|LessThan0~5_combout  = (\UART|SendClock:sendCount[15]~q ) # ((\UART|SendClock:sendCount[14]~q ) # ((\UART|SendClock:sendCount[16]~q ) # (\UART|SendClock:sendCount[17]~q )))

	.dataa(\UART|SendClock:sendCount[15]~q ),
	.datab(\UART|SendClock:sendCount[14]~q ),
	.datac(\UART|SendClock:sendCount[16]~q ),
	.datad(\UART|SendClock:sendCount[17]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \UART|LessThan0~0 (
// Equation(s):
// \UART|LessThan0~0_combout  = (\UART|SendClock:sendCount[13]~q  & \UART|SendClock:sendCount[12]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|SendClock:sendCount[13]~q ),
	.datad(\UART|SendClock:sendCount[12]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~0 .lut_mask = 16'hF000;
defparam \UART|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \UART|LessThan0~2 (
// Equation(s):
// \UART|LessThan0~2_combout  = (\UART|SendClock:sendCount[5]~q ) # ((\UART|SendClock:sendCount[7]~q ) # ((\UART|SendClock:sendCount[4]~q ) # (\UART|SendClock:sendCount[6]~q )))

	.dataa(\UART|SendClock:sendCount[5]~q ),
	.datab(\UART|SendClock:sendCount[7]~q ),
	.datac(\UART|SendClock:sendCount[4]~q ),
	.datad(\UART|SendClock:sendCount[6]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \UART|LessThan0~1 (
// Equation(s):
// \UART|LessThan0~1_combout  = (\UART|SendClock:sendCount[0]~q ) # ((\UART|SendClock:sendCount[3]~q ) # ((\UART|SendClock:sendCount[2]~q ) # (\UART|SendClock:sendCount[1]~q )))

	.dataa(\UART|SendClock:sendCount[0]~q ),
	.datab(\UART|SendClock:sendCount[3]~q ),
	.datac(\UART|SendClock:sendCount[2]~q ),
	.datad(\UART|SendClock:sendCount[1]~q ),
	.cin(gnd),
	.combout(\UART|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \UART|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \UART|LessThan0~3 (
// Equation(s):
// \UART|LessThan0~3_combout  = (\UART|SendClock:sendCount[9]~q ) # ((\UART|SendClock:sendCount[8]~q  & ((\UART|LessThan0~2_combout ) # (\UART|LessThan0~1_combout ))))

	.dataa(\UART|SendClock:sendCount[8]~q ),
	.datab(\UART|SendClock:sendCount[9]~q ),
	.datac(\UART|LessThan0~2_combout ),
	.datad(\UART|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\UART|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~3 .lut_mask = 16'hEEEC;
defparam \UART|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \UART|LessThan0~4 (
// Equation(s):
// \UART|LessThan0~4_combout  = (\UART|LessThan0~0_combout  & ((\UART|SendClock:sendCount[11]~q ) # ((\UART|SendClock:sendCount[10]~q  & \UART|LessThan0~3_combout ))))

	.dataa(\UART|LessThan0~0_combout ),
	.datab(\UART|SendClock:sendCount[11]~q ),
	.datac(\UART|SendClock:sendCount[10]~q ),
	.datad(\UART|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\UART|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~4 .lut_mask = 16'hA888;
defparam \UART|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \UART|LessThan0~6 (
// Equation(s):
// \UART|LessThan0~6_combout  = (\UART|SendClock:sendCount[18]~q  & (\UART|SendClock:sendCount[19]~q  & ((\UART|LessThan0~5_combout ) # (\UART|LessThan0~4_combout ))))

	.dataa(\UART|LessThan0~5_combout ),
	.datab(\UART|SendClock:sendCount[18]~q ),
	.datac(\UART|SendClock:sendCount[19]~q ),
	.datad(\UART|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\UART|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~6 .lut_mask = 16'hC080;
defparam \UART|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \UART|LessThan0~11 (
// Equation(s):
// \UART|LessThan0~11_combout  = (!\UART|SendClock:sendCount[31]~q  & ((\UART|LessThan0~10_combout ) # (\UART|LessThan0~6_combout )))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[31]~q ),
	.datac(\UART|LessThan0~10_combout ),
	.datad(\UART|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\UART|LessThan0~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~11 .lut_mask = 16'h3330;
defparam \UART|LessThan0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \UART|SendClock:sendCount[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[0] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \UART|SendClock:sendCount[1]~1 (
// Equation(s):
// \UART|SendClock:sendCount[1]~1_combout  = (\UART|SendClock:sendCount[1]~q  & (!\UART|SendClock:sendCount[0]~2 )) # (!\UART|SendClock:sendCount[1]~q  & ((\UART|SendClock:sendCount[0]~2 ) # (GND)))
// \UART|SendClock:sendCount[1]~2  = CARRY((!\UART|SendClock:sendCount[0]~2 ) # (!\UART|SendClock:sendCount[1]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[0]~2 ),
	.combout(\UART|SendClock:sendCount[1]~1_combout ),
	.cout(\UART|SendClock:sendCount[1]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[1]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \UART|SendClock:sendCount[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[1] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \UART|SendClock:sendCount[2]~1 (
// Equation(s):
// \UART|SendClock:sendCount[2]~1_combout  = (\UART|SendClock:sendCount[2]~q  & (\UART|SendClock:sendCount[1]~2  $ (GND))) # (!\UART|SendClock:sendCount[2]~q  & (!\UART|SendClock:sendCount[1]~2  & VCC))
// \UART|SendClock:sendCount[2]~2  = CARRY((\UART|SendClock:sendCount[2]~q  & !\UART|SendClock:sendCount[1]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[1]~2 ),
	.combout(\UART|SendClock:sendCount[2]~1_combout ),
	.cout(\UART|SendClock:sendCount[2]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[2]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \UART|SendClock:sendCount[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[2] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \UART|SendClock:sendCount[3]~1 (
// Equation(s):
// \UART|SendClock:sendCount[3]~1_combout  = (\UART|SendClock:sendCount[3]~q  & (!\UART|SendClock:sendCount[2]~2 )) # (!\UART|SendClock:sendCount[3]~q  & ((\UART|SendClock:sendCount[2]~2 ) # (GND)))
// \UART|SendClock:sendCount[3]~2  = CARRY((!\UART|SendClock:sendCount[2]~2 ) # (!\UART|SendClock:sendCount[3]~q ))

	.dataa(\UART|SendClock:sendCount[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[2]~2 ),
	.combout(\UART|SendClock:sendCount[3]~1_combout ),
	.cout(\UART|SendClock:sendCount[3]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[3]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \UART|SendClock:sendCount[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[3] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \UART|SendClock:sendCount[4]~1 (
// Equation(s):
// \UART|SendClock:sendCount[4]~1_combout  = (\UART|SendClock:sendCount[4]~q  & (\UART|SendClock:sendCount[3]~2  $ (GND))) # (!\UART|SendClock:sendCount[4]~q  & (!\UART|SendClock:sendCount[3]~2  & VCC))
// \UART|SendClock:sendCount[4]~2  = CARRY((\UART|SendClock:sendCount[4]~q  & !\UART|SendClock:sendCount[3]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[3]~2 ),
	.combout(\UART|SendClock:sendCount[4]~1_combout ),
	.cout(\UART|SendClock:sendCount[4]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[4]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \UART|SendClock:sendCount[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[4] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \UART|SendClock:sendCount[5]~1 (
// Equation(s):
// \UART|SendClock:sendCount[5]~1_combout  = (\UART|SendClock:sendCount[5]~q  & (!\UART|SendClock:sendCount[4]~2 )) # (!\UART|SendClock:sendCount[5]~q  & ((\UART|SendClock:sendCount[4]~2 ) # (GND)))
// \UART|SendClock:sendCount[5]~2  = CARRY((!\UART|SendClock:sendCount[4]~2 ) # (!\UART|SendClock:sendCount[5]~q ))

	.dataa(\UART|SendClock:sendCount[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[4]~2 ),
	.combout(\UART|SendClock:sendCount[5]~1_combout ),
	.cout(\UART|SendClock:sendCount[5]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[5]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \UART|SendClock:sendCount[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[5] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \UART|SendClock:sendCount[6]~1 (
// Equation(s):
// \UART|SendClock:sendCount[6]~1_combout  = (\UART|SendClock:sendCount[6]~q  & (\UART|SendClock:sendCount[5]~2  $ (GND))) # (!\UART|SendClock:sendCount[6]~q  & (!\UART|SendClock:sendCount[5]~2  & VCC))
// \UART|SendClock:sendCount[6]~2  = CARRY((\UART|SendClock:sendCount[6]~q  & !\UART|SendClock:sendCount[5]~2 ))

	.dataa(\UART|SendClock:sendCount[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[5]~2 ),
	.combout(\UART|SendClock:sendCount[6]~1_combout ),
	.cout(\UART|SendClock:sendCount[6]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[6]~1 .lut_mask = 16'hA50A;
defparam \UART|SendClock:sendCount[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \UART|SendClock:sendCount[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[6] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \UART|SendClock:sendCount[7]~1 (
// Equation(s):
// \UART|SendClock:sendCount[7]~1_combout  = (\UART|SendClock:sendCount[7]~q  & (!\UART|SendClock:sendCount[6]~2 )) # (!\UART|SendClock:sendCount[7]~q  & ((\UART|SendClock:sendCount[6]~2 ) # (GND)))
// \UART|SendClock:sendCount[7]~2  = CARRY((!\UART|SendClock:sendCount[6]~2 ) # (!\UART|SendClock:sendCount[7]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[6]~2 ),
	.combout(\UART|SendClock:sendCount[7]~1_combout ),
	.cout(\UART|SendClock:sendCount[7]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[7]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \UART|SendClock:sendCount[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[7] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \UART|SendClock:sendCount[8]~1 (
// Equation(s):
// \UART|SendClock:sendCount[8]~1_combout  = (\UART|SendClock:sendCount[8]~q  & (\UART|SendClock:sendCount[7]~2  $ (GND))) # (!\UART|SendClock:sendCount[8]~q  & (!\UART|SendClock:sendCount[7]~2  & VCC))
// \UART|SendClock:sendCount[8]~2  = CARRY((\UART|SendClock:sendCount[8]~q  & !\UART|SendClock:sendCount[7]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[7]~2 ),
	.combout(\UART|SendClock:sendCount[8]~1_combout ),
	.cout(\UART|SendClock:sendCount[8]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[8]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \UART|SendClock:sendCount[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[8] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \UART|SendClock:sendCount[9]~1 (
// Equation(s):
// \UART|SendClock:sendCount[9]~1_combout  = (\UART|SendClock:sendCount[9]~q  & (!\UART|SendClock:sendCount[8]~2 )) # (!\UART|SendClock:sendCount[9]~q  & ((\UART|SendClock:sendCount[8]~2 ) # (GND)))
// \UART|SendClock:sendCount[9]~2  = CARRY((!\UART|SendClock:sendCount[8]~2 ) # (!\UART|SendClock:sendCount[9]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[8]~2 ),
	.combout(\UART|SendClock:sendCount[9]~1_combout ),
	.cout(\UART|SendClock:sendCount[9]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[9]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \UART|SendClock:sendCount[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[9]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[9] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \UART|SendClock:sendCount[10]~1 (
// Equation(s):
// \UART|SendClock:sendCount[10]~1_combout  = (\UART|SendClock:sendCount[10]~q  & (\UART|SendClock:sendCount[9]~2  $ (GND))) # (!\UART|SendClock:sendCount[10]~q  & (!\UART|SendClock:sendCount[9]~2  & VCC))
// \UART|SendClock:sendCount[10]~2  = CARRY((\UART|SendClock:sendCount[10]~q  & !\UART|SendClock:sendCount[9]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[9]~2 ),
	.combout(\UART|SendClock:sendCount[10]~1_combout ),
	.cout(\UART|SendClock:sendCount[10]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[10]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \UART|SendClock:sendCount[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[10] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \UART|SendClock:sendCount[11]~1 (
// Equation(s):
// \UART|SendClock:sendCount[11]~1_combout  = (\UART|SendClock:sendCount[11]~q  & (!\UART|SendClock:sendCount[10]~2 )) # (!\UART|SendClock:sendCount[11]~q  & ((\UART|SendClock:sendCount[10]~2 ) # (GND)))
// \UART|SendClock:sendCount[11]~2  = CARRY((!\UART|SendClock:sendCount[10]~2 ) # (!\UART|SendClock:sendCount[11]~q ))

	.dataa(\UART|SendClock:sendCount[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[10]~2 ),
	.combout(\UART|SendClock:sendCount[11]~1_combout ),
	.cout(\UART|SendClock:sendCount[11]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[11]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \UART|SendClock:sendCount[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[11]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[11] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \UART|SendClock:sendCount[12]~1 (
// Equation(s):
// \UART|SendClock:sendCount[12]~1_combout  = (\UART|SendClock:sendCount[12]~q  & (\UART|SendClock:sendCount[11]~2  $ (GND))) # (!\UART|SendClock:sendCount[12]~q  & (!\UART|SendClock:sendCount[11]~2  & VCC))
// \UART|SendClock:sendCount[12]~2  = CARRY((\UART|SendClock:sendCount[12]~q  & !\UART|SendClock:sendCount[11]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[11]~2 ),
	.combout(\UART|SendClock:sendCount[12]~1_combout ),
	.cout(\UART|SendClock:sendCount[12]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[12]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[12]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \UART|SendClock:sendCount[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[12]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[12] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \UART|SendClock:sendCount[13]~1 (
// Equation(s):
// \UART|SendClock:sendCount[13]~1_combout  = (\UART|SendClock:sendCount[13]~q  & (!\UART|SendClock:sendCount[12]~2 )) # (!\UART|SendClock:sendCount[13]~q  & ((\UART|SendClock:sendCount[12]~2 ) # (GND)))
// \UART|SendClock:sendCount[13]~2  = CARRY((!\UART|SendClock:sendCount[12]~2 ) # (!\UART|SendClock:sendCount[13]~q ))

	.dataa(\UART|SendClock:sendCount[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[12]~2 ),
	.combout(\UART|SendClock:sendCount[13]~1_combout ),
	.cout(\UART|SendClock:sendCount[13]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[13]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[13]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \UART|SendClock:sendCount[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[13] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \UART|SendClock:sendCount[14]~1 (
// Equation(s):
// \UART|SendClock:sendCount[14]~1_combout  = (\UART|SendClock:sendCount[14]~q  & (\UART|SendClock:sendCount[13]~2  $ (GND))) # (!\UART|SendClock:sendCount[14]~q  & (!\UART|SendClock:sendCount[13]~2  & VCC))
// \UART|SendClock:sendCount[14]~2  = CARRY((\UART|SendClock:sendCount[14]~q  & !\UART|SendClock:sendCount[13]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[13]~2 ),
	.combout(\UART|SendClock:sendCount[14]~1_combout ),
	.cout(\UART|SendClock:sendCount[14]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[14]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[14]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \UART|SendClock:sendCount[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[14] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \UART|SendClock:sendCount[15]~1 (
// Equation(s):
// \UART|SendClock:sendCount[15]~1_combout  = (\UART|SendClock:sendCount[15]~q  & (!\UART|SendClock:sendCount[14]~2 )) # (!\UART|SendClock:sendCount[15]~q  & ((\UART|SendClock:sendCount[14]~2 ) # (GND)))
// \UART|SendClock:sendCount[15]~2  = CARRY((!\UART|SendClock:sendCount[14]~2 ) # (!\UART|SendClock:sendCount[15]~q ))

	.dataa(\UART|SendClock:sendCount[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[14]~2 ),
	.combout(\UART|SendClock:sendCount[15]~1_combout ),
	.cout(\UART|SendClock:sendCount[15]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[15]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[15]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \UART|SendClock:sendCount[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[15] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \UART|SendClock:sendCount[16]~1 (
// Equation(s):
// \UART|SendClock:sendCount[16]~1_combout  = (\UART|SendClock:sendCount[16]~q  & (\UART|SendClock:sendCount[15]~2  $ (GND))) # (!\UART|SendClock:sendCount[16]~q  & (!\UART|SendClock:sendCount[15]~2  & VCC))
// \UART|SendClock:sendCount[16]~2  = CARRY((\UART|SendClock:sendCount[16]~q  & !\UART|SendClock:sendCount[15]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[15]~2 ),
	.combout(\UART|SendClock:sendCount[16]~1_combout ),
	.cout(\UART|SendClock:sendCount[16]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[16]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[16]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \UART|SendClock:sendCount[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[16]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[16] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \UART|SendClock:sendCount[17]~1 (
// Equation(s):
// \UART|SendClock:sendCount[17]~1_combout  = (\UART|SendClock:sendCount[17]~q  & (!\UART|SendClock:sendCount[16]~2 )) # (!\UART|SendClock:sendCount[17]~q  & ((\UART|SendClock:sendCount[16]~2 ) # (GND)))
// \UART|SendClock:sendCount[17]~2  = CARRY((!\UART|SendClock:sendCount[16]~2 ) # (!\UART|SendClock:sendCount[17]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[16]~2 ),
	.combout(\UART|SendClock:sendCount[17]~1_combout ),
	.cout(\UART|SendClock:sendCount[17]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[17]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[17]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \UART|SendClock:sendCount[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[17]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[17] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \UART|SendClock:sendCount[18]~1 (
// Equation(s):
// \UART|SendClock:sendCount[18]~1_combout  = (\UART|SendClock:sendCount[18]~q  & (\UART|SendClock:sendCount[17]~2  $ (GND))) # (!\UART|SendClock:sendCount[18]~q  & (!\UART|SendClock:sendCount[17]~2  & VCC))
// \UART|SendClock:sendCount[18]~2  = CARRY((\UART|SendClock:sendCount[18]~q  & !\UART|SendClock:sendCount[17]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[17]~2 ),
	.combout(\UART|SendClock:sendCount[18]~1_combout ),
	.cout(\UART|SendClock:sendCount[18]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[18]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[18]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \UART|SendClock:sendCount[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|SendClock:sendCount[18]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[18] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \UART|SendClock:sendCount[19]~1 (
// Equation(s):
// \UART|SendClock:sendCount[19]~1_combout  = (\UART|SendClock:sendCount[19]~q  & (!\UART|SendClock:sendCount[18]~2 )) # (!\UART|SendClock:sendCount[19]~q  & ((\UART|SendClock:sendCount[18]~2 ) # (GND)))
// \UART|SendClock:sendCount[19]~2  = CARRY((!\UART|SendClock:sendCount[18]~2 ) # (!\UART|SendClock:sendCount[19]~q ))

	.dataa(\UART|SendClock:sendCount[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[18]~2 ),
	.combout(\UART|SendClock:sendCount[19]~1_combout ),
	.cout(\UART|SendClock:sendCount[19]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[19]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[19]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \UART|SendClock:sendCount[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[19]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[19] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \UART|SendClock:sendCount[20]~1 (
// Equation(s):
// \UART|SendClock:sendCount[20]~1_combout  = (\UART|SendClock:sendCount[20]~q  & (\UART|SendClock:sendCount[19]~2  $ (GND))) # (!\UART|SendClock:sendCount[20]~q  & (!\UART|SendClock:sendCount[19]~2  & VCC))
// \UART|SendClock:sendCount[20]~2  = CARRY((\UART|SendClock:sendCount[20]~q  & !\UART|SendClock:sendCount[19]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[19]~2 ),
	.combout(\UART|SendClock:sendCount[20]~1_combout ),
	.cout(\UART|SendClock:sendCount[20]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[20]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[20]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \UART|SendClock:sendCount[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[20]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[20] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \UART|SendClock:sendCount[21]~1 (
// Equation(s):
// \UART|SendClock:sendCount[21]~1_combout  = (\UART|SendClock:sendCount[21]~q  & (!\UART|SendClock:sendCount[20]~2 )) # (!\UART|SendClock:sendCount[21]~q  & ((\UART|SendClock:sendCount[20]~2 ) # (GND)))
// \UART|SendClock:sendCount[21]~2  = CARRY((!\UART|SendClock:sendCount[20]~2 ) # (!\UART|SendClock:sendCount[21]~q ))

	.dataa(\UART|SendClock:sendCount[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[20]~2 ),
	.combout(\UART|SendClock:sendCount[21]~1_combout ),
	.cout(\UART|SendClock:sendCount[21]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[21]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[21]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \UART|SendClock:sendCount[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[21]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[21] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \UART|SendClock:sendCount[22]~1 (
// Equation(s):
// \UART|SendClock:sendCount[22]~1_combout  = (\UART|SendClock:sendCount[22]~q  & (\UART|SendClock:sendCount[21]~2  $ (GND))) # (!\UART|SendClock:sendCount[22]~q  & (!\UART|SendClock:sendCount[21]~2  & VCC))
// \UART|SendClock:sendCount[22]~2  = CARRY((\UART|SendClock:sendCount[22]~q  & !\UART|SendClock:sendCount[21]~2 ))

	.dataa(\UART|SendClock:sendCount[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[21]~2 ),
	.combout(\UART|SendClock:sendCount[22]~1_combout ),
	.cout(\UART|SendClock:sendCount[22]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[22]~1 .lut_mask = 16'hA50A;
defparam \UART|SendClock:sendCount[22]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \UART|SendClock:sendCount[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[22] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \UART|SendClock:sendCount[23]~1 (
// Equation(s):
// \UART|SendClock:sendCount[23]~1_combout  = (\UART|SendClock:sendCount[23]~q  & (!\UART|SendClock:sendCount[22]~2 )) # (!\UART|SendClock:sendCount[23]~q  & ((\UART|SendClock:sendCount[22]~2 ) # (GND)))
// \UART|SendClock:sendCount[23]~2  = CARRY((!\UART|SendClock:sendCount[22]~2 ) # (!\UART|SendClock:sendCount[23]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[22]~2 ),
	.combout(\UART|SendClock:sendCount[23]~1_combout ),
	.cout(\UART|SendClock:sendCount[23]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[23]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[23]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \UART|SendClock:sendCount[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[23]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[23] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \UART|SendClock:sendCount[24]~1 (
// Equation(s):
// \UART|SendClock:sendCount[24]~1_combout  = (\UART|SendClock:sendCount[24]~q  & (\UART|SendClock:sendCount[23]~2  $ (GND))) # (!\UART|SendClock:sendCount[24]~q  & (!\UART|SendClock:sendCount[23]~2  & VCC))
// \UART|SendClock:sendCount[24]~2  = CARRY((\UART|SendClock:sendCount[24]~q  & !\UART|SendClock:sendCount[23]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[23]~2 ),
	.combout(\UART|SendClock:sendCount[24]~1_combout ),
	.cout(\UART|SendClock:sendCount[24]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[24]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[24]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \UART|SendClock:sendCount[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[24]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[24] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \UART|SendClock:sendCount[25]~1 (
// Equation(s):
// \UART|SendClock:sendCount[25]~1_combout  = (\UART|SendClock:sendCount[25]~q  & (!\UART|SendClock:sendCount[24]~2 )) # (!\UART|SendClock:sendCount[25]~q  & ((\UART|SendClock:sendCount[24]~2 ) # (GND)))
// \UART|SendClock:sendCount[25]~2  = CARRY((!\UART|SendClock:sendCount[24]~2 ) # (!\UART|SendClock:sendCount[25]~q ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[24]~2 ),
	.combout(\UART|SendClock:sendCount[25]~1_combout ),
	.cout(\UART|SendClock:sendCount[25]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[25]~1 .lut_mask = 16'h3C3F;
defparam \UART|SendClock:sendCount[25]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \UART|SendClock:sendCount[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[25]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[25] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \UART|SendClock:sendCount[26]~1 (
// Equation(s):
// \UART|SendClock:sendCount[26]~1_combout  = (\UART|SendClock:sendCount[26]~q  & (\UART|SendClock:sendCount[25]~2  $ (GND))) # (!\UART|SendClock:sendCount[26]~q  & (!\UART|SendClock:sendCount[25]~2  & VCC))
// \UART|SendClock:sendCount[26]~2  = CARRY((\UART|SendClock:sendCount[26]~q  & !\UART|SendClock:sendCount[25]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[25]~2 ),
	.combout(\UART|SendClock:sendCount[26]~1_combout ),
	.cout(\UART|SendClock:sendCount[26]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[26]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[26]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \UART|SendClock:sendCount[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[26]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[26] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \UART|SendClock:sendCount[27]~1 (
// Equation(s):
// \UART|SendClock:sendCount[27]~1_combout  = (\UART|SendClock:sendCount[27]~q  & (!\UART|SendClock:sendCount[26]~2 )) # (!\UART|SendClock:sendCount[27]~q  & ((\UART|SendClock:sendCount[26]~2 ) # (GND)))
// \UART|SendClock:sendCount[27]~2  = CARRY((!\UART|SendClock:sendCount[26]~2 ) # (!\UART|SendClock:sendCount[27]~q ))

	.dataa(\UART|SendClock:sendCount[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[26]~2 ),
	.combout(\UART|SendClock:sendCount[27]~1_combout ),
	.cout(\UART|SendClock:sendCount[27]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[27]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[27]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \UART|SendClock:sendCount[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[27]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[27] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \UART|SendClock:sendCount[28]~1 (
// Equation(s):
// \UART|SendClock:sendCount[28]~1_combout  = (\UART|SendClock:sendCount[28]~q  & (\UART|SendClock:sendCount[27]~2  $ (GND))) # (!\UART|SendClock:sendCount[28]~q  & (!\UART|SendClock:sendCount[27]~2  & VCC))
// \UART|SendClock:sendCount[28]~2  = CARRY((\UART|SendClock:sendCount[28]~q  & !\UART|SendClock:sendCount[27]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[27]~2 ),
	.combout(\UART|SendClock:sendCount[28]~1_combout ),
	.cout(\UART|SendClock:sendCount[28]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[28]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[28]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \UART|SendClock:sendCount[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[28]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[28] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \UART|SendClock:sendCount[29]~1 (
// Equation(s):
// \UART|SendClock:sendCount[29]~1_combout  = (\UART|SendClock:sendCount[29]~q  & (!\UART|SendClock:sendCount[28]~2 )) # (!\UART|SendClock:sendCount[29]~q  & ((\UART|SendClock:sendCount[28]~2 ) # (GND)))
// \UART|SendClock:sendCount[29]~2  = CARRY((!\UART|SendClock:sendCount[28]~2 ) # (!\UART|SendClock:sendCount[29]~q ))

	.dataa(\UART|SendClock:sendCount[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[28]~2 ),
	.combout(\UART|SendClock:sendCount[29]~1_combout ),
	.cout(\UART|SendClock:sendCount[29]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[29]~1 .lut_mask = 16'h5A5F;
defparam \UART|SendClock:sendCount[29]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \UART|SendClock:sendCount[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[29]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[29] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \UART|SendClock:sendCount[30]~1 (
// Equation(s):
// \UART|SendClock:sendCount[30]~1_combout  = (\UART|SendClock:sendCount[30]~q  & (\UART|SendClock:sendCount[29]~2  $ (GND))) # (!\UART|SendClock:sendCount[30]~q  & (!\UART|SendClock:sendCount[29]~2  & VCC))
// \UART|SendClock:sendCount[30]~2  = CARRY((\UART|SendClock:sendCount[30]~q  & !\UART|SendClock:sendCount[29]~2 ))

	.dataa(gnd),
	.datab(\UART|SendClock:sendCount[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|SendClock:sendCount[29]~2 ),
	.combout(\UART|SendClock:sendCount[30]~1_combout ),
	.cout(\UART|SendClock:sendCount[30]~2 ));
// synopsys translate_off
defparam \UART|SendClock:sendCount[30]~1 .lut_mask = 16'hC30C;
defparam \UART|SendClock:sendCount[30]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \UART|SendClock:sendCount[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[30]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[30] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \UART|SendClock:sendCount[31]~1 (
// Equation(s):
// \UART|SendClock:sendCount[31]~1_combout  = \UART|SendClock:sendCount[31]~q  $ (\UART|SendClock:sendCount[30]~2 )

	.dataa(\UART|SendClock:sendCount[31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|SendClock:sendCount[30]~2 ),
	.combout(\UART|SendClock:sendCount[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendClock:sendCount[31]~1 .lut_mask = 16'h5A5A;
defparam \UART|SendClock:sendCount[31]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \UART|SendClock:sendCount[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|SendClock:sendCount[31]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|LessThan0~11_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendClock:sendCount[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendClock:sendCount[31] .is_wysiwyg = "true";
defparam \UART|SendClock:sendCount[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \UART|clk_send~0 (
// Equation(s):
// \UART|clk_send~0_combout  = \UART|clk_send~q  $ (((!\UART|SendClock:sendCount[31]~q  & ((\UART|LessThan0~10_combout ) # (\UART|LessThan0~6_combout )))))

	.dataa(\UART|clk_send~q ),
	.datab(\UART|SendClock:sendCount[31]~q ),
	.datac(\UART|LessThan0~10_combout ),
	.datad(\UART|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\UART|clk_send~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|clk_send~0 .lut_mask = 16'h999A;
defparam \UART|clk_send~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \UART|clk_send~feeder (
// Equation(s):
// \UART|clk_send~feeder_combout  = \UART|clk_send~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|clk_send~0_combout ),
	.cin(gnd),
	.combout(\UART|clk_send~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|clk_send~feeder .lut_mask = 16'hFF00;
defparam \UART|clk_send~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \UART|clk_send (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|clk_send~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|clk_send~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|clk_send .is_wysiwyg = "true";
defparam \UART|clk_send .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \UART|clk_send~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\UART|clk_send~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\UART|clk_send~clkctrl_outclk ));
// synopsys translate_off
defparam \UART|clk_send~clkctrl .clock_type = "global clock";
defparam \UART|clk_send~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \UART|Selector289~0 (
// Equation(s):
// \UART|Selector289~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~62_combout ),
	.cin(gnd),
	.combout(\UART|Selector289~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector289~0 .lut_mask = 16'hF000;
defparam \UART|Selector289~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \UART|Selector320~0 (
// Equation(s):
// \UART|Selector320~0_combout  = (\UART|state_send.switch~q ) # (!\UART|state_send.init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|state_send.init~q ),
	.cin(gnd),
	.combout(\UART|Selector320~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector320~0 .lut_mask = 16'hF0FF;
defparam \UART|Selector320~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \UART|SendData:bcdCount[31] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector289~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[31] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \UART|Add30~0 (
// Equation(s):
// \UART|Add30~0_combout  = \UART|SendData:bcdCount[0]~q  $ (VCC)
// \UART|Add30~1  = CARRY(\UART|SendData:bcdCount[0]~q )

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add30~0_combout ),
	.cout(\UART|Add30~1 ));
// synopsys translate_off
defparam \UART|Add30~0 .lut_mask = 16'h33CC;
defparam \UART|Add30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \UART|Selector320~1 (
// Equation(s):
// \UART|Selector320~1_combout  = (\UART|state_send.switch~q  & \UART|Add30~0_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(\UART|Add30~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector320~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector320~1 .lut_mask = 16'hA0A0;
defparam \UART|Selector320~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \UART|SendData:bcdCount[0] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector320~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[0] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \UART|Add30~2 (
// Equation(s):
// \UART|Add30~2_combout  = (\UART|SendData:bcdCount[1]~q  & (!\UART|Add30~1 )) # (!\UART|SendData:bcdCount[1]~q  & ((\UART|Add30~1 ) # (GND)))
// \UART|Add30~3  = CARRY((!\UART|Add30~1 ) # (!\UART|SendData:bcdCount[1]~q ))

	.dataa(\UART|SendData:bcdCount[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~1 ),
	.combout(\UART|Add30~2_combout ),
	.cout(\UART|Add30~3 ));
// synopsys translate_off
defparam \UART|Add30~2 .lut_mask = 16'h5A5F;
defparam \UART|Add30~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \UART|Selector319~0 (
// Equation(s):
// \UART|Selector319~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~2_combout ),
	.cin(gnd),
	.combout(\UART|Selector319~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector319~0 .lut_mask = 16'hF000;
defparam \UART|Selector319~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N9
dffeas \UART|SendData:bcdCount[1] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector319~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[1] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \UART|Add30~4 (
// Equation(s):
// \UART|Add30~4_combout  = (\UART|SendData:bcdCount[2]~q  & (\UART|Add30~3  $ (GND))) # (!\UART|SendData:bcdCount[2]~q  & (!\UART|Add30~3  & VCC))
// \UART|Add30~5  = CARRY((\UART|SendData:bcdCount[2]~q  & !\UART|Add30~3 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~3 ),
	.combout(\UART|Add30~4_combout ),
	.cout(\UART|Add30~5 ));
// synopsys translate_off
defparam \UART|Add30~4 .lut_mask = 16'hC30C;
defparam \UART|Add30~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \UART|Selector318~0 (
// Equation(s):
// \UART|Selector318~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~4_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(\UART|Add30~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector318~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector318~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector318~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N3
dffeas \UART|SendData:bcdCount[2] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector318~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[2] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \UART|Add30~6 (
// Equation(s):
// \UART|Add30~6_combout  = (\UART|SendData:bcdCount[3]~q  & (!\UART|Add30~5 )) # (!\UART|SendData:bcdCount[3]~q  & ((\UART|Add30~5 ) # (GND)))
// \UART|Add30~7  = CARRY((!\UART|Add30~5 ) # (!\UART|SendData:bcdCount[3]~q ))

	.dataa(\UART|SendData:bcdCount[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~5 ),
	.combout(\UART|Add30~6_combout ),
	.cout(\UART|Add30~7 ));
// synopsys translate_off
defparam \UART|Add30~6 .lut_mask = 16'h5A5F;
defparam \UART|Add30~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \UART|Selector317~0 (
// Equation(s):
// \UART|Selector317~0_combout  = (\UART|Add30~6_combout  & \UART|state_send.switch~q )

	.dataa(\UART|Add30~6_combout ),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector317~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector317~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector317~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \UART|SendData:bcdCount[3] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector317~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[3] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \UART|Add30~8 (
// Equation(s):
// \UART|Add30~8_combout  = (\UART|SendData:bcdCount[4]~q  & (\UART|Add30~7  $ (GND))) # (!\UART|SendData:bcdCount[4]~q  & (!\UART|Add30~7  & VCC))
// \UART|Add30~9  = CARRY((\UART|SendData:bcdCount[4]~q  & !\UART|Add30~7 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~7 ),
	.combout(\UART|Add30~8_combout ),
	.cout(\UART|Add30~9 ));
// synopsys translate_off
defparam \UART|Add30~8 .lut_mask = 16'hC30C;
defparam \UART|Add30~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \UART|Selector316~0 (
// Equation(s):
// \UART|Selector316~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~8_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(\UART|Add30~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector316~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector316~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector316~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N15
dffeas \UART|SendData:bcdCount[4] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector316~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[4] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \UART|Add30~10 (
// Equation(s):
// \UART|Add30~10_combout  = (\UART|SendData:bcdCount[5]~q  & (!\UART|Add30~9 )) # (!\UART|SendData:bcdCount[5]~q  & ((\UART|Add30~9 ) # (GND)))
// \UART|Add30~11  = CARRY((!\UART|Add30~9 ) # (!\UART|SendData:bcdCount[5]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~9 ),
	.combout(\UART|Add30~10_combout ),
	.cout(\UART|Add30~11 ));
// synopsys translate_off
defparam \UART|Add30~10 .lut_mask = 16'h3C3F;
defparam \UART|Add30~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \UART|Selector315~0 (
// Equation(s):
// \UART|Selector315~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~10_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(\UART|Add30~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector315~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector315~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector315~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \UART|SendData:bcdCount[5] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector315~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[5] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \UART|Add30~12 (
// Equation(s):
// \UART|Add30~12_combout  = (\UART|SendData:bcdCount[6]~q  & (\UART|Add30~11  $ (GND))) # (!\UART|SendData:bcdCount[6]~q  & (!\UART|Add30~11  & VCC))
// \UART|Add30~13  = CARRY((\UART|SendData:bcdCount[6]~q  & !\UART|Add30~11 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~11 ),
	.combout(\UART|Add30~12_combout ),
	.cout(\UART|Add30~13 ));
// synopsys translate_off
defparam \UART|Add30~12 .lut_mask = 16'hC30C;
defparam \UART|Add30~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \UART|Selector314~0 (
// Equation(s):
// \UART|Selector314~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~12_combout ),
	.cin(gnd),
	.combout(\UART|Selector314~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector314~0 .lut_mask = 16'hF000;
defparam \UART|Selector314~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \UART|SendData:bcdCount[6] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector314~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[6] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \UART|Add30~14 (
// Equation(s):
// \UART|Add30~14_combout  = (\UART|SendData:bcdCount[7]~q  & (!\UART|Add30~13 )) # (!\UART|SendData:bcdCount[7]~q  & ((\UART|Add30~13 ) # (GND)))
// \UART|Add30~15  = CARRY((!\UART|Add30~13 ) # (!\UART|SendData:bcdCount[7]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~13 ),
	.combout(\UART|Add30~14_combout ),
	.cout(\UART|Add30~15 ));
// synopsys translate_off
defparam \UART|Add30~14 .lut_mask = 16'h3C3F;
defparam \UART|Add30~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \UART|Selector313~0 (
// Equation(s):
// \UART|Selector313~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~14_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(\UART|Add30~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector313~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector313~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector313~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \UART|SendData:bcdCount[7] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector313~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[7] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \UART|Add30~16 (
// Equation(s):
// \UART|Add30~16_combout  = (\UART|SendData:bcdCount[8]~q  & (\UART|Add30~15  $ (GND))) # (!\UART|SendData:bcdCount[8]~q  & (!\UART|Add30~15  & VCC))
// \UART|Add30~17  = CARRY((\UART|SendData:bcdCount[8]~q  & !\UART|Add30~15 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~15 ),
	.combout(\UART|Add30~16_combout ),
	.cout(\UART|Add30~17 ));
// synopsys translate_off
defparam \UART|Add30~16 .lut_mask = 16'hC30C;
defparam \UART|Add30~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \UART|Selector312~0 (
// Equation(s):
// \UART|Selector312~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~16_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(\UART|Add30~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector312~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector312~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector312~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \UART|SendData:bcdCount[8] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector312~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[8] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \UART|Add30~18 (
// Equation(s):
// \UART|Add30~18_combout  = (\UART|SendData:bcdCount[9]~q  & (!\UART|Add30~17 )) # (!\UART|SendData:bcdCount[9]~q  & ((\UART|Add30~17 ) # (GND)))
// \UART|Add30~19  = CARRY((!\UART|Add30~17 ) # (!\UART|SendData:bcdCount[9]~q ))

	.dataa(\UART|SendData:bcdCount[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~17 ),
	.combout(\UART|Add30~18_combout ),
	.cout(\UART|Add30~19 ));
// synopsys translate_off
defparam \UART|Add30~18 .lut_mask = 16'h5A5F;
defparam \UART|Add30~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \UART|Selector311~0 (
// Equation(s):
// \UART|Selector311~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~18_combout ),
	.cin(gnd),
	.combout(\UART|Selector311~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector311~0 .lut_mask = 16'hF000;
defparam \UART|Selector311~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N7
dffeas \UART|SendData:bcdCount[9] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector311~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[9] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \UART|Add30~20 (
// Equation(s):
// \UART|Add30~20_combout  = (\UART|SendData:bcdCount[10]~q  & (\UART|Add30~19  $ (GND))) # (!\UART|SendData:bcdCount[10]~q  & (!\UART|Add30~19  & VCC))
// \UART|Add30~21  = CARRY((\UART|SendData:bcdCount[10]~q  & !\UART|Add30~19 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~19 ),
	.combout(\UART|Add30~20_combout ),
	.cout(\UART|Add30~21 ));
// synopsys translate_off
defparam \UART|Add30~20 .lut_mask = 16'hC30C;
defparam \UART|Add30~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \UART|Selector310~0 (
// Equation(s):
// \UART|Selector310~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~20_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(\UART|Add30~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector310~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector310~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector310~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N29
dffeas \UART|SendData:bcdCount[10] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector310~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[10] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \UART|Add30~22 (
// Equation(s):
// \UART|Add30~22_combout  = (\UART|SendData:bcdCount[11]~q  & (!\UART|Add30~21 )) # (!\UART|SendData:bcdCount[11]~q  & ((\UART|Add30~21 ) # (GND)))
// \UART|Add30~23  = CARRY((!\UART|Add30~21 ) # (!\UART|SendData:bcdCount[11]~q ))

	.dataa(\UART|SendData:bcdCount[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~21 ),
	.combout(\UART|Add30~22_combout ),
	.cout(\UART|Add30~23 ));
// synopsys translate_off
defparam \UART|Add30~22 .lut_mask = 16'h5A5F;
defparam \UART|Add30~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \UART|Selector309~0 (
// Equation(s):
// \UART|Selector309~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~22_combout ),
	.cin(gnd),
	.combout(\UART|Selector309~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector309~0 .lut_mask = 16'hF000;
defparam \UART|Selector309~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N15
dffeas \UART|SendData:bcdCount[11] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector309~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[11] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \UART|Add30~24 (
// Equation(s):
// \UART|Add30~24_combout  = (\UART|SendData:bcdCount[12]~q  & (\UART|Add30~23  $ (GND))) # (!\UART|SendData:bcdCount[12]~q  & (!\UART|Add30~23  & VCC))
// \UART|Add30~25  = CARRY((\UART|SendData:bcdCount[12]~q  & !\UART|Add30~23 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~23 ),
	.combout(\UART|Add30~24_combout ),
	.cout(\UART|Add30~25 ));
// synopsys translate_off
defparam \UART|Add30~24 .lut_mask = 16'hC30C;
defparam \UART|Add30~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \UART|Selector308~0 (
// Equation(s):
// \UART|Selector308~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~24_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(\UART|Add30~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector308~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector308~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector308~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \UART|SendData:bcdCount[12] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector308~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[12] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \UART|Add30~26 (
// Equation(s):
// \UART|Add30~26_combout  = (\UART|SendData:bcdCount[13]~q  & (!\UART|Add30~25 )) # (!\UART|SendData:bcdCount[13]~q  & ((\UART|Add30~25 ) # (GND)))
// \UART|Add30~27  = CARRY((!\UART|Add30~25 ) # (!\UART|SendData:bcdCount[13]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~25 ),
	.combout(\UART|Add30~26_combout ),
	.cout(\UART|Add30~27 ));
// synopsys translate_off
defparam \UART|Add30~26 .lut_mask = 16'h3C3F;
defparam \UART|Add30~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \UART|Selector307~0 (
// Equation(s):
// \UART|Selector307~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~26_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(\UART|Add30~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector307~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector307~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector307~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \UART|SendData:bcdCount[13] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector307~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[13] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \UART|Add30~28 (
// Equation(s):
// \UART|Add30~28_combout  = (\UART|SendData:bcdCount[14]~q  & (\UART|Add30~27  $ (GND))) # (!\UART|SendData:bcdCount[14]~q  & (!\UART|Add30~27  & VCC))
// \UART|Add30~29  = CARRY((\UART|SendData:bcdCount[14]~q  & !\UART|Add30~27 ))

	.dataa(\UART|SendData:bcdCount[14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~27 ),
	.combout(\UART|Add30~28_combout ),
	.cout(\UART|Add30~29 ));
// synopsys translate_off
defparam \UART|Add30~28 .lut_mask = 16'hA50A;
defparam \UART|Add30~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \UART|Selector306~0 (
// Equation(s):
// \UART|Selector306~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~28_combout ),
	.cin(gnd),
	.combout(\UART|Selector306~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector306~0 .lut_mask = 16'hF000;
defparam \UART|Selector306~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \UART|SendData:bcdCount[14] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector306~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[14] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \UART|Add30~30 (
// Equation(s):
// \UART|Add30~30_combout  = (\UART|SendData:bcdCount[15]~q  & (!\UART|Add30~29 )) # (!\UART|SendData:bcdCount[15]~q  & ((\UART|Add30~29 ) # (GND)))
// \UART|Add30~31  = CARRY((!\UART|Add30~29 ) # (!\UART|SendData:bcdCount[15]~q ))

	.dataa(\UART|SendData:bcdCount[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~29 ),
	.combout(\UART|Add30~30_combout ),
	.cout(\UART|Add30~31 ));
// synopsys translate_off
defparam \UART|Add30~30 .lut_mask = 16'h5A5F;
defparam \UART|Add30~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \UART|Selector305~0 (
// Equation(s):
// \UART|Selector305~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~30_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(\UART|Add30~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector305~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector305~0 .lut_mask = 16'hA0A0;
defparam \UART|Selector305~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \UART|SendData:bcdCount[15] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector305~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[15] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \UART|Add30~32 (
// Equation(s):
// \UART|Add30~32_combout  = (\UART|SendData:bcdCount[16]~q  & (\UART|Add30~31  $ (GND))) # (!\UART|SendData:bcdCount[16]~q  & (!\UART|Add30~31  & VCC))
// \UART|Add30~33  = CARRY((\UART|SendData:bcdCount[16]~q  & !\UART|Add30~31 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~31 ),
	.combout(\UART|Add30~32_combout ),
	.cout(\UART|Add30~33 ));
// synopsys translate_off
defparam \UART|Add30~32 .lut_mask = 16'hC30C;
defparam \UART|Add30~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \UART|Selector304~0 (
// Equation(s):
// \UART|Selector304~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~32_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Add30~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector304~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector304~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector304~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \UART|SendData:bcdCount[16] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector304~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[16] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \UART|Add30~34 (
// Equation(s):
// \UART|Add30~34_combout  = (\UART|SendData:bcdCount[17]~q  & (!\UART|Add30~33 )) # (!\UART|SendData:bcdCount[17]~q  & ((\UART|Add30~33 ) # (GND)))
// \UART|Add30~35  = CARRY((!\UART|Add30~33 ) # (!\UART|SendData:bcdCount[17]~q ))

	.dataa(\UART|SendData:bcdCount[17]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~33 ),
	.combout(\UART|Add30~34_combout ),
	.cout(\UART|Add30~35 ));
// synopsys translate_off
defparam \UART|Add30~34 .lut_mask = 16'h5A5F;
defparam \UART|Add30~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \UART|Selector303~0 (
// Equation(s):
// \UART|Selector303~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~34_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Add30~34_combout ),
	.cin(gnd),
	.combout(\UART|Selector303~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector303~0 .lut_mask = 16'hAA00;
defparam \UART|Selector303~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \UART|SendData:bcdCount[17] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector303~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[17] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \UART|Add30~36 (
// Equation(s):
// \UART|Add30~36_combout  = (\UART|SendData:bcdCount[18]~q  & (\UART|Add30~35  $ (GND))) # (!\UART|SendData:bcdCount[18]~q  & (!\UART|Add30~35  & VCC))
// \UART|Add30~37  = CARRY((\UART|SendData:bcdCount[18]~q  & !\UART|Add30~35 ))

	.dataa(\UART|SendData:bcdCount[18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~35 ),
	.combout(\UART|Add30~36_combout ),
	.cout(\UART|Add30~37 ));
// synopsys translate_off
defparam \UART|Add30~36 .lut_mask = 16'hA50A;
defparam \UART|Add30~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \UART|Selector302~0 (
// Equation(s):
// \UART|Selector302~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~36_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Add30~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector302~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector302~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector302~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N5
dffeas \UART|SendData:bcdCount[18] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector302~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[18] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \UART|Add30~38 (
// Equation(s):
// \UART|Add30~38_combout  = (\UART|SendData:bcdCount[19]~q  & (!\UART|Add30~37 )) # (!\UART|SendData:bcdCount[19]~q  & ((\UART|Add30~37 ) # (GND)))
// \UART|Add30~39  = CARRY((!\UART|Add30~37 ) # (!\UART|SendData:bcdCount[19]~q ))

	.dataa(\UART|SendData:bcdCount[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~37 ),
	.combout(\UART|Add30~38_combout ),
	.cout(\UART|Add30~39 ));
// synopsys translate_off
defparam \UART|Add30~38 .lut_mask = 16'h5A5F;
defparam \UART|Add30~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \UART|Selector301~0 (
// Equation(s):
// \UART|Selector301~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~38_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Add30~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector301~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector301~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector301~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N3
dffeas \UART|SendData:bcdCount[19] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector301~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[19] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \UART|Add30~40 (
// Equation(s):
// \UART|Add30~40_combout  = (\UART|SendData:bcdCount[20]~q  & (\UART|Add30~39  $ (GND))) # (!\UART|SendData:bcdCount[20]~q  & (!\UART|Add30~39  & VCC))
// \UART|Add30~41  = CARRY((\UART|SendData:bcdCount[20]~q  & !\UART|Add30~39 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~39 ),
	.combout(\UART|Add30~40_combout ),
	.cout(\UART|Add30~41 ));
// synopsys translate_off
defparam \UART|Add30~40 .lut_mask = 16'hC30C;
defparam \UART|Add30~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \UART|Selector300~0 (
// Equation(s):
// \UART|Selector300~0_combout  = (\UART|Add30~40_combout  & \UART|state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|Add30~40_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|Selector300~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector300~0 .lut_mask = 16'hF000;
defparam \UART|Selector300~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \UART|SendData:bcdCount[20] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector300~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[20] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \UART|Add30~42 (
// Equation(s):
// \UART|Add30~42_combout  = (\UART|SendData:bcdCount[21]~q  & (!\UART|Add30~41 )) # (!\UART|SendData:bcdCount[21]~q  & ((\UART|Add30~41 ) # (GND)))
// \UART|Add30~43  = CARRY((!\UART|Add30~41 ) # (!\UART|SendData:bcdCount[21]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~41 ),
	.combout(\UART|Add30~42_combout ),
	.cout(\UART|Add30~43 ));
// synopsys translate_off
defparam \UART|Add30~42 .lut_mask = 16'h3C3F;
defparam \UART|Add30~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \UART|Selector299~0 (
// Equation(s):
// \UART|Selector299~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~42_combout ),
	.cin(gnd),
	.combout(\UART|Selector299~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector299~0 .lut_mask = 16'hF000;
defparam \UART|Selector299~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N9
dffeas \UART|SendData:bcdCount[21] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector299~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[21] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \UART|Add30~44 (
// Equation(s):
// \UART|Add30~44_combout  = (\UART|SendData:bcdCount[22]~q  & (\UART|Add30~43  $ (GND))) # (!\UART|SendData:bcdCount[22]~q  & (!\UART|Add30~43  & VCC))
// \UART|Add30~45  = CARRY((\UART|SendData:bcdCount[22]~q  & !\UART|Add30~43 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[22]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~43 ),
	.combout(\UART|Add30~44_combout ),
	.cout(\UART|Add30~45 ));
// synopsys translate_off
defparam \UART|Add30~44 .lut_mask = 16'hC30C;
defparam \UART|Add30~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \UART|Selector298~0 (
// Equation(s):
// \UART|Selector298~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~44_combout ),
	.cin(gnd),
	.combout(\UART|Selector298~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector298~0 .lut_mask = 16'hF000;
defparam \UART|Selector298~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N27
dffeas \UART|SendData:bcdCount[22] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector298~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[22] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \UART|Add30~46 (
// Equation(s):
// \UART|Add30~46_combout  = (\UART|SendData:bcdCount[23]~q  & (!\UART|Add30~45 )) # (!\UART|SendData:bcdCount[23]~q  & ((\UART|Add30~45 ) # (GND)))
// \UART|Add30~47  = CARRY((!\UART|Add30~45 ) # (!\UART|SendData:bcdCount[23]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~45 ),
	.combout(\UART|Add30~46_combout ),
	.cout(\UART|Add30~47 ));
// synopsys translate_off
defparam \UART|Add30~46 .lut_mask = 16'h3C3F;
defparam \UART|Add30~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \UART|Selector297~0 (
// Equation(s):
// \UART|Selector297~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~46_combout ),
	.cin(gnd),
	.combout(\UART|Selector297~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector297~0 .lut_mask = 16'hF000;
defparam \UART|Selector297~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \UART|SendData:bcdCount[23] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector297~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[23] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \UART|Add30~48 (
// Equation(s):
// \UART|Add30~48_combout  = (\UART|SendData:bcdCount[24]~q  & (\UART|Add30~47  $ (GND))) # (!\UART|SendData:bcdCount[24]~q  & (!\UART|Add30~47  & VCC))
// \UART|Add30~49  = CARRY((\UART|SendData:bcdCount[24]~q  & !\UART|Add30~47 ))

	.dataa(\UART|SendData:bcdCount[24]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~47 ),
	.combout(\UART|Add30~48_combout ),
	.cout(\UART|Add30~49 ));
// synopsys translate_off
defparam \UART|Add30~48 .lut_mask = 16'hA50A;
defparam \UART|Add30~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \UART|Selector296~0 (
// Equation(s):
// \UART|Selector296~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~48_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Add30~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector296~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector296~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector296~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \UART|SendData:bcdCount[24] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector296~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[24] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \UART|Add30~50 (
// Equation(s):
// \UART|Add30~50_combout  = (\UART|SendData:bcdCount[25]~q  & (!\UART|Add30~49 )) # (!\UART|SendData:bcdCount[25]~q  & ((\UART|Add30~49 ) # (GND)))
// \UART|Add30~51  = CARRY((!\UART|Add30~49 ) # (!\UART|SendData:bcdCount[25]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~49 ),
	.combout(\UART|Add30~50_combout ),
	.cout(\UART|Add30~51 ));
// synopsys translate_off
defparam \UART|Add30~50 .lut_mask = 16'h3C3F;
defparam \UART|Add30~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \UART|Selector295~0 (
// Equation(s):
// \UART|Selector295~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~50_combout ),
	.cin(gnd),
	.combout(\UART|Selector295~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector295~0 .lut_mask = 16'hF000;
defparam \UART|Selector295~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \UART|SendData:bcdCount[25] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector295~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[25] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \UART|Add30~52 (
// Equation(s):
// \UART|Add30~52_combout  = (\UART|SendData:bcdCount[26]~q  & (\UART|Add30~51  $ (GND))) # (!\UART|SendData:bcdCount[26]~q  & (!\UART|Add30~51  & VCC))
// \UART|Add30~53  = CARRY((\UART|SendData:bcdCount[26]~q  & !\UART|Add30~51 ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~51 ),
	.combout(\UART|Add30~52_combout ),
	.cout(\UART|Add30~53 ));
// synopsys translate_off
defparam \UART|Add30~52 .lut_mask = 16'hC30C;
defparam \UART|Add30~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \UART|Selector294~0 (
// Equation(s):
// \UART|Selector294~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~52_combout ),
	.cin(gnd),
	.combout(\UART|Selector294~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector294~0 .lut_mask = 16'hF000;
defparam \UART|Selector294~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N11
dffeas \UART|SendData:bcdCount[26] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector294~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[26] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \UART|Add30~54 (
// Equation(s):
// \UART|Add30~54_combout  = (\UART|SendData:bcdCount[27]~q  & (!\UART|Add30~53 )) # (!\UART|SendData:bcdCount[27]~q  & ((\UART|Add30~53 ) # (GND)))
// \UART|Add30~55  = CARRY((!\UART|Add30~53 ) # (!\UART|SendData:bcdCount[27]~q ))

	.dataa(\UART|SendData:bcdCount[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~53 ),
	.combout(\UART|Add30~54_combout ),
	.cout(\UART|Add30~55 ));
// synopsys translate_off
defparam \UART|Add30~54 .lut_mask = 16'h5A5F;
defparam \UART|Add30~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \UART|Selector293~0 (
// Equation(s):
// \UART|Selector293~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~54_combout ),
	.cin(gnd),
	.combout(\UART|Selector293~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector293~0 .lut_mask = 16'hF000;
defparam \UART|Selector293~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \UART|SendData:bcdCount[27] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector293~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[27] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \UART|Add30~56 (
// Equation(s):
// \UART|Add30~56_combout  = (\UART|SendData:bcdCount[28]~q  & (\UART|Add30~55  $ (GND))) # (!\UART|SendData:bcdCount[28]~q  & (!\UART|Add30~55  & VCC))
// \UART|Add30~57  = CARRY((\UART|SendData:bcdCount[28]~q  & !\UART|Add30~55 ))

	.dataa(\UART|SendData:bcdCount[28]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~55 ),
	.combout(\UART|Add30~56_combout ),
	.cout(\UART|Add30~57 ));
// synopsys translate_off
defparam \UART|Add30~56 .lut_mask = 16'hA50A;
defparam \UART|Add30~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \UART|Selector292~0 (
// Equation(s):
// \UART|Selector292~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|Add30~56_combout ),
	.cin(gnd),
	.combout(\UART|Selector292~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector292~0 .lut_mask = 16'hF000;
defparam \UART|Selector292~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N21
dffeas \UART|SendData:bcdCount[28] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector292~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[28] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \UART|Add30~58 (
// Equation(s):
// \UART|Add30~58_combout  = (\UART|SendData:bcdCount[29]~q  & (!\UART|Add30~57 )) # (!\UART|SendData:bcdCount[29]~q  & ((\UART|Add30~57 ) # (GND)))
// \UART|Add30~59  = CARRY((!\UART|Add30~57 ) # (!\UART|SendData:bcdCount[29]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:bcdCount[29]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~57 ),
	.combout(\UART|Add30~58_combout ),
	.cout(\UART|Add30~59 ));
// synopsys translate_off
defparam \UART|Add30~58 .lut_mask = 16'h3C3F;
defparam \UART|Add30~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \UART|Selector291~0 (
// Equation(s):
// \UART|Selector291~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~58_combout )

	.dataa(gnd),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Add30~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector291~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector291~0 .lut_mask = 16'hC0C0;
defparam \UART|Selector291~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N23
dffeas \UART|SendData:bcdCount[29] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector291~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[29] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \UART|Add30~60 (
// Equation(s):
// \UART|Add30~60_combout  = (\UART|SendData:bcdCount[30]~q  & (\UART|Add30~59  $ (GND))) # (!\UART|SendData:bcdCount[30]~q  & (!\UART|Add30~59  & VCC))
// \UART|Add30~61  = CARRY((\UART|SendData:bcdCount[30]~q  & !\UART|Add30~59 ))

	.dataa(\UART|SendData:bcdCount[30]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add30~59 ),
	.combout(\UART|Add30~60_combout ),
	.cout(\UART|Add30~61 ));
// synopsys translate_off
defparam \UART|Add30~60 .lut_mask = 16'hA50A;
defparam \UART|Add30~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \UART|Selector290~0 (
// Equation(s):
// \UART|Selector290~0_combout  = (\UART|state_send.switch~q  & \UART|Add30~60_combout )

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|Add30~60_combout ),
	.cin(gnd),
	.combout(\UART|Selector290~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector290~0 .lut_mask = 16'hAA00;
defparam \UART|Selector290~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \UART|SendData:bcdCount[30] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector290~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector320~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:bcdCount[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:bcdCount[30] .is_wysiwyg = "true";
defparam \UART|SendData:bcdCount[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \UART|Add30~62 (
// Equation(s):
// \UART|Add30~62_combout  = \UART|Add30~61  $ (\UART|SendData:bcdCount[31]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|SendData:bcdCount[31]~q ),
	.cin(\UART|Add30~61 ),
	.combout(\UART|Add30~62_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add30~62 .lut_mask = 16'h0FF0;
defparam \UART|Add30~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \UART|LessThan15~1 (
// Equation(s):
// \UART|LessThan15~1_combout  = (!\UART|Add30~10_combout  & (!\UART|Add30~8_combout  & (!\UART|Add30~12_combout  & !\UART|Add30~14_combout )))

	.dataa(\UART|Add30~10_combout ),
	.datab(\UART|Add30~8_combout ),
	.datac(\UART|Add30~12_combout ),
	.datad(\UART|Add30~14_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~1 .lut_mask = 16'h0001;
defparam \UART|LessThan15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \UART|LessThan15~0 (
// Equation(s):
// \UART|LessThan15~0_combout  = (((!\UART|Add30~0_combout  & !\UART|Add30~2_combout )) # (!\UART|Add30~4_combout )) # (!\UART|Add30~6_combout )

	.dataa(\UART|Add30~0_combout ),
	.datab(\UART|Add30~2_combout ),
	.datac(\UART|Add30~6_combout ),
	.datad(\UART|Add30~4_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~0 .lut_mask = 16'h1FFF;
defparam \UART|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \UART|LessThan15~2 (
// Equation(s):
// \UART|LessThan15~2_combout  = (!\UART|Add30~18_combout  & (!\UART|Add30~16_combout  & (!\UART|Add30~22_combout  & !\UART|Add30~20_combout )))

	.dataa(\UART|Add30~18_combout ),
	.datab(\UART|Add30~16_combout ),
	.datac(\UART|Add30~22_combout ),
	.datad(\UART|Add30~20_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~2 .lut_mask = 16'h0001;
defparam \UART|LessThan15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \UART|LessThan15~3 (
// Equation(s):
// \UART|LessThan15~3_combout  = (!\UART|Add30~26_combout  & (!\UART|Add30~30_combout  & (!\UART|Add30~24_combout  & !\UART|Add30~28_combout )))

	.dataa(\UART|Add30~26_combout ),
	.datab(\UART|Add30~30_combout ),
	.datac(\UART|Add30~24_combout ),
	.datad(\UART|Add30~28_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~3 .lut_mask = 16'h0001;
defparam \UART|LessThan15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \UART|LessThan15~4 (
// Equation(s):
// \UART|LessThan15~4_combout  = (\UART|LessThan15~1_combout  & (\UART|LessThan15~0_combout  & (\UART|LessThan15~2_combout  & \UART|LessThan15~3_combout )))

	.dataa(\UART|LessThan15~1_combout ),
	.datab(\UART|LessThan15~0_combout ),
	.datac(\UART|LessThan15~2_combout ),
	.datad(\UART|LessThan15~3_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~4 .lut_mask = 16'h8000;
defparam \UART|LessThan15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \UART|LessThan15~5 (
// Equation(s):
// \UART|LessThan15~5_combout  = (!\UART|Add30~36_combout  & (!\UART|Add30~32_combout  & (!\UART|Add30~34_combout  & !\UART|Add30~38_combout )))

	.dataa(\UART|Add30~36_combout ),
	.datab(\UART|Add30~32_combout ),
	.datac(\UART|Add30~34_combout ),
	.datad(\UART|Add30~38_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~5 .lut_mask = 16'h0001;
defparam \UART|LessThan15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \UART|LessThan15~6 (
// Equation(s):
// \UART|LessThan15~6_combout  = (!\UART|Add30~42_combout  & (!\UART|Add30~40_combout  & (!\UART|Add30~44_combout  & \UART|LessThan15~5_combout )))

	.dataa(\UART|Add30~42_combout ),
	.datab(\UART|Add30~40_combout ),
	.datac(\UART|Add30~44_combout ),
	.datad(\UART|LessThan15~5_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~6 .lut_mask = 16'h0100;
defparam \UART|LessThan15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \UART|LessThan15~7 (
// Equation(s):
// \UART|LessThan15~7_combout  = (!\UART|Add30~48_combout  & (!\UART|Add30~46_combout  & (\UART|LessThan15~4_combout  & \UART|LessThan15~6_combout )))

	.dataa(\UART|Add30~48_combout ),
	.datab(\UART|Add30~46_combout ),
	.datac(\UART|LessThan15~4_combout ),
	.datad(\UART|LessThan15~6_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~7 .lut_mask = 16'h1000;
defparam \UART|LessThan15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \UART|LessThan15~8 (
// Equation(s):
// \UART|LessThan15~8_combout  = (!\UART|Add30~52_combout  & (!\UART|Add30~50_combout  & (!\UART|Add30~54_combout  & \UART|LessThan15~7_combout )))

	.dataa(\UART|Add30~52_combout ),
	.datab(\UART|Add30~50_combout ),
	.datac(\UART|Add30~54_combout ),
	.datad(\UART|LessThan15~7_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~8 .lut_mask = 16'h0100;
defparam \UART|LessThan15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \UART|LessThan15~9 (
// Equation(s):
// \UART|LessThan15~9_combout  = (!\UART|Add30~56_combout  & \UART|LessThan15~8_combout )

	.dataa(gnd),
	.datab(\UART|Add30~56_combout ),
	.datac(gnd),
	.datad(\UART|LessThan15~8_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~9 .lut_mask = 16'h3300;
defparam \UART|LessThan15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \UART|LessThan15~10 (
// Equation(s):
// \UART|LessThan15~10_combout  = (\UART|Add30~62_combout ) # ((!\UART|Add30~60_combout  & (!\UART|Add30~58_combout  & \UART|LessThan15~9_combout )))

	.dataa(\UART|Add30~62_combout ),
	.datab(\UART|Add30~60_combout ),
	.datac(\UART|Add30~58_combout ),
	.datad(\UART|LessThan15~9_combout ),
	.cin(gnd),
	.combout(\UART|LessThan15~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan15~10 .lut_mask = 16'hABAA;
defparam \UART|LessThan15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \UART|Selector326~0 (
// Equation(s):
// \UART|Selector326~0_combout  = (\UART|state_send.prepare~q ) # ((\UART|state_send.switch~q  & \UART|LessThan15~10_combout ))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|state_send.prepare~q ),
	.datac(gnd),
	.datad(\UART|LessThan15~10_combout ),
	.cin(gnd),
	.combout(\UART|Selector326~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector326~0 .lut_mask = 16'hEECC;
defparam \UART|Selector326~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \UART|state_send.sendBCD (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector326~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.sendBCD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.sendBCD .is_wysiwyg = "true";
defparam \UART|state_send.sendBCD .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \UART|state_send.switch (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|state_send.sendBCD~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.switch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.switch .is_wysiwyg = "true";
defparam \UART|state_send.switch .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \send~input (
	.i(send),
	.ibar(gnd),
	.o(\send~input_o ));
// synopsys translate_off
defparam \send~input .bus_hold = "false";
defparam \send~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \UART|Selector328~0 (
// Equation(s):
// \UART|Selector328~0_combout  = (\UART|state_send.switch~q  & (((!\send~input_o  & \UART|state_send.done~q )) # (!\UART|LessThan15~10_combout ))) # (!\UART|state_send.switch~q  & (!\send~input_o  & (\UART|state_send.done~q )))

	.dataa(\UART|state_send.switch~q ),
	.datab(\send~input_o ),
	.datac(\UART|state_send.done~q ),
	.datad(\UART|LessThan15~10_combout ),
	.cin(gnd),
	.combout(\UART|Selector328~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector328~0 .lut_mask = 16'h30BA;
defparam \UART|Selector328~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \UART|state_send.done (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector328~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.done .is_wysiwyg = "true";
defparam \UART|state_send.done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \UART|Selector321~0 (
// Equation(s):
// \UART|Selector321~0_combout  = (!\send~input_o ) # (!\UART|state_send.done~q )

	.dataa(gnd),
	.datab(\UART|state_send.done~q ),
	.datac(gnd),
	.datad(\send~input_o ),
	.cin(gnd),
	.combout(\UART|Selector321~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector321~0 .lut_mask = 16'h33FF;
defparam \UART|Selector321~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \UART|state_send.init (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector321~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.init .is_wysiwyg = "true";
defparam \UART|state_send.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \UART|state_send.start~0 (
// Equation(s):
// \UART|state_send.start~0_combout  = !\UART|state_send.init~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.init~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|state_send.start~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|state_send.start~0 .lut_mask = 16'h0F0F;
defparam \UART|state_send.start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \UART|state_send.start (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|state_send.start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.start .is_wysiwyg = "true";
defparam \UART|state_send.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \UART|SendData:convert[30]~0 (
// Equation(s):
// \UART|SendData:convert[30]~0_combout  = (\UART|state_send.shift~q  & !\UART|LessThan1~9_combout )

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(gnd),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[30]~0 .lut_mask = 16'h00CC;
defparam \UART|SendData:convert[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \UART|Selector329~0 (
// Equation(s):
// \UART|Selector329~0_combout  = (!\UART|state_send.shift~q  & !\UART|state_send.start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|state_send.start~q ),
	.cin(gnd),
	.combout(\UART|Selector329~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector329~0 .lut_mask = 16'h000F;
defparam \UART|Selector329~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \UART|Selector329~1 (
// Equation(s):
// \UART|Selector329~1_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~62_combout ) # ((\UART|Selector329~0_combout  & \UART|SendData:convert[31]~q )))) # (!\UART|SendData:convert[30]~0_combout  & (\UART|Selector329~0_combout  & 
// (\UART|SendData:convert[31]~q )))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Selector329~0_combout ),
	.datac(\UART|SendData:convert[31]~q ),
	.datad(\UART|Add25~62_combout ),
	.cin(gnd),
	.combout(\UART|Selector329~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector329~1 .lut_mask = 16'hEAC0;
defparam \UART|Selector329~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \UART|SendData:convert[31] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector329~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[31] .is_wysiwyg = "true";
defparam \UART|SendData:convert[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \UART|Add25~0 (
// Equation(s):
// \UART|Add25~0_combout  = \UART|SendData:convert[0]~q  $ (VCC)
// \UART|Add25~1  = CARRY(\UART|SendData:convert[0]~q )

	.dataa(gnd),
	.datab(\UART|SendData:convert[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|Add25~0_combout ),
	.cout(\UART|Add25~1 ));
// synopsys translate_off
defparam \UART|Add25~0 .lut_mask = 16'h33CC;
defparam \UART|Add25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \UART|Selector360~0 (
// Equation(s):
// \UART|Selector360~0_combout  = (\UART|Add25~0_combout ) # (!\UART|state_send.shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|Add25~0_combout ),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector360~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector360~0 .lut_mask = 16'hF0FF;
defparam \UART|Selector360~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \UART|SendData:convert[0]~2 (
// Equation(s):
// \UART|SendData:convert[0]~2_combout  = (\UART|state_send.shift~q  & ((!\UART|LessThan1~9_combout ))) # (!\UART|state_send.shift~q  & (\UART|state_send.start~q ))

	.dataa(\UART|state_send.start~q ),
	.datab(\UART|state_send.shift~q ),
	.datac(gnd),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[0]~2 .lut_mask = 16'h22EE;
defparam \UART|SendData:convert[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \UART|SendData:convert[0] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector360~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|SendData:convert[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[0] .is_wysiwyg = "true";
defparam \UART|SendData:convert[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \UART|Add25~2 (
// Equation(s):
// \UART|Add25~2_combout  = (\UART|SendData:convert[1]~q  & (!\UART|Add25~1 )) # (!\UART|SendData:convert[1]~q  & ((\UART|Add25~1 ) # (GND)))
// \UART|Add25~3  = CARRY((!\UART|Add25~1 ) # (!\UART|SendData:convert[1]~q ))

	.dataa(\UART|SendData:convert[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~1 ),
	.combout(\UART|Add25~2_combout ),
	.cout(\UART|Add25~3 ));
// synopsys translate_off
defparam \UART|Add25~2 .lut_mask = 16'h5A5F;
defparam \UART|Add25~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \UART|Selector359~0 (
// Equation(s):
// \UART|Selector359~0_combout  = (\UART|Add25~2_combout  & (!\UART|LessThan1~9_combout  & \UART|state_send.shift~q ))

	.dataa(\UART|Add25~2_combout ),
	.datab(\UART|LessThan1~9_combout ),
	.datac(gnd),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector359~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector359~0 .lut_mask = 16'h2200;
defparam \UART|Selector359~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \UART|SendData:convert[1] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector359~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[1] .is_wysiwyg = "true";
defparam \UART|SendData:convert[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \UART|Add25~4 (
// Equation(s):
// \UART|Add25~4_combout  = (\UART|SendData:convert[2]~q  & (\UART|Add25~3  $ (GND))) # (!\UART|SendData:convert[2]~q  & (!\UART|Add25~3  & VCC))
// \UART|Add25~5  = CARRY((\UART|SendData:convert[2]~q  & !\UART|Add25~3 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~3 ),
	.combout(\UART|Add25~4_combout ),
	.cout(\UART|Add25~5 ));
// synopsys translate_off
defparam \UART|Add25~4 .lut_mask = 16'hC30C;
defparam \UART|Add25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \UART|Selector358~0 (
// Equation(s):
// \UART|Selector358~0_combout  = (\UART|state_send.shift~q  & (\UART|Add25~4_combout  & !\UART|LessThan1~9_combout ))

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|Add25~4_combout ),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector358~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector358~0 .lut_mask = 16'h00C0;
defparam \UART|Selector358~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \UART|SendData:convert[2] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector358~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[2] .is_wysiwyg = "true";
defparam \UART|SendData:convert[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \UART|Add25~6 (
// Equation(s):
// \UART|Add25~6_combout  = (\UART|SendData:convert[3]~q  & (!\UART|Add25~5 )) # (!\UART|SendData:convert[3]~q  & ((\UART|Add25~5 ) # (GND)))
// \UART|Add25~7  = CARRY((!\UART|Add25~5 ) # (!\UART|SendData:convert[3]~q ))

	.dataa(\UART|SendData:convert[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~5 ),
	.combout(\UART|Add25~6_combout ),
	.cout(\UART|Add25~7 ));
// synopsys translate_off
defparam \UART|Add25~6 .lut_mask = 16'h5A5F;
defparam \UART|Add25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \UART|Selector357~0 (
// Equation(s):
// \UART|Selector357~0_combout  = (\UART|state_send.shift~q  & (\UART|Add25~6_combout  & !\UART|LessThan1~9_combout ))

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|Add25~6_combout ),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector357~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector357~0 .lut_mask = 16'h00C0;
defparam \UART|Selector357~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \UART|SendData:convert[3] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector357~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[3] .is_wysiwyg = "true";
defparam \UART|SendData:convert[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \UART|Add25~8 (
// Equation(s):
// \UART|Add25~8_combout  = (\UART|SendData:convert[4]~q  & (\UART|Add25~7  $ (GND))) # (!\UART|SendData:convert[4]~q  & (!\UART|Add25~7  & VCC))
// \UART|Add25~9  = CARRY((\UART|SendData:convert[4]~q  & !\UART|Add25~7 ))

	.dataa(\UART|SendData:convert[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~7 ),
	.combout(\UART|Add25~8_combout ),
	.cout(\UART|Add25~9 ));
// synopsys translate_off
defparam \UART|Add25~8 .lut_mask = 16'hA50A;
defparam \UART|Add25~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \UART|Selector356~0 (
// Equation(s):
// \UART|Selector356~0_combout  = (\UART|Add25~8_combout  & (\UART|state_send.shift~q  & !\UART|LessThan1~9_combout ))

	.dataa(\UART|Add25~8_combout ),
	.datab(\UART|state_send.shift~q ),
	.datac(gnd),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector356~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector356~0 .lut_mask = 16'h0088;
defparam \UART|Selector356~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \UART|SendData:convert[4] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector356~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[4] .is_wysiwyg = "true";
defparam \UART|SendData:convert[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \UART|Add25~10 (
// Equation(s):
// \UART|Add25~10_combout  = (\UART|SendData:convert[5]~q  & (!\UART|Add25~9 )) # (!\UART|SendData:convert[5]~q  & ((\UART|Add25~9 ) # (GND)))
// \UART|Add25~11  = CARRY((!\UART|Add25~9 ) # (!\UART|SendData:convert[5]~q ))

	.dataa(\UART|SendData:convert[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~9 ),
	.combout(\UART|Add25~10_combout ),
	.cout(\UART|Add25~11 ));
// synopsys translate_off
defparam \UART|Add25~10 .lut_mask = 16'h5A5F;
defparam \UART|Add25~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \UART|Selector355~0 (
// Equation(s):
// \UART|Selector355~0_combout  = (\UART|Add25~10_combout  & (\UART|state_send.shift~q  & !\UART|LessThan1~9_combout ))

	.dataa(\UART|Add25~10_combout ),
	.datab(\UART|state_send.shift~q ),
	.datac(gnd),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector355~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector355~0 .lut_mask = 16'h0088;
defparam \UART|Selector355~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \UART|SendData:convert[5] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector355~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[5] .is_wysiwyg = "true";
defparam \UART|SendData:convert[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \UART|Add25~12 (
// Equation(s):
// \UART|Add25~12_combout  = (\UART|SendData:convert[6]~q  & (\UART|Add25~11  $ (GND))) # (!\UART|SendData:convert[6]~q  & (!\UART|Add25~11  & VCC))
// \UART|Add25~13  = CARRY((\UART|SendData:convert[6]~q  & !\UART|Add25~11 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~11 ),
	.combout(\UART|Add25~12_combout ),
	.cout(\UART|Add25~13 ));
// synopsys translate_off
defparam \UART|Add25~12 .lut_mask = 16'hC30C;
defparam \UART|Add25~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \UART|SendData:convert[6]~0 (
// Equation(s):
// \UART|SendData:convert[6]~0_combout  = (\UART|Add25~12_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[6]~q )))) # (!\UART|Add25~12_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[6]~q )))

	.dataa(\UART|Add25~12_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[6]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[6]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \UART|SendData:convert[6] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|SendData:convert[6]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[6] .is_wysiwyg = "true";
defparam \UART|SendData:convert[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \UART|Add25~14 (
// Equation(s):
// \UART|Add25~14_combout  = (\UART|SendData:convert[7]~q  & (!\UART|Add25~13 )) # (!\UART|SendData:convert[7]~q  & ((\UART|Add25~13 ) # (GND)))
// \UART|Add25~15  = CARRY((!\UART|Add25~13 ) # (!\UART|SendData:convert[7]~q ))

	.dataa(\UART|SendData:convert[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~13 ),
	.combout(\UART|Add25~14_combout ),
	.cout(\UART|Add25~15 ));
// synopsys translate_off
defparam \UART|Add25~14 .lut_mask = 16'h5A5F;
defparam \UART|Add25~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \UART|SendData:convert[7]~0 (
// Equation(s):
// \UART|SendData:convert[7]~0_combout  = (\UART|Add25~14_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[7]~q )))) # (!\UART|Add25~14_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[7]~q )))

	.dataa(\UART|Add25~14_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[7]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[7]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \UART|SendData:convert[7] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[7]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[7] .is_wysiwyg = "true";
defparam \UART|SendData:convert[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \UART|Add25~16 (
// Equation(s):
// \UART|Add25~16_combout  = (\UART|SendData:convert[8]~q  & (\UART|Add25~15  $ (GND))) # (!\UART|SendData:convert[8]~q  & (!\UART|Add25~15  & VCC))
// \UART|Add25~17  = CARRY((\UART|SendData:convert[8]~q  & !\UART|Add25~15 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~15 ),
	.combout(\UART|Add25~16_combout ),
	.cout(\UART|Add25~17 ));
// synopsys translate_off
defparam \UART|Add25~16 .lut_mask = 16'hC30C;
defparam \UART|Add25~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \UART|SendData:convert[8]~0 (
// Equation(s):
// \UART|SendData:convert[8]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~16_combout ) # ((\UART|SendData:convert[8]~q  & !\UART|Selector401~0_combout )))) # (!\UART|SendData:convert[30]~0_combout  & (\UART|SendData:convert[8]~q  & 
// ((!\UART|Selector401~0_combout ))))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|SendData:convert[8]~q ),
	.datac(\UART|Add25~16_combout ),
	.datad(\UART|Selector401~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[8]~0 .lut_mask = 16'hA0EC;
defparam \UART|SendData:convert[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \UART|SendData:convert[8] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|SendData:convert[8]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[8] .is_wysiwyg = "true";
defparam \UART|SendData:convert[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \UART|Add25~18 (
// Equation(s):
// \UART|Add25~18_combout  = (\UART|SendData:convert[9]~q  & (!\UART|Add25~17 )) # (!\UART|SendData:convert[9]~q  & ((\UART|Add25~17 ) # (GND)))
// \UART|Add25~19  = CARRY((!\UART|Add25~17 ) # (!\UART|SendData:convert[9]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~17 ),
	.combout(\UART|Add25~18_combout ),
	.cout(\UART|Add25~19 ));
// synopsys translate_off
defparam \UART|Add25~18 .lut_mask = 16'h3C3F;
defparam \UART|Add25~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \UART|SendData:convert[9]~0 (
// Equation(s):
// \UART|SendData:convert[9]~0_combout  = (\UART|SendData:convert[9]~q  & (((\UART|Add25~18_combout  & \UART|SendData:convert[30]~0_combout )) # (!\UART|Selector401~0_combout ))) # (!\UART|SendData:convert[9]~q  & (\UART|Add25~18_combout  & 
// ((\UART|SendData:convert[30]~0_combout ))))

	.dataa(\UART|SendData:convert[9]~q ),
	.datab(\UART|Add25~18_combout ),
	.datac(\UART|Selector401~0_combout ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[9]~0 .lut_mask = 16'hCE0A;
defparam \UART|SendData:convert[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \UART|SendData:convert[9] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|SendData:convert[9]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[9] .is_wysiwyg = "true";
defparam \UART|SendData:convert[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \UART|Add25~20 (
// Equation(s):
// \UART|Add25~20_combout  = (\UART|SendData:convert[10]~q  & (\UART|Add25~19  $ (GND))) # (!\UART|SendData:convert[10]~q  & (!\UART|Add25~19  & VCC))
// \UART|Add25~21  = CARRY((\UART|SendData:convert[10]~q  & !\UART|Add25~19 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~19 ),
	.combout(\UART|Add25~20_combout ),
	.cout(\UART|Add25~21 ));
// synopsys translate_off
defparam \UART|Add25~20 .lut_mask = 16'hC30C;
defparam \UART|Add25~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \UART|SendData:convert[10]~0 (
// Equation(s):
// \UART|SendData:convert[10]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~20_combout ) # ((\UART|SendData:convert[10]~q  & !\UART|Selector401~0_combout )))) # (!\UART|SendData:convert[30]~0_combout  & (\UART|SendData:convert[10]~q  & 
// ((!\UART|Selector401~0_combout ))))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|SendData:convert[10]~q ),
	.datac(\UART|Add25~20_combout ),
	.datad(\UART|Selector401~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[10]~0 .lut_mask = 16'hA0EC;
defparam \UART|SendData:convert[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \UART|SendData:convert[10] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|SendData:convert[10]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[10] .is_wysiwyg = "true";
defparam \UART|SendData:convert[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \UART|Add25~22 (
// Equation(s):
// \UART|Add25~22_combout  = (\UART|SendData:convert[11]~q  & (!\UART|Add25~21 )) # (!\UART|SendData:convert[11]~q  & ((\UART|Add25~21 ) # (GND)))
// \UART|Add25~23  = CARRY((!\UART|Add25~21 ) # (!\UART|SendData:convert[11]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~21 ),
	.combout(\UART|Add25~22_combout ),
	.cout(\UART|Add25~23 ));
// synopsys translate_off
defparam \UART|Add25~22 .lut_mask = 16'h3C3F;
defparam \UART|Add25~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \UART|SendData:convert[11]~0 (
// Equation(s):
// \UART|SendData:convert[11]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~22_combout ) # ((\UART|SendData:convert[11]~q  & !\UART|Selector401~0_combout )))) # (!\UART|SendData:convert[30]~0_combout  & (((\UART|SendData:convert[11]~q  
// & !\UART|Selector401~0_combout ))))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Add25~22_combout ),
	.datac(\UART|SendData:convert[11]~q ),
	.datad(\UART|Selector401~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[11]~0 .lut_mask = 16'h88F8;
defparam \UART|SendData:convert[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \UART|SendData:convert[11] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|SendData:convert[11]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[11] .is_wysiwyg = "true";
defparam \UART|SendData:convert[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \UART|Add25~24 (
// Equation(s):
// \UART|Add25~24_combout  = (\UART|SendData:convert[12]~q  & (\UART|Add25~23  $ (GND))) # (!\UART|SendData:convert[12]~q  & (!\UART|Add25~23  & VCC))
// \UART|Add25~25  = CARRY((\UART|SendData:convert[12]~q  & !\UART|Add25~23 ))

	.dataa(\UART|SendData:convert[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~23 ),
	.combout(\UART|Add25~24_combout ),
	.cout(\UART|Add25~25 ));
// synopsys translate_off
defparam \UART|Add25~24 .lut_mask = 16'hA50A;
defparam \UART|Add25~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \UART|SendData:convert[12]~0 (
// Equation(s):
// \UART|SendData:convert[12]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~24_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[12]~q )))) # (!\UART|SendData:convert[30]~0_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[12]~q )))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[12]~q ),
	.datad(\UART|Add25~24_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[12]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \UART|SendData:convert[12] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[12]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[12] .is_wysiwyg = "true";
defparam \UART|SendData:convert[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \UART|Add25~26 (
// Equation(s):
// \UART|Add25~26_combout  = (\UART|SendData:convert[13]~q  & (!\UART|Add25~25 )) # (!\UART|SendData:convert[13]~q  & ((\UART|Add25~25 ) # (GND)))
// \UART|Add25~27  = CARRY((!\UART|Add25~25 ) # (!\UART|SendData:convert[13]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[13]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~25 ),
	.combout(\UART|Add25~26_combout ),
	.cout(\UART|Add25~27 ));
// synopsys translate_off
defparam \UART|Add25~26 .lut_mask = 16'h3C3F;
defparam \UART|Add25~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \UART|SendData:convert[13]~0 (
// Equation(s):
// \UART|SendData:convert[13]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~26_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[13]~q )))) # (!\UART|SendData:convert[30]~0_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[13]~q )))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[13]~q ),
	.datad(\UART|Add25~26_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[13]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \UART|SendData:convert[13] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[13] .is_wysiwyg = "true";
defparam \UART|SendData:convert[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \UART|Add25~28 (
// Equation(s):
// \UART|Add25~28_combout  = (\UART|SendData:convert[14]~q  & (\UART|Add25~27  $ (GND))) # (!\UART|SendData:convert[14]~q  & (!\UART|Add25~27  & VCC))
// \UART|Add25~29  = CARRY((\UART|SendData:convert[14]~q  & !\UART|Add25~27 ))

	.dataa(\UART|SendData:convert[14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~27 ),
	.combout(\UART|Add25~28_combout ),
	.cout(\UART|Add25~29 ));
// synopsys translate_off
defparam \UART|Add25~28 .lut_mask = 16'hA50A;
defparam \UART|Add25~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \UART|SendData:convert[14]~0 (
// Equation(s):
// \UART|SendData:convert[14]~0_combout  = (\UART|Add25~28_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[14]~q )))) # (!\UART|Add25~28_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[14]~q )))

	.dataa(\UART|Add25~28_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[14]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[14]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \UART|SendData:convert[14] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[14]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[14] .is_wysiwyg = "true";
defparam \UART|SendData:convert[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \UART|Add25~30 (
// Equation(s):
// \UART|Add25~30_combout  = (\UART|SendData:convert[15]~q  & (!\UART|Add25~29 )) # (!\UART|SendData:convert[15]~q  & ((\UART|Add25~29 ) # (GND)))
// \UART|Add25~31  = CARRY((!\UART|Add25~29 ) # (!\UART|SendData:convert[15]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[15]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~29 ),
	.combout(\UART|Add25~30_combout ),
	.cout(\UART|Add25~31 ));
// synopsys translate_off
defparam \UART|Add25~30 .lut_mask = 16'h3C3F;
defparam \UART|Add25~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \UART|SendData:convert[15]~0 (
// Equation(s):
// \UART|SendData:convert[15]~0_combout  = (\UART|Add25~30_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[15]~q )))) # (!\UART|Add25~30_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[15]~q )))

	.dataa(\UART|Add25~30_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[15]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[15]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \UART|SendData:convert[15] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[15] .is_wysiwyg = "true";
defparam \UART|SendData:convert[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \UART|Add25~32 (
// Equation(s):
// \UART|Add25~32_combout  = (\UART|SendData:convert[16]~q  & (\UART|Add25~31  $ (GND))) # (!\UART|SendData:convert[16]~q  & (!\UART|Add25~31  & VCC))
// \UART|Add25~33  = CARRY((\UART|SendData:convert[16]~q  & !\UART|Add25~31 ))

	.dataa(\UART|SendData:convert[16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~31 ),
	.combout(\UART|Add25~32_combout ),
	.cout(\UART|Add25~33 ));
// synopsys translate_off
defparam \UART|Add25~32 .lut_mask = 16'hA50A;
defparam \UART|Add25~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \UART|SendData:convert[16]~0 (
// Equation(s):
// \UART|SendData:convert[16]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~32_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[16]~q )))) # (!\UART|SendData:convert[30]~0_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[16]~q )))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[16]~q ),
	.datad(\UART|Add25~32_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[16]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \UART|SendData:convert[16] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[16]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[16] .is_wysiwyg = "true";
defparam \UART|SendData:convert[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \UART|Add25~34 (
// Equation(s):
// \UART|Add25~34_combout  = (\UART|SendData:convert[17]~q  & (!\UART|Add25~33 )) # (!\UART|SendData:convert[17]~q  & ((\UART|Add25~33 ) # (GND)))
// \UART|Add25~35  = CARRY((!\UART|Add25~33 ) # (!\UART|SendData:convert[17]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~33 ),
	.combout(\UART|Add25~34_combout ),
	.cout(\UART|Add25~35 ));
// synopsys translate_off
defparam \UART|Add25~34 .lut_mask = 16'h3C3F;
defparam \UART|Add25~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \UART|SendData:convert[17]~0 (
// Equation(s):
// \UART|SendData:convert[17]~0_combout  = (\UART|Add25~34_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[17]~q )))) # (!\UART|Add25~34_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[17]~q )))

	.dataa(\UART|Add25~34_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[17]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[17]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \UART|SendData:convert[17] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[17]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[17] .is_wysiwyg = "true";
defparam \UART|SendData:convert[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \UART|Add25~36 (
// Equation(s):
// \UART|Add25~36_combout  = (\UART|SendData:convert[18]~q  & (\UART|Add25~35  $ (GND))) # (!\UART|SendData:convert[18]~q  & (!\UART|Add25~35  & VCC))
// \UART|Add25~37  = CARRY((\UART|SendData:convert[18]~q  & !\UART|Add25~35 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~35 ),
	.combout(\UART|Add25~36_combout ),
	.cout(\UART|Add25~37 ));
// synopsys translate_off
defparam \UART|Add25~36 .lut_mask = 16'hC30C;
defparam \UART|Add25~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \UART|SendData:convert[18]~0 (
// Equation(s):
// \UART|SendData:convert[18]~0_combout  = (\UART|Add25~36_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[18]~q )))) # (!\UART|Add25~36_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[18]~q )))

	.dataa(\UART|Add25~36_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[18]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[18]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \UART|SendData:convert[18] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[18]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[18] .is_wysiwyg = "true";
defparam \UART|SendData:convert[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \UART|Add25~38 (
// Equation(s):
// \UART|Add25~38_combout  = (\UART|SendData:convert[19]~q  & (!\UART|Add25~37 )) # (!\UART|SendData:convert[19]~q  & ((\UART|Add25~37 ) # (GND)))
// \UART|Add25~39  = CARRY((!\UART|Add25~37 ) # (!\UART|SendData:convert[19]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[19]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~37 ),
	.combout(\UART|Add25~38_combout ),
	.cout(\UART|Add25~39 ));
// synopsys translate_off
defparam \UART|Add25~38 .lut_mask = 16'h3C3F;
defparam \UART|Add25~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \UART|SendData:convert[19]~0 (
// Equation(s):
// \UART|SendData:convert[19]~0_combout  = (\UART|Add25~38_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[19]~q )))) # (!\UART|Add25~38_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[19]~q )))

	.dataa(\UART|Add25~38_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[19]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[19]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[19]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[19]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \UART|SendData:convert[19] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[19]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[19] .is_wysiwyg = "true";
defparam \UART|SendData:convert[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \UART|Add25~40 (
// Equation(s):
// \UART|Add25~40_combout  = (\UART|SendData:convert[20]~q  & (\UART|Add25~39  $ (GND))) # (!\UART|SendData:convert[20]~q  & (!\UART|Add25~39  & VCC))
// \UART|Add25~41  = CARRY((\UART|SendData:convert[20]~q  & !\UART|Add25~39 ))

	.dataa(\UART|SendData:convert[20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~39 ),
	.combout(\UART|Add25~40_combout ),
	.cout(\UART|Add25~41 ));
// synopsys translate_off
defparam \UART|Add25~40 .lut_mask = 16'hA50A;
defparam \UART|Add25~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \UART|SendData:convert[20]~0 (
// Equation(s):
// \UART|SendData:convert[20]~0_combout  = (\UART|Add25~40_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[20]~q )))) # (!\UART|Add25~40_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[20]~q )))

	.dataa(\UART|Add25~40_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[20]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[20]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \UART|SendData:convert[20] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[20]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[20] .is_wysiwyg = "true";
defparam \UART|SendData:convert[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \UART|Add25~42 (
// Equation(s):
// \UART|Add25~42_combout  = (\UART|SendData:convert[21]~q  & (!\UART|Add25~41 )) # (!\UART|SendData:convert[21]~q  & ((\UART|Add25~41 ) # (GND)))
// \UART|Add25~43  = CARRY((!\UART|Add25~41 ) # (!\UART|SendData:convert[21]~q ))

	.dataa(\UART|SendData:convert[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~41 ),
	.combout(\UART|Add25~42_combout ),
	.cout(\UART|Add25~43 ));
// synopsys translate_off
defparam \UART|Add25~42 .lut_mask = 16'h5A5F;
defparam \UART|Add25~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \UART|SendData:convert[21]~0 (
// Equation(s):
// \UART|SendData:convert[21]~0_combout  = (\UART|Add25~42_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[21]~q )))) # (!\UART|Add25~42_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[21]~q )))

	.dataa(\UART|Add25~42_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[21]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[21]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \UART|SendData:convert[21] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[21]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[21] .is_wysiwyg = "true";
defparam \UART|SendData:convert[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \UART|Add25~44 (
// Equation(s):
// \UART|Add25~44_combout  = (\UART|SendData:convert[22]~q  & (\UART|Add25~43  $ (GND))) # (!\UART|SendData:convert[22]~q  & (!\UART|Add25~43  & VCC))
// \UART|Add25~45  = CARRY((\UART|SendData:convert[22]~q  & !\UART|Add25~43 ))

	.dataa(\UART|SendData:convert[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~43 ),
	.combout(\UART|Add25~44_combout ),
	.cout(\UART|Add25~45 ));
// synopsys translate_off
defparam \UART|Add25~44 .lut_mask = 16'hA50A;
defparam \UART|Add25~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \UART|SendData:convert[22]~0 (
// Equation(s):
// \UART|SendData:convert[22]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~44_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[22]~q )))) # (!\UART|SendData:convert[30]~0_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[22]~q )))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[22]~q ),
	.datad(\UART|Add25~44_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[22]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \UART|SendData:convert[22] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[22]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[22] .is_wysiwyg = "true";
defparam \UART|SendData:convert[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \UART|Add25~46 (
// Equation(s):
// \UART|Add25~46_combout  = (\UART|SendData:convert[23]~q  & (!\UART|Add25~45 )) # (!\UART|SendData:convert[23]~q  & ((\UART|Add25~45 ) # (GND)))
// \UART|Add25~47  = CARRY((!\UART|Add25~45 ) # (!\UART|SendData:convert[23]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~45 ),
	.combout(\UART|Add25~46_combout ),
	.cout(\UART|Add25~47 ));
// synopsys translate_off
defparam \UART|Add25~46 .lut_mask = 16'h3C3F;
defparam \UART|Add25~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \UART|SendData:convert[23]~0 (
// Equation(s):
// \UART|SendData:convert[23]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~46_combout ) # ((\UART|SendData:convert[23]~q  & !\UART|Selector401~0_combout )))) # (!\UART|SendData:convert[30]~0_combout  & (((\UART|SendData:convert[23]~q  
// & !\UART|Selector401~0_combout ))))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Add25~46_combout ),
	.datac(\UART|SendData:convert[23]~q ),
	.datad(\UART|Selector401~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[23]~0 .lut_mask = 16'h88F8;
defparam \UART|SendData:convert[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \UART|SendData:convert[23] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[23]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[23] .is_wysiwyg = "true";
defparam \UART|SendData:convert[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \UART|Add25~48 (
// Equation(s):
// \UART|Add25~48_combout  = (\UART|SendData:convert[24]~q  & (\UART|Add25~47  $ (GND))) # (!\UART|SendData:convert[24]~q  & (!\UART|Add25~47  & VCC))
// \UART|Add25~49  = CARRY((\UART|SendData:convert[24]~q  & !\UART|Add25~47 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~47 ),
	.combout(\UART|Add25~48_combout ),
	.cout(\UART|Add25~49 ));
// synopsys translate_off
defparam \UART|Add25~48 .lut_mask = 16'hC30C;
defparam \UART|Add25~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \UART|SendData:convert[24]~0 (
// Equation(s):
// \UART|SendData:convert[24]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~48_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[24]~q )))) # (!\UART|SendData:convert[30]~0_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[24]~q )))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[24]~q ),
	.datad(\UART|Add25~48_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[24]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \UART|SendData:convert[24] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[24]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[24] .is_wysiwyg = "true";
defparam \UART|SendData:convert[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \UART|Add25~50 (
// Equation(s):
// \UART|Add25~50_combout  = (\UART|SendData:convert[25]~q  & (!\UART|Add25~49 )) # (!\UART|SendData:convert[25]~q  & ((\UART|Add25~49 ) # (GND)))
// \UART|Add25~51  = CARRY((!\UART|Add25~49 ) # (!\UART|SendData:convert[25]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~49 ),
	.combout(\UART|Add25~50_combout ),
	.cout(\UART|Add25~51 ));
// synopsys translate_off
defparam \UART|Add25~50 .lut_mask = 16'h3C3F;
defparam \UART|Add25~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \UART|SendData:convert[25]~0 (
// Equation(s):
// \UART|SendData:convert[25]~0_combout  = (\UART|Add25~50_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[25]~q )))) # (!\UART|Add25~50_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[25]~q )))

	.dataa(\UART|Add25~50_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[25]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[25]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \UART|SendData:convert[25] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[25]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[25] .is_wysiwyg = "true";
defparam \UART|SendData:convert[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \UART|Add25~52 (
// Equation(s):
// \UART|Add25~52_combout  = (\UART|SendData:convert[26]~q  & (\UART|Add25~51  $ (GND))) # (!\UART|SendData:convert[26]~q  & (!\UART|Add25~51  & VCC))
// \UART|Add25~53  = CARRY((\UART|SendData:convert[26]~q  & !\UART|Add25~51 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~51 ),
	.combout(\UART|Add25~52_combout ),
	.cout(\UART|Add25~53 ));
// synopsys translate_off
defparam \UART|Add25~52 .lut_mask = 16'hC30C;
defparam \UART|Add25~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \UART|SendData:convert[26]~0 (
// Equation(s):
// \UART|SendData:convert[26]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~52_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[26]~q )))) # (!\UART|SendData:convert[30]~0_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[26]~q )))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[26]~q ),
	.datad(\UART|Add25~52_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[26]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \UART|SendData:convert[26] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[26]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[26] .is_wysiwyg = "true";
defparam \UART|SendData:convert[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \UART|Add25~54 (
// Equation(s):
// \UART|Add25~54_combout  = (\UART|SendData:convert[27]~q  & (!\UART|Add25~53 )) # (!\UART|SendData:convert[27]~q  & ((\UART|Add25~53 ) # (GND)))
// \UART|Add25~55  = CARRY((!\UART|Add25~53 ) # (!\UART|SendData:convert[27]~q ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[27]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~53 ),
	.combout(\UART|Add25~54_combout ),
	.cout(\UART|Add25~55 ));
// synopsys translate_off
defparam \UART|Add25~54 .lut_mask = 16'h3C3F;
defparam \UART|Add25~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \UART|SendData:convert[27]~0 (
// Equation(s):
// \UART|SendData:convert[27]~0_combout  = (\UART|Add25~54_combout  & ((\UART|SendData:convert[30]~0_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[27]~q )))) # (!\UART|Add25~54_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[27]~q )))

	.dataa(\UART|Add25~54_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[27]~q ),
	.datad(\UART|SendData:convert[30]~0_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[27]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[27]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[27]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \UART|SendData:convert[27] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[27]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[27] .is_wysiwyg = "true";
defparam \UART|SendData:convert[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \UART|Add25~56 (
// Equation(s):
// \UART|Add25~56_combout  = (\UART|SendData:convert[28]~q  & (\UART|Add25~55  $ (GND))) # (!\UART|SendData:convert[28]~q  & (!\UART|Add25~55  & VCC))
// \UART|Add25~57  = CARRY((\UART|SendData:convert[28]~q  & !\UART|Add25~55 ))

	.dataa(gnd),
	.datab(\UART|SendData:convert[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~55 ),
	.combout(\UART|Add25~56_combout ),
	.cout(\UART|Add25~57 ));
// synopsys translate_off
defparam \UART|Add25~56 .lut_mask = 16'hC30C;
defparam \UART|Add25~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \UART|SendData:convert[28]~0 (
// Equation(s):
// \UART|SendData:convert[28]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~56_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[28]~q )))) # (!\UART|SendData:convert[30]~0_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[28]~q )))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[28]~q ),
	.datad(\UART|Add25~56_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[28]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \UART|SendData:convert[28] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[28]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[28] .is_wysiwyg = "true";
defparam \UART|SendData:convert[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \UART|Add25~58 (
// Equation(s):
// \UART|Add25~58_combout  = (\UART|SendData:convert[29]~q  & (!\UART|Add25~57 )) # (!\UART|SendData:convert[29]~q  & ((\UART|Add25~57 ) # (GND)))
// \UART|Add25~59  = CARRY((!\UART|Add25~57 ) # (!\UART|SendData:convert[29]~q ))

	.dataa(\UART|SendData:convert[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~57 ),
	.combout(\UART|Add25~58_combout ),
	.cout(\UART|Add25~59 ));
// synopsys translate_off
defparam \UART|Add25~58 .lut_mask = 16'h5A5F;
defparam \UART|Add25~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \UART|SendData:convert[29]~0 (
// Equation(s):
// \UART|SendData:convert[29]~0_combout  = (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~58_combout ) # ((!\UART|Selector401~0_combout  & \UART|SendData:convert[29]~q )))) # (!\UART|SendData:convert[30]~0_combout  & (!\UART|Selector401~0_combout  & 
// (\UART|SendData:convert[29]~q )))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Selector401~0_combout ),
	.datac(\UART|SendData:convert[29]~q ),
	.datad(\UART|Add25~58_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[29]~0 .lut_mask = 16'hBA30;
defparam \UART|SendData:convert[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \UART|SendData:convert[29] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[29] .is_wysiwyg = "true";
defparam \UART|SendData:convert[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \UART|Add25~60 (
// Equation(s):
// \UART|Add25~60_combout  = (\UART|SendData:convert[30]~q  & (\UART|Add25~59  $ (GND))) # (!\UART|SendData:convert[30]~q  & (!\UART|Add25~59  & VCC))
// \UART|Add25~61  = CARRY((\UART|SendData:convert[30]~q  & !\UART|Add25~59 ))

	.dataa(\UART|SendData:convert[30]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|Add25~59 ),
	.combout(\UART|Add25~60_combout ),
	.cout(\UART|Add25~61 ));
// synopsys translate_off
defparam \UART|Add25~60 .lut_mask = 16'hA50A;
defparam \UART|Add25~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \UART|Add25~62 (
// Equation(s):
// \UART|Add25~62_combout  = \UART|SendData:convert[31]~q  $ (\UART|Add25~61 )

	.dataa(gnd),
	.datab(\UART|SendData:convert[31]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|Add25~61 ),
	.combout(\UART|Add25~62_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add25~62 .lut_mask = 16'h3C3C;
defparam \UART|Add25~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \UART|LessThan2~4 (
// Equation(s):
// \UART|LessThan2~4_combout  = (\UART|Add25~34_combout ) # ((\UART|Add25~28_combout ) # ((\UART|Add25~32_combout ) # (\UART|Add25~30_combout )))

	.dataa(\UART|Add25~34_combout ),
	.datab(\UART|Add25~28_combout ),
	.datac(\UART|Add25~32_combout ),
	.datad(\UART|Add25~30_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~4 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \UART|LessThan2~5 (
// Equation(s):
// \UART|LessThan2~5_combout  = (\UART|Add25~40_combout ) # ((\UART|Add25~36_combout ) # ((\UART|Add25~38_combout ) # (\UART|LessThan2~4_combout )))

	.dataa(\UART|Add25~40_combout ),
	.datab(\UART|Add25~36_combout ),
	.datac(\UART|Add25~38_combout ),
	.datad(\UART|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~5 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \UART|LessThan2~0 (
// Equation(s):
// \UART|LessThan2~0_combout  = (\UART|Add25~12_combout ) # ((\UART|Add25~16_combout ) # ((\UART|Add25~18_combout ) # (\UART|Add25~14_combout )))

	.dataa(\UART|Add25~12_combout ),
	.datab(\UART|Add25~16_combout ),
	.datac(\UART|Add25~18_combout ),
	.datad(\UART|Add25~14_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \UART|LessThan2~2 (
// Equation(s):
// \UART|LessThan2~2_combout  = (\UART|Add25~8_combout ) # ((\UART|Add25~6_combout  & ((\UART|Add25~2_combout ) # (\UART|Add25~4_combout ))))

	.dataa(\UART|Add25~2_combout ),
	.datab(\UART|Add25~6_combout ),
	.datac(\UART|Add25~4_combout ),
	.datad(\UART|Add25~8_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~2 .lut_mask = 16'hFFC8;
defparam \UART|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \UART|LessThan2~1 (
// Equation(s):
// \UART|LessThan2~1_combout  = (\UART|Add25~20_combout ) # ((\UART|Add25~26_combout ) # ((\UART|Add25~24_combout ) # (\UART|Add25~22_combout )))

	.dataa(\UART|Add25~20_combout ),
	.datab(\UART|Add25~26_combout ),
	.datac(\UART|Add25~24_combout ),
	.datad(\UART|Add25~22_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~1 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \UART|LessThan2~3 (
// Equation(s):
// \UART|LessThan2~3_combout  = (\UART|LessThan2~0_combout ) # ((\UART|LessThan2~1_combout ) # ((\UART|Add25~10_combout  & \UART|LessThan2~2_combout )))

	.dataa(\UART|Add25~10_combout ),
	.datab(\UART|LessThan2~0_combout ),
	.datac(\UART|LessThan2~2_combout ),
	.datad(\UART|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~3 .lut_mask = 16'hFFEC;
defparam \UART|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \UART|LessThan2~6 (
// Equation(s):
// \UART|LessThan2~6_combout  = (\UART|Add25~42_combout ) # ((\UART|Add25~44_combout ) # ((\UART|LessThan2~5_combout ) # (\UART|LessThan2~3_combout )))

	.dataa(\UART|Add25~42_combout ),
	.datab(\UART|Add25~44_combout ),
	.datac(\UART|LessThan2~5_combout ),
	.datad(\UART|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~6 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \UART|LessThan2~7 (
// Equation(s):
// \UART|LessThan2~7_combout  = (\UART|Add25~46_combout ) # ((\UART|Add25~50_combout ) # ((\UART|Add25~48_combout ) # (\UART|LessThan2~6_combout )))

	.dataa(\UART|Add25~46_combout ),
	.datab(\UART|Add25~50_combout ),
	.datac(\UART|Add25~48_combout ),
	.datad(\UART|LessThan2~6_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~7 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \UART|LessThan2~8 (
// Equation(s):
// \UART|LessThan2~8_combout  = (\UART|Add25~54_combout ) # ((\UART|Add25~52_combout ) # (\UART|LessThan2~7_combout ))

	.dataa(gnd),
	.datab(\UART|Add25~54_combout ),
	.datac(\UART|Add25~52_combout ),
	.datad(\UART|LessThan2~7_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~8 .lut_mask = 16'hFFFC;
defparam \UART|LessThan2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \UART|LessThan2~9 (
// Equation(s):
// \UART|LessThan2~9_combout  = (\UART|Add25~58_combout ) # ((\UART|Add25~60_combout ) # ((\UART|Add25~56_combout ) # (\UART|LessThan2~8_combout )))

	.dataa(\UART|Add25~58_combout ),
	.datab(\UART|Add25~60_combout ),
	.datac(\UART|Add25~56_combout ),
	.datad(\UART|LessThan2~8_combout ),
	.cin(gnd),
	.combout(\UART|LessThan2~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan2~9 .lut_mask = 16'hFFFE;
defparam \UART|LessThan2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \UART|Selector324~0 (
// Equation(s):
// \UART|Selector324~0_combout  = (\UART|state_send.start~q ) # ((\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~62_combout ) # (!\UART|LessThan2~9_combout ))))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Add25~62_combout ),
	.datac(\UART|state_send.start~q ),
	.datad(\UART|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector324~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector324~0 .lut_mask = 16'hF8FA;
defparam \UART|Selector324~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \UART|state_send.adder (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector324~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.adder~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.adder .is_wysiwyg = "true";
defparam \UART|state_send.adder .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \UART|Selector323~0 (
// Equation(s):
// \UART|Selector323~0_combout  = (\UART|state_send.adder~q ) # ((\UART|SendData:convert[30]~0_combout  & (!\UART|Add25~62_combout  & \UART|LessThan2~9_combout )))

	.dataa(\UART|SendData:convert[30]~0_combout ),
	.datab(\UART|Add25~62_combout ),
	.datac(\UART|state_send.adder~q ),
	.datad(\UART|LessThan2~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector323~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector323~0 .lut_mask = 16'hF2F0;
defparam \UART|Selector323~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \UART|state_send.shift (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector323~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.shift .is_wysiwyg = "true";
defparam \UART|state_send.shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \UART|Selector401~0 (
// Equation(s):
// \UART|Selector401~0_combout  = (\UART|state_send.shift~q  & ((!\UART|LessThan1~9_combout ))) # (!\UART|state_send.shift~q  & (\UART|state_send.start~q ))

	.dataa(\UART|state_send.start~q ),
	.datab(\UART|state_send.shift~q ),
	.datac(gnd),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|Selector401~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector401~0 .lut_mask = 16'h22EE;
defparam \UART|Selector401~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \UART|SendData:convert[30]~1 (
// Equation(s):
// \UART|SendData:convert[30]~1_combout  = (\UART|Selector401~0_combout  & (\UART|SendData:convert[30]~0_combout  & ((\UART|Add25~60_combout )))) # (!\UART|Selector401~0_combout  & ((\UART|SendData:convert[30]~q ) # ((\UART|SendData:convert[30]~0_combout  & 
// \UART|Add25~60_combout ))))

	.dataa(\UART|Selector401~0_combout ),
	.datab(\UART|SendData:convert[30]~0_combout ),
	.datac(\UART|SendData:convert[30]~q ),
	.datad(\UART|Add25~60_combout ),
	.cin(gnd),
	.combout(\UART|SendData:convert[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|SendData:convert[30]~1 .lut_mask = 16'hDC50;
defparam \UART|SendData:convert[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \UART|SendData:convert[30] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|SendData:convert[30]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|SendData:convert[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|SendData:convert[30] .is_wysiwyg = "true";
defparam \UART|SendData:convert[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \UART|LessThan1~6 (
// Equation(s):
// \UART|LessThan1~6_combout  = (\UART|SendData:convert[22]~q ) # ((\UART|SendData:convert[23]~q ) # ((\UART|SendData:convert[25]~q ) # (\UART|SendData:convert[24]~q )))

	.dataa(\UART|SendData:convert[22]~q ),
	.datab(\UART|SendData:convert[23]~q ),
	.datac(\UART|SendData:convert[25]~q ),
	.datad(\UART|SendData:convert[24]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~6 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \UART|LessThan1~7 (
// Equation(s):
// \UART|LessThan1~7_combout  = (\UART|SendData:convert[27]~q ) # ((\UART|SendData:convert[28]~q ) # ((\UART|SendData:convert[29]~q ) # (\UART|SendData:convert[26]~q )))

	.dataa(\UART|SendData:convert[27]~q ),
	.datab(\UART|SendData:convert[28]~q ),
	.datac(\UART|SendData:convert[29]~q ),
	.datad(\UART|SendData:convert[26]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~7 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \UART|LessThan1~5 (
// Equation(s):
// \UART|LessThan1~5_combout  = (\UART|SendData:convert[19]~q ) # ((\UART|SendData:convert[18]~q ) # ((\UART|SendData:convert[21]~q ) # (\UART|SendData:convert[20]~q )))

	.dataa(\UART|SendData:convert[19]~q ),
	.datab(\UART|SendData:convert[18]~q ),
	.datac(\UART|SendData:convert[21]~q ),
	.datad(\UART|SendData:convert[20]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~5 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \UART|LessThan1~4 (
// Equation(s):
// \UART|LessThan1~4_combout  = (\UART|SendData:convert[14]~q ) # ((\UART|SendData:convert[17]~q ) # ((\UART|SendData:convert[16]~q ) # (\UART|SendData:convert[15]~q )))

	.dataa(\UART|SendData:convert[14]~q ),
	.datab(\UART|SendData:convert[17]~q ),
	.datac(\UART|SendData:convert[16]~q ),
	.datad(\UART|SendData:convert[15]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \UART|LessThan1~8 (
// Equation(s):
// \UART|LessThan1~8_combout  = (\UART|LessThan1~6_combout ) # ((\UART|LessThan1~7_combout ) # ((\UART|LessThan1~5_combout ) # (\UART|LessThan1~4_combout )))

	.dataa(\UART|LessThan1~6_combout ),
	.datab(\UART|LessThan1~7_combout ),
	.datac(\UART|LessThan1~5_combout ),
	.datad(\UART|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~8 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \UART|LessThan1~2 (
// Equation(s):
// \UART|LessThan1~2_combout  = (\UART|SendData:convert[4]~q ) # ((\UART|SendData:convert[3]~q  & ((\UART|SendData:convert[1]~q ) # (\UART|SendData:convert[2]~q ))))

	.dataa(\UART|SendData:convert[1]~q ),
	.datab(\UART|SendData:convert[3]~q ),
	.datac(\UART|SendData:convert[2]~q ),
	.datad(\UART|SendData:convert[4]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~2 .lut_mask = 16'hFFC8;
defparam \UART|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \UART|LessThan1~1 (
// Equation(s):
// \UART|LessThan1~1_combout  = (\UART|SendData:convert[13]~q ) # ((\UART|SendData:convert[12]~q ) # ((\UART|SendData:convert[11]~q ) # (\UART|SendData:convert[10]~q )))

	.dataa(\UART|SendData:convert[13]~q ),
	.datab(\UART|SendData:convert[12]~q ),
	.datac(\UART|SendData:convert[11]~q ),
	.datad(\UART|SendData:convert[10]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~1 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \UART|LessThan1~0 (
// Equation(s):
// \UART|LessThan1~0_combout  = (\UART|SendData:convert[7]~q ) # ((\UART|SendData:convert[6]~q ) # ((\UART|SendData:convert[9]~q ) # (\UART|SendData:convert[8]~q )))

	.dataa(\UART|SendData:convert[7]~q ),
	.datab(\UART|SendData:convert[6]~q ),
	.datac(\UART|SendData:convert[9]~q ),
	.datad(\UART|SendData:convert[8]~q ),
	.cin(gnd),
	.combout(\UART|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \UART|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \UART|LessThan1~3 (
// Equation(s):
// \UART|LessThan1~3_combout  = (\UART|LessThan1~1_combout ) # ((\UART|LessThan1~0_combout ) # ((\UART|SendData:convert[5]~q  & \UART|LessThan1~2_combout )))

	.dataa(\UART|SendData:convert[5]~q ),
	.datab(\UART|LessThan1~2_combout ),
	.datac(\UART|LessThan1~1_combout ),
	.datad(\UART|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\UART|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~3 .lut_mask = 16'hFFF8;
defparam \UART|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \UART|LessThan1~9 (
// Equation(s):
// \UART|LessThan1~9_combout  = (!\UART|SendData:convert[31]~q  & ((\UART|SendData:convert[30]~q ) # ((\UART|LessThan1~8_combout ) # (\UART|LessThan1~3_combout ))))

	.dataa(\UART|SendData:convert[30]~q ),
	.datab(\UART|SendData:convert[31]~q ),
	.datac(\UART|LessThan1~8_combout ),
	.datad(\UART|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\UART|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan1~9 .lut_mask = 16'h3332;
defparam \UART|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \UART|Selector325~0 (
// Equation(s):
// \UART|Selector325~0_combout  = (\UART|LessThan1~9_combout  & \UART|state_send.shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector325~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector325~0 .lut_mask = 16'hF000;
defparam \UART|Selector325~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \UART|state_send.prepare (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector325~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state_send.prepare~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state_send.prepare .is_wysiwyg = "true";
defparam \UART|state_send.prepare .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \UART|Selector450~0 (
// Equation(s):
// \UART|Selector450~0_combout  = (\UART|state_send.sendBCD~q ) # ((!\UART|state_send.prepare~q  & (!\UART|state_send.switch~q  & \UART|led4~q )))

	.dataa(\UART|state_send.prepare~q ),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|led4~q ),
	.datad(\UART|state_send.sendBCD~q ),
	.cin(gnd),
	.combout(\UART|Selector450~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector450~0 .lut_mask = 16'hFF10;
defparam \UART|Selector450~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N5
dffeas \UART|led4 (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector450~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|led4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|led4 .is_wysiwyg = "true";
defparam \UART|led4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \UART|Selector451~0 (
// Equation(s):
// \UART|Selector451~0_combout  = (\UART|send_signal~q  & (((\UART|state_send.adder~q ) # (!\UART|state_send.init~q )) # (!\UART|Selector329~0_combout )))

	.dataa(\UART|send_signal~q ),
	.datab(\UART|Selector329~0_combout ),
	.datac(\UART|state_send.adder~q ),
	.datad(\UART|state_send.init~q ),
	.cin(gnd),
	.combout(\UART|Selector451~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector451~0 .lut_mask = 16'hA2AA;
defparam \UART|Selector451~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \UART|Selector451~1 (
// Equation(s):
// \UART|Selector451~1_combout  = (\UART|Selector451~0_combout ) # ((\UART|state_send.done~q ) # ((\UART|state_send.switch~q ) # (\UART|state_send.prepare~q )))

	.dataa(\UART|Selector451~0_combout ),
	.datab(\UART|state_send.done~q ),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|state_send.prepare~q ),
	.cin(gnd),
	.combout(\UART|Selector451~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector451~1 .lut_mask = 16'hFFFE;
defparam \UART|Selector451~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \UART|send_signal (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector451~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|send_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|send_signal .is_wysiwyg = "true";
defparam \UART|send_signal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \UART|UART|transmitter|tx_int0~feeder (
// Equation(s):
// \UART|UART|transmitter|tx_int0~feeder_combout  = \UART|send_signal~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|send_signal~q ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|tx_int0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|tx_int0~feeder .lut_mask = 16'hFF00;
defparam \UART|UART|transmitter|tx_int0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \UART|UART|transmitter|tx_int0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|tx_int0~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_int0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_int0 .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_int0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \UART|UART|transmitter|tx_int1~feeder (
// Equation(s):
// \UART|UART|transmitter|tx_int1~feeder_combout  = \UART|UART|transmitter|tx_int0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART|transmitter|tx_int0~q ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|tx_int1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|tx_int1~feeder .lut_mask = 16'hFF00;
defparam \UART|UART|transmitter|tx_int1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \UART|UART|transmitter|tx_int1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|tx_int1~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_int1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_int1 .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_int1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \UART|UART|transmitter|tx_int2~feeder (
// Equation(s):
// \UART|UART|transmitter|tx_int2~feeder_combout  = \UART|UART|transmitter|tx_int1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART|transmitter|tx_int1~q ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|tx_int2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|tx_int2~feeder .lut_mask = 16'hFF00;
defparam \UART|UART|transmitter|tx_int2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \UART|UART|transmitter|tx_int2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|tx_int2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_int2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_int2 .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_int2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[0]~13 (
// Equation(s):
// \UART|UART|speed_tx|cnt[0]~13_combout  = \UART|UART|speed_tx|cnt [0] $ (VCC)
// \UART|UART|speed_tx|cnt[0]~14  = CARRY(\UART|UART|speed_tx|cnt [0])

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|cnt[0]~13_combout ),
	.cout(\UART|UART|speed_tx|cnt[0]~14 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \UART|UART|speed_tx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \UART|UART|transmitter|bps_start_r~2 (
// Equation(s):
// \UART|UART|transmitter|bps_start_r~2_combout  = (\UART|UART|transmitter|tx_int2~q  & (((\UART|UART|transmitter|bps_start_r~q  & \UART|UART|transmitter|Equal0~0_combout )) # (!\UART|UART|transmitter|tx_int1~q ))) # (!\UART|UART|transmitter|tx_int2~q  & 
// (((\UART|UART|transmitter|bps_start_r~q  & \UART|UART|transmitter|Equal0~0_combout ))))

	.dataa(\UART|UART|transmitter|tx_int2~q ),
	.datab(\UART|UART|transmitter|tx_int1~q ),
	.datac(\UART|UART|transmitter|bps_start_r~q ),
	.datad(\UART|UART|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|bps_start_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|bps_start_r~2 .lut_mask = 16'hF222;
defparam \UART|UART|transmitter|bps_start_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \UART|UART|transmitter|bps_start_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|bps_start_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|bps_start_r .is_wysiwyg = "true";
defparam \UART|UART|transmitter|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \UART|UART|speed_tx|Equal0~2 (
// Equation(s):
// \UART|UART|speed_tx|Equal0~2_combout  = (\UART|UART|speed_tx|cnt [10] & !\UART|UART|speed_tx|cnt [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|speed_tx|cnt [10]),
	.datad(\UART|UART|speed_tx|cnt [11]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|Equal0~2 .lut_mask = 16'h00F0;
defparam \UART|UART|speed_tx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \UART|UART|speed_tx|Equal0~3 (
// Equation(s):
// \UART|UART|speed_tx|Equal0~3_combout  = (\UART|UART|speed_tx|cnt [12] & (!\UART|UART|speed_tx|cnt [9] & (\UART|UART|speed_tx|cnt [6] & \UART|UART|speed_tx|Equal0~2_combout )))

	.dataa(\UART|UART|speed_tx|cnt [12]),
	.datab(\UART|UART|speed_tx|cnt [9]),
	.datac(\UART|UART|speed_tx|cnt [6]),
	.datad(\UART|UART|speed_tx|Equal0~2_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|Equal0~3 .lut_mask = 16'h2000;
defparam \UART|UART|speed_tx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \UART|UART|speed_tx|Equal0~1 (
// Equation(s):
// \UART|UART|speed_tx|Equal0~1_combout  = (!\UART|UART|speed_tx|cnt [3] & (!\UART|UART|speed_tx|cnt [5] & (\UART|UART|speed_tx|cnt [2] & \UART|UART|speed_tx|cnt [4])))

	.dataa(\UART|UART|speed_tx|cnt [3]),
	.datab(\UART|UART|speed_tx|cnt [5]),
	.datac(\UART|UART|speed_tx|cnt [2]),
	.datad(\UART|UART|speed_tx|cnt [4]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|Equal0~1 .lut_mask = 16'h1000;
defparam \UART|UART|speed_tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \UART|UART|speed_tx|Equal0~0 (
// Equation(s):
// \UART|UART|speed_tx|Equal0~0_combout  = (!\UART|UART|speed_tx|cnt [7] & (!\UART|UART|speed_tx|cnt [8] & (\UART|UART|speed_tx|cnt [1] & \UART|UART|speed_tx|cnt [0])))

	.dataa(\UART|UART|speed_tx|cnt [7]),
	.datab(\UART|UART|speed_tx|cnt [8]),
	.datac(\UART|UART|speed_tx|cnt [1]),
	.datad(\UART|UART|speed_tx|cnt [0]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|Equal0~0 .lut_mask = 16'h1000;
defparam \UART|UART|speed_tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \UART|UART|speed_tx|process_0~0 (
// Equation(s):
// \UART|UART|speed_tx|process_0~0_combout  = ((\UART|UART|speed_tx|Equal0~3_combout  & (\UART|UART|speed_tx|Equal0~1_combout  & \UART|UART|speed_tx|Equal0~0_combout ))) # (!\UART|UART|transmitter|bps_start_r~q )

	.dataa(\UART|UART|transmitter|bps_start_r~q ),
	.datab(\UART|UART|speed_tx|Equal0~3_combout ),
	.datac(\UART|UART|speed_tx|Equal0~1_combout ),
	.datad(\UART|UART|speed_tx|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|process_0~0 .lut_mask = 16'hD555;
defparam \UART|UART|speed_tx|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \UART|UART|speed_tx|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[0] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[1]~15 (
// Equation(s):
// \UART|UART|speed_tx|cnt[1]~15_combout  = (\UART|UART|speed_tx|cnt [1] & (!\UART|UART|speed_tx|cnt[0]~14 )) # (!\UART|UART|speed_tx|cnt [1] & ((\UART|UART|speed_tx|cnt[0]~14 ) # (GND)))
// \UART|UART|speed_tx|cnt[1]~16  = CARRY((!\UART|UART|speed_tx|cnt[0]~14 ) # (!\UART|UART|speed_tx|cnt [1]))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[0]~14 ),
	.combout(\UART|UART|speed_tx|cnt[1]~15_combout ),
	.cout(\UART|UART|speed_tx|cnt[1]~16 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_tx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \UART|UART|speed_tx|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[1] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[2]~17 (
// Equation(s):
// \UART|UART|speed_tx|cnt[2]~17_combout  = (\UART|UART|speed_tx|cnt [2] & (\UART|UART|speed_tx|cnt[1]~16  $ (GND))) # (!\UART|UART|speed_tx|cnt [2] & (!\UART|UART|speed_tx|cnt[1]~16  & VCC))
// \UART|UART|speed_tx|cnt[2]~18  = CARRY((\UART|UART|speed_tx|cnt [2] & !\UART|UART|speed_tx|cnt[1]~16 ))

	.dataa(\UART|UART|speed_tx|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[1]~16 ),
	.combout(\UART|UART|speed_tx|cnt[2]~17_combout ),
	.cout(\UART|UART|speed_tx|cnt[2]~18 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[2]~17 .lut_mask = 16'hA50A;
defparam \UART|UART|speed_tx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \UART|UART|speed_tx|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[2] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[3]~19 (
// Equation(s):
// \UART|UART|speed_tx|cnt[3]~19_combout  = (\UART|UART|speed_tx|cnt [3] & (!\UART|UART|speed_tx|cnt[2]~18 )) # (!\UART|UART|speed_tx|cnt [3] & ((\UART|UART|speed_tx|cnt[2]~18 ) # (GND)))
// \UART|UART|speed_tx|cnt[3]~20  = CARRY((!\UART|UART|speed_tx|cnt[2]~18 ) # (!\UART|UART|speed_tx|cnt [3]))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[2]~18 ),
	.combout(\UART|UART|speed_tx|cnt[3]~19_combout ),
	.cout(\UART|UART|speed_tx|cnt[3]~20 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[3]~19 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_tx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \UART|UART|speed_tx|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[3] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[4]~21 (
// Equation(s):
// \UART|UART|speed_tx|cnt[4]~21_combout  = (\UART|UART|speed_tx|cnt [4] & (\UART|UART|speed_tx|cnt[3]~20  $ (GND))) # (!\UART|UART|speed_tx|cnt [4] & (!\UART|UART|speed_tx|cnt[3]~20  & VCC))
// \UART|UART|speed_tx|cnt[4]~22  = CARRY((\UART|UART|speed_tx|cnt [4] & !\UART|UART|speed_tx|cnt[3]~20 ))

	.dataa(\UART|UART|speed_tx|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[3]~20 ),
	.combout(\UART|UART|speed_tx|cnt[4]~21_combout ),
	.cout(\UART|UART|speed_tx|cnt[4]~22 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[4]~21 .lut_mask = 16'hA50A;
defparam \UART|UART|speed_tx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \UART|UART|speed_tx|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[4] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[5]~23 (
// Equation(s):
// \UART|UART|speed_tx|cnt[5]~23_combout  = (\UART|UART|speed_tx|cnt [5] & (!\UART|UART|speed_tx|cnt[4]~22 )) # (!\UART|UART|speed_tx|cnt [5] & ((\UART|UART|speed_tx|cnt[4]~22 ) # (GND)))
// \UART|UART|speed_tx|cnt[5]~24  = CARRY((!\UART|UART|speed_tx|cnt[4]~22 ) # (!\UART|UART|speed_tx|cnt [5]))

	.dataa(\UART|UART|speed_tx|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[4]~22 ),
	.combout(\UART|UART|speed_tx|cnt[5]~23_combout ),
	.cout(\UART|UART|speed_tx|cnt[5]~24 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \UART|UART|speed_tx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \UART|UART|speed_tx|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[5] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[6]~25 (
// Equation(s):
// \UART|UART|speed_tx|cnt[6]~25_combout  = (\UART|UART|speed_tx|cnt [6] & (\UART|UART|speed_tx|cnt[5]~24  $ (GND))) # (!\UART|UART|speed_tx|cnt [6] & (!\UART|UART|speed_tx|cnt[5]~24  & VCC))
// \UART|UART|speed_tx|cnt[6]~26  = CARRY((\UART|UART|speed_tx|cnt [6] & !\UART|UART|speed_tx|cnt[5]~24 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[5]~24 ),
	.combout(\UART|UART|speed_tx|cnt[6]~25_combout ),
	.cout(\UART|UART|speed_tx|cnt[6]~26 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[6]~25 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_tx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \UART|UART|speed_tx|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[6] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[7]~27 (
// Equation(s):
// \UART|UART|speed_tx|cnt[7]~27_combout  = (\UART|UART|speed_tx|cnt [7] & (!\UART|UART|speed_tx|cnt[6]~26 )) # (!\UART|UART|speed_tx|cnt [7] & ((\UART|UART|speed_tx|cnt[6]~26 ) # (GND)))
// \UART|UART|speed_tx|cnt[7]~28  = CARRY((!\UART|UART|speed_tx|cnt[6]~26 ) # (!\UART|UART|speed_tx|cnt [7]))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[6]~26 ),
	.combout(\UART|UART|speed_tx|cnt[7]~27_combout ),
	.cout(\UART|UART|speed_tx|cnt[7]~28 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_tx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \UART|UART|speed_tx|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[7] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[8]~29 (
// Equation(s):
// \UART|UART|speed_tx|cnt[8]~29_combout  = (\UART|UART|speed_tx|cnt [8] & (\UART|UART|speed_tx|cnt[7]~28  $ (GND))) # (!\UART|UART|speed_tx|cnt [8] & (!\UART|UART|speed_tx|cnt[7]~28  & VCC))
// \UART|UART|speed_tx|cnt[8]~30  = CARRY((\UART|UART|speed_tx|cnt [8] & !\UART|UART|speed_tx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[7]~28 ),
	.combout(\UART|UART|speed_tx|cnt[8]~29_combout ),
	.cout(\UART|UART|speed_tx|cnt[8]~30 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_tx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \UART|UART|speed_tx|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[8] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[9]~31 (
// Equation(s):
// \UART|UART|speed_tx|cnt[9]~31_combout  = (\UART|UART|speed_tx|cnt [9] & (!\UART|UART|speed_tx|cnt[8]~30 )) # (!\UART|UART|speed_tx|cnt [9] & ((\UART|UART|speed_tx|cnt[8]~30 ) # (GND)))
// \UART|UART|speed_tx|cnt[9]~32  = CARRY((!\UART|UART|speed_tx|cnt[8]~30 ) # (!\UART|UART|speed_tx|cnt [9]))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[8]~30 ),
	.combout(\UART|UART|speed_tx|cnt[9]~31_combout ),
	.cout(\UART|UART|speed_tx|cnt[9]~32 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_tx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \UART|UART|speed_tx|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[9] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[10]~33 (
// Equation(s):
// \UART|UART|speed_tx|cnt[10]~33_combout  = (\UART|UART|speed_tx|cnt [10] & (\UART|UART|speed_tx|cnt[9]~32  $ (GND))) # (!\UART|UART|speed_tx|cnt [10] & (!\UART|UART|speed_tx|cnt[9]~32  & VCC))
// \UART|UART|speed_tx|cnt[10]~34  = CARRY((\UART|UART|speed_tx|cnt [10] & !\UART|UART|speed_tx|cnt[9]~32 ))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[9]~32 ),
	.combout(\UART|UART|speed_tx|cnt[10]~33_combout ),
	.cout(\UART|UART|speed_tx|cnt[10]~34 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[10]~33 .lut_mask = 16'hC30C;
defparam \UART|UART|speed_tx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \UART|UART|speed_tx|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[10] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[11]~35 (
// Equation(s):
// \UART|UART|speed_tx|cnt[11]~35_combout  = (\UART|UART|speed_tx|cnt [11] & (!\UART|UART|speed_tx|cnt[10]~34 )) # (!\UART|UART|speed_tx|cnt [11] & ((\UART|UART|speed_tx|cnt[10]~34 ) # (GND)))
// \UART|UART|speed_tx|cnt[11]~36  = CARRY((!\UART|UART|speed_tx|cnt[10]~34 ) # (!\UART|UART|speed_tx|cnt [11]))

	.dataa(gnd),
	.datab(\UART|UART|speed_tx|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART|speed_tx|cnt[10]~34 ),
	.combout(\UART|UART|speed_tx|cnt[11]~35_combout ),
	.cout(\UART|UART|speed_tx|cnt[11]~36 ));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[11]~35 .lut_mask = 16'h3C3F;
defparam \UART|UART|speed_tx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \UART|UART|speed_tx|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[11] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \UART|UART|speed_tx|cnt[12]~37 (
// Equation(s):
// \UART|UART|speed_tx|cnt[12]~37_combout  = \UART|UART|speed_tx|cnt [12] $ (!\UART|UART|speed_tx|cnt[11]~36 )

	.dataa(\UART|UART|speed_tx|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|UART|speed_tx|cnt[11]~36 ),
	.combout(\UART|UART|speed_tx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[12]~37 .lut_mask = 16'hA5A5;
defparam \UART|UART|speed_tx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \UART|UART|speed_tx|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\UART|UART|speed_tx|process_0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|cnt[12] .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \UART|UART|speed_tx|process_1~2 (
// Equation(s):
// \UART|UART|speed_tx|process_1~2_combout  = (!\UART|UART|speed_tx|cnt [12] & \UART|UART|speed_tx|cnt [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|speed_tx|cnt [12]),
	.datad(\UART|UART|speed_tx|cnt [11]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|process_1~2 .lut_mask = 16'h0F00;
defparam \UART|UART|speed_tx|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \UART|UART|speed_tx|process_1~1 (
// Equation(s):
// \UART|UART|speed_tx|process_1~1_combout  = (!\UART|UART|speed_tx|cnt [6] & (!\UART|UART|speed_tx|cnt [10] & (\UART|UART|speed_tx|cnt [9] & \UART|UART|speed_tx|cnt [5])))

	.dataa(\UART|UART|speed_tx|cnt [6]),
	.datab(\UART|UART|speed_tx|cnt [10]),
	.datac(\UART|UART|speed_tx|cnt [9]),
	.datad(\UART|UART|speed_tx|cnt [5]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|process_1~1 .lut_mask = 16'h1000;
defparam \UART|UART|speed_tx|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \UART|UART|speed_tx|process_1~0 (
// Equation(s):
// \UART|UART|speed_tx|process_1~0_combout  = (!\UART|UART|speed_tx|cnt [4] & (\UART|UART|transmitter|bps_start_r~q  & (!\UART|UART|speed_tx|cnt [2] & \UART|UART|speed_tx|cnt [3])))

	.dataa(\UART|UART|speed_tx|cnt [4]),
	.datab(\UART|UART|transmitter|bps_start_r~q ),
	.datac(\UART|UART|speed_tx|cnt [2]),
	.datad(\UART|UART|speed_tx|cnt [3]),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|process_1~0 .lut_mask = 16'h0400;
defparam \UART|UART|speed_tx|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \UART|UART|speed_tx|process_1~3 (
// Equation(s):
// \UART|UART|speed_tx|process_1~3_combout  = (\UART|UART|speed_tx|process_1~2_combout  & (\UART|UART|speed_tx|process_1~1_combout  & (\UART|UART|speed_tx|Equal0~0_combout  & \UART|UART|speed_tx|process_1~0_combout )))

	.dataa(\UART|UART|speed_tx|process_1~2_combout ),
	.datab(\UART|UART|speed_tx|process_1~1_combout ),
	.datac(\UART|UART|speed_tx|Equal0~0_combout ),
	.datad(\UART|UART|speed_tx|process_1~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|speed_tx|process_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|speed_tx|process_1~3 .lut_mask = 16'h8000;
defparam \UART|UART|speed_tx|process_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \UART|UART|speed_tx|clk_bps_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|speed_tx|process_1~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|speed_tx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|speed_tx|clk_bps_r .is_wysiwyg = "true";
defparam \UART|UART|speed_tx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \UART|UART|transmitter|num[3]~0 (
// Equation(s):
// \UART|UART|transmitter|num[3]~0_combout  = (\UART|UART|transmitter|tx_en~q  & ((\UART|UART|speed_tx|clk_bps_r~q ) # (!\UART|UART|transmitter|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\UART|UART|transmitter|Equal0~0_combout ),
	.datac(\UART|UART|transmitter|tx_en~q ),
	.datad(\UART|UART|speed_tx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|num[3]~0 .lut_mask = 16'hF030;
defparam \UART|UART|transmitter|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \UART|UART|transmitter|num[0]~4 (
// Equation(s):
// \UART|UART|transmitter|num[0]~4_combout  = (\UART|UART|transmitter|tx_en~q  & ((\UART|UART|transmitter|num [0] & (\UART|UART|transmitter|Equal0~0_combout  & !\UART|UART|speed_tx|clk_bps_r~q )) # (!\UART|UART|transmitter|num [0] & 
// ((\UART|UART|speed_tx|clk_bps_r~q ))))) # (!\UART|UART|transmitter|tx_en~q  & (((\UART|UART|transmitter|num [0]))))

	.dataa(\UART|UART|transmitter|tx_en~q ),
	.datab(\UART|UART|transmitter|Equal0~0_combout ),
	.datac(\UART|UART|transmitter|num [0]),
	.datad(\UART|UART|speed_tx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|num[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|num[0]~4 .lut_mask = 16'h5AD0;
defparam \UART|UART|transmitter|num[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \UART|UART|transmitter|num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|num[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|num[0] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \UART|UART|transmitter|num[1]~3 (
// Equation(s):
// \UART|UART|transmitter|num[1]~3_combout  = (\UART|UART|transmitter|num[3]~0_combout  & (\UART|UART|speed_tx|clk_bps_r~q  & (\UART|UART|transmitter|num [0] $ (\UART|UART|transmitter|num [1])))) # (!\UART|UART|transmitter|num[3]~0_combout  & 
// (((\UART|UART|transmitter|num [1]))))

	.dataa(\UART|UART|transmitter|num[3]~0_combout ),
	.datab(\UART|UART|transmitter|num [0]),
	.datac(\UART|UART|transmitter|num [1]),
	.datad(\UART|UART|speed_tx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|num[1]~3 .lut_mask = 16'h7850;
defparam \UART|UART|transmitter|num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \UART|UART|transmitter|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|num[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|num[1] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \UART|UART|transmitter|Add0~1 (
// Equation(s):
// \UART|UART|transmitter|Add0~1_combout  = \UART|UART|transmitter|num [2] $ (((\UART|UART|transmitter|num [1] & \UART|UART|transmitter|num [0])))

	.dataa(\UART|UART|transmitter|num [1]),
	.datab(\UART|UART|transmitter|num [2]),
	.datac(gnd),
	.datad(\UART|UART|transmitter|num [0]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|Add0~1 .lut_mask = 16'h66CC;
defparam \UART|UART|transmitter|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \UART|UART|transmitter|num[2]~2 (
// Equation(s):
// \UART|UART|transmitter|num[2]~2_combout  = (\UART|UART|transmitter|num[3]~0_combout  & (\UART|UART|transmitter|Add0~1_combout  & (\UART|UART|speed_tx|clk_bps_r~q ))) # (!\UART|UART|transmitter|num[3]~0_combout  & (((\UART|UART|transmitter|num [2]))))

	.dataa(\UART|UART|transmitter|Add0~1_combout ),
	.datab(\UART|UART|speed_tx|clk_bps_r~q ),
	.datac(\UART|UART|transmitter|num [2]),
	.datad(\UART|UART|transmitter|num[3]~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|num[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|num[2]~2 .lut_mask = 16'h88F0;
defparam \UART|UART|transmitter|num[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \UART|UART|transmitter|num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|num[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|num[2] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \UART|UART|transmitter|Add0~0 (
// Equation(s):
// \UART|UART|transmitter|Add0~0_combout  = \UART|UART|transmitter|num [3] $ (((\UART|UART|transmitter|num [1] & (\UART|UART|transmitter|num [2] & \UART|UART|transmitter|num [0]))))

	.dataa(\UART|UART|transmitter|num [1]),
	.datab(\UART|UART|transmitter|num [2]),
	.datac(\UART|UART|transmitter|num [3]),
	.datad(\UART|UART|transmitter|num [0]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|Add0~0 .lut_mask = 16'h78F0;
defparam \UART|UART|transmitter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \UART|UART|transmitter|num[3]~1 (
// Equation(s):
// \UART|UART|transmitter|num[3]~1_combout  = (\UART|UART|transmitter|num[3]~0_combout  & (\UART|UART|transmitter|Add0~0_combout  & ((\UART|UART|speed_tx|clk_bps_r~q )))) # (!\UART|UART|transmitter|num[3]~0_combout  & (((\UART|UART|transmitter|num [3]))))

	.dataa(\UART|UART|transmitter|num[3]~0_combout ),
	.datab(\UART|UART|transmitter|Add0~0_combout ),
	.datac(\UART|UART|transmitter|num [3]),
	.datad(\UART|UART|speed_tx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|num[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|num[3]~1 .lut_mask = 16'hD850;
defparam \UART|UART|transmitter|num[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \UART|UART|transmitter|num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|num[3]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|num[3] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \UART|UART|transmitter|Equal0~0 (
// Equation(s):
// \UART|UART|transmitter|Equal0~0_combout  = (((\UART|UART|transmitter|num [2]) # (!\UART|UART|transmitter|num [3])) # (!\UART|UART|transmitter|num [0])) # (!\UART|UART|transmitter|num [1])

	.dataa(\UART|UART|transmitter|num [1]),
	.datab(\UART|UART|transmitter|num [0]),
	.datac(\UART|UART|transmitter|num [3]),
	.datad(\UART|UART|transmitter|num [2]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|Equal0~0 .lut_mask = 16'hFF7F;
defparam \UART|UART|transmitter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \UART|UART|transmitter|tx_en~2 (
// Equation(s):
// \UART|UART|transmitter|tx_en~2_combout  = (\UART|UART|transmitter|tx_int1~q  & (((\UART|UART|transmitter|tx_en~q  & \UART|UART|transmitter|Equal0~0_combout )))) # (!\UART|UART|transmitter|tx_int1~q  & ((\UART|UART|transmitter|tx_int2~q ) # 
// ((\UART|UART|transmitter|tx_en~q  & \UART|UART|transmitter|Equal0~0_combout ))))

	.dataa(\UART|UART|transmitter|tx_int1~q ),
	.datab(\UART|UART|transmitter|tx_int2~q ),
	.datac(\UART|UART|transmitter|tx_en~q ),
	.datad(\UART|UART|transmitter|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|tx_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|tx_en~2 .lut_mask = 16'hF444;
defparam \UART|UART|transmitter|tx_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N15
dffeas \UART|UART|transmitter|tx_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|tx_en~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_en .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \UART|UART|transmitter|rs232_tx_r~0 (
// Equation(s):
// \UART|UART|transmitter|rs232_tx_r~0_combout  = (\UART|UART|transmitter|num [3] & ((\UART|UART|transmitter|num [1]) # ((\UART|UART|transmitter|num [2]) # (\UART|UART|transmitter|num [0]))))

	.dataa(\UART|UART|transmitter|num [1]),
	.datab(\UART|UART|transmitter|num [2]),
	.datac(\UART|UART|transmitter|num [3]),
	.datad(\UART|UART|transmitter|num [0]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|rs232_tx_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r~0 .lut_mask = 16'hF0E0;
defparam \UART|UART|transmitter|rs232_tx_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \UART|REG_IN_BINER_SHIFT[0]~0 (
// Equation(s):
// \UART|REG_IN_BINER_SHIFT[0]~0_combout  = !\UART|state_send.shift~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.shift~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|REG_IN_BINER_SHIFT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[0]~0 .lut_mask = 16'h0F0F;
defparam \UART|REG_IN_BINER_SHIFT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \UART|REG_IN_BINER_SHIFT[0] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_IN_BINER_SHIFT[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[0] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \UART|Selector400~0 (
// Equation(s):
// \UART|Selector400~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [0]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [0]),
	.cin(gnd),
	.combout(\UART|Selector400~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector400~0 .lut_mask = 16'h0A00;
defparam \UART|Selector400~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \UART|REG_IN_BINER_SHIFT[1] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector400~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[1] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \UART|Selector399~0 (
// Equation(s):
// \UART|Selector399~0_combout  = (\UART|REG_IN_BINER_SHIFT [1]) # (!\UART|state_send.shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_IN_BINER_SHIFT [1]),
	.cin(gnd),
	.combout(\UART|Selector399~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector399~0 .lut_mask = 16'hFF0F;
defparam \UART|Selector399~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \UART|REG_IN_BINER_SHIFT[2] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector399~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|SendData:convert[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[2] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \UART|Selector398~0 (
// Equation(s):
// \UART|Selector398~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [2]))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|LessThan1~9_combout ),
	.datac(\UART|REG_IN_BINER_SHIFT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector398~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector398~0 .lut_mask = 16'h2020;
defparam \UART|Selector398~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \UART|REG_IN_BINER_SHIFT[3] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector398~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[3] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \UART|Selector397~0 (
// Equation(s):
// \UART|Selector397~0_combout  = (\UART|REG_IN_BINER_SHIFT [3]) # (!\UART|state_send.shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_IN_BINER_SHIFT [3]),
	.cin(gnd),
	.combout(\UART|Selector397~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector397~0 .lut_mask = 16'hFF0F;
defparam \UART|Selector397~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \UART|REG_IN_BINER_SHIFT[4] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector397~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|SendData:convert[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[4] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \UART|Selector396~0 (
// Equation(s):
// \UART|Selector396~0_combout  = (\UART|REG_IN_BINER_SHIFT [4]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_IN_BINER_SHIFT [4]),
	.datab(gnd),
	.datac(\UART|state_send.shift~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector396~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector396~0 .lut_mask = 16'hAFAF;
defparam \UART|Selector396~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \UART|REG_IN_BINER_SHIFT[5] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector396~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|SendData:convert[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[5] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \UART|Selector395~0 (
// Equation(s):
// \UART|Selector395~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [5]))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|LessThan1~9_combout ),
	.datac(\UART|REG_IN_BINER_SHIFT [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector395~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector395~0 .lut_mask = 16'h2020;
defparam \UART|Selector395~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \UART|REG_IN_BINER_SHIFT[6] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector395~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[6] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \UART|Selector394~0 (
// Equation(s):
// \UART|Selector394~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [6]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [6]),
	.cin(gnd),
	.combout(\UART|Selector394~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector394~0 .lut_mask = 16'h0A00;
defparam \UART|Selector394~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \UART|REG_IN_BINER_SHIFT[7] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector394~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[7] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \UART|Selector393~0 (
// Equation(s):
// \UART|Selector393~0_combout  = (!\UART|LessThan1~9_combout  & (\UART|REG_IN_BINER_SHIFT [7] & \UART|state_send.shift~q ))

	.dataa(gnd),
	.datab(\UART|LessThan1~9_combout ),
	.datac(\UART|REG_IN_BINER_SHIFT [7]),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector393~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector393~0 .lut_mask = 16'h3000;
defparam \UART|Selector393~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \UART|REG_IN_BINER_SHIFT[8] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector393~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[8] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \UART|Selector392~0 (
// Equation(s):
// \UART|Selector392~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [8]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [8]),
	.cin(gnd),
	.combout(\UART|Selector392~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector392~0 .lut_mask = 16'h0A00;
defparam \UART|Selector392~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \UART|REG_IN_BINER_SHIFT[9] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector392~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[9] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \UART|Selector391~0 (
// Equation(s):
// \UART|Selector391~0_combout  = (\UART|REG_IN_BINER_SHIFT [9]) # (!\UART|state_send.shift~q )

	.dataa(\UART|REG_IN_BINER_SHIFT [9]),
	.datab(gnd),
	.datac(\UART|state_send.shift~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector391~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector391~0 .lut_mask = 16'hAFAF;
defparam \UART|Selector391~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \UART|REG_IN_BINER_SHIFT[10] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector391~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|SendData:convert[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[10] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \UART|Selector390~0 (
// Equation(s):
// \UART|Selector390~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [10]))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|LessThan1~9_combout ),
	.datac(\UART|REG_IN_BINER_SHIFT [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector390~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector390~0 .lut_mask = 16'h2020;
defparam \UART|Selector390~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \UART|REG_IN_BINER_SHIFT[11] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector390~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[11] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \UART|Selector389~0 (
// Equation(s):
// \UART|Selector389~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [11]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [11]),
	.cin(gnd),
	.combout(\UART|Selector389~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector389~0 .lut_mask = 16'h0A00;
defparam \UART|Selector389~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \UART|REG_IN_BINER_SHIFT[12] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector389~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[12] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \UART|Selector388~0 (
// Equation(s):
// \UART|Selector388~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [12]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [12]),
	.cin(gnd),
	.combout(\UART|Selector388~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector388~0 .lut_mask = 16'h0A00;
defparam \UART|Selector388~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \UART|REG_IN_BINER_SHIFT[13] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector388~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[13] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneive_lcell_comb \UART|Selector387~0 (
// Equation(s):
// \UART|Selector387~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [13]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [13]),
	.cin(gnd),
	.combout(\UART|Selector387~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector387~0 .lut_mask = 16'h0A00;
defparam \UART|Selector387~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \UART|REG_IN_BINER_SHIFT[14] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector387~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[14] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \UART|Selector386~0 (
// Equation(s):
// \UART|Selector386~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [14]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [14]),
	.cin(gnd),
	.combout(\UART|Selector386~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector386~0 .lut_mask = 16'h0A00;
defparam \UART|Selector386~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \UART|REG_IN_BINER_SHIFT[15] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector386~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[15] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneive_lcell_comb \UART|Selector385~0 (
// Equation(s):
// \UART|Selector385~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [15]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [15]),
	.cin(gnd),
	.combout(\UART|Selector385~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector385~0 .lut_mask = 16'h0A00;
defparam \UART|Selector385~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N7
dffeas \UART|REG_IN_BINER_SHIFT[16] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector385~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[16] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneive_lcell_comb \UART|Selector384~0 (
// Equation(s):
// \UART|Selector384~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [16]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [16]),
	.cin(gnd),
	.combout(\UART|Selector384~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector384~0 .lut_mask = 16'h0A00;
defparam \UART|Selector384~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \UART|REG_IN_BINER_SHIFT[17] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector384~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[17] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneive_lcell_comb \UART|Selector383~0 (
// Equation(s):
// \UART|Selector383~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [17]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [17]),
	.cin(gnd),
	.combout(\UART|Selector383~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector383~0 .lut_mask = 16'h0A00;
defparam \UART|Selector383~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \UART|REG_IN_BINER_SHIFT[18] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector383~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[18] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneive_lcell_comb \UART|Selector382~0 (
// Equation(s):
// \UART|Selector382~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [18]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [18]),
	.cin(gnd),
	.combout(\UART|Selector382~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector382~0 .lut_mask = 16'h0A00;
defparam \UART|Selector382~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \UART|REG_IN_BINER_SHIFT[19] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector382~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[19] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \UART|Selector381~0 (
// Equation(s):
// \UART|Selector381~0_combout  = (\UART|state_send.shift~q  & (\UART|REG_IN_BINER_SHIFT [19] & !\UART|LessThan1~9_combout ))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_IN_BINER_SHIFT [19]),
	.datac(\UART|LessThan1~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector381~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector381~0 .lut_mask = 16'h0808;
defparam \UART|Selector381~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \UART|REG_IN_BINER_SHIFT[20] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector381~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[20] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \UART|Selector380~0 (
// Equation(s):
// \UART|Selector380~0_combout  = (\UART|state_send.shift~q  & (\UART|REG_IN_BINER_SHIFT [20] & !\UART|LessThan1~9_combout ))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_IN_BINER_SHIFT [20]),
	.datac(\UART|LessThan1~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector380~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector380~0 .lut_mask = 16'h0808;
defparam \UART|Selector380~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \UART|REG_IN_BINER_SHIFT[21] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector380~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[21] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \UART|Selector379~0 (
// Equation(s):
// \UART|Selector379~0_combout  = (\UART|state_send.shift~q  & (\UART|REG_IN_BINER_SHIFT [21] & !\UART|LessThan1~9_combout ))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_IN_BINER_SHIFT [21]),
	.datac(\UART|LessThan1~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector379~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector379~0 .lut_mask = 16'h0808;
defparam \UART|Selector379~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \UART|REG_IN_BINER_SHIFT[22] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector379~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[22] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \UART|Selector378~0 (
// Equation(s):
// \UART|Selector378~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [22]))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|LessThan1~9_combout ),
	.datac(\UART|REG_IN_BINER_SHIFT [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector378~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector378~0 .lut_mask = 16'h2020;
defparam \UART|Selector378~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \UART|REG_IN_BINER_SHIFT[23] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector378~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[23] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \UART|Selector377~0 (
// Equation(s):
// \UART|Selector377~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [23]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [23]),
	.cin(gnd),
	.combout(\UART|Selector377~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector377~0 .lut_mask = 16'h0A00;
defparam \UART|Selector377~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \UART|REG_IN_BINER_SHIFT[24] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector377~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[24] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \UART|Selector376~0 (
// Equation(s):
// \UART|Selector376~0_combout  = (\UART|state_send.shift~q  & (\UART|REG_IN_BINER_SHIFT [24] & !\UART|LessThan1~9_combout ))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_IN_BINER_SHIFT [24]),
	.datac(\UART|LessThan1~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector376~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector376~0 .lut_mask = 16'h0808;
defparam \UART|Selector376~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \UART|REG_IN_BINER_SHIFT[25] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector376~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[25] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \UART|Selector375~0 (
// Equation(s):
// \UART|Selector375~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [25]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [25]),
	.cin(gnd),
	.combout(\UART|Selector375~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector375~0 .lut_mask = 16'h0A00;
defparam \UART|Selector375~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \UART|REG_IN_BINER_SHIFT[26] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector375~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[26] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \UART|Selector374~0 (
// Equation(s):
// \UART|Selector374~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [26]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [26]),
	.cin(gnd),
	.combout(\UART|Selector374~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector374~0 .lut_mask = 16'h0A00;
defparam \UART|Selector374~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \UART|REG_IN_BINER_SHIFT[27] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector374~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[27] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \UART|Selector373~0 (
// Equation(s):
// \UART|Selector373~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [27]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [27]),
	.cin(gnd),
	.combout(\UART|Selector373~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector373~0 .lut_mask = 16'h0A00;
defparam \UART|Selector373~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \UART|REG_IN_BINER_SHIFT[28] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector373~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[28] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneive_lcell_comb \UART|Selector372~0 (
// Equation(s):
// \UART|Selector372~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [28]))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|LessThan1~9_combout ),
	.datac(\UART|REG_IN_BINER_SHIFT [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector372~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector372~0 .lut_mask = 16'h2020;
defparam \UART|Selector372~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \UART|REG_IN_BINER_SHIFT[29] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector372~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[29] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \UART|Selector371~0 (
// Equation(s):
// \UART|Selector371~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [29]))

	.dataa(\UART|state_send.shift~q ),
	.datab(gnd),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [29]),
	.cin(gnd),
	.combout(\UART|Selector371~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector371~0 .lut_mask = 16'h0A00;
defparam \UART|Selector371~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \UART|REG_IN_BINER_SHIFT[30] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector371~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[30] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \UART|Selector370~0 (
// Equation(s):
// \UART|Selector370~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [30]))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|LessThan1~9_combout ),
	.datac(\UART|REG_IN_BINER_SHIFT [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector370~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector370~0 .lut_mask = 16'h2020;
defparam \UART|Selector370~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \UART|REG_IN_BINER_SHIFT[31] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector370~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[31] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \UART|Selector369~0 (
// Equation(s):
// \UART|Selector369~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [31]))

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [31]),
	.cin(gnd),
	.combout(\UART|Selector369~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector369~0 .lut_mask = 16'h0C00;
defparam \UART|Selector369~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \UART|REG_IN_BINER_SHIFT[32] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector369~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [32]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[32] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \UART|Selector368~0 (
// Equation(s):
// \UART|Selector368~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [32]))

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [32]),
	.cin(gnd),
	.combout(\UART|Selector368~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector368~0 .lut_mask = 16'h0C00;
defparam \UART|Selector368~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \UART|REG_IN_BINER_SHIFT[33] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector368~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [33]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[33] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \UART|Selector367~0 (
// Equation(s):
// \UART|Selector367~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [33]))

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [33]),
	.cin(gnd),
	.combout(\UART|Selector367~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector367~0 .lut_mask = 16'h0C00;
defparam \UART|Selector367~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \UART|REG_IN_BINER_SHIFT[34] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector367~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [34]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[34] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \UART|Selector366~0 (
// Equation(s):
// \UART|Selector366~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [34]))

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [34]),
	.cin(gnd),
	.combout(\UART|Selector366~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector366~0 .lut_mask = 16'h0C00;
defparam \UART|Selector366~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \UART|REG_IN_BINER_SHIFT[35] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector366~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [35]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[35] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \UART|Selector365~0 (
// Equation(s):
// \UART|Selector365~0_combout  = (\UART|REG_IN_BINER_SHIFT [35] & (\UART|state_send.shift~q  & !\UART|LessThan1~9_combout ))

	.dataa(\UART|REG_IN_BINER_SHIFT [35]),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|LessThan1~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|Selector365~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector365~0 .lut_mask = 16'h0808;
defparam \UART|Selector365~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \UART|REG_IN_BINER_SHIFT[36] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector365~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [36]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[36] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \UART|Selector364~0 (
// Equation(s):
// \UART|Selector364~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [36]))

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [36]),
	.cin(gnd),
	.combout(\UART|Selector364~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector364~0 .lut_mask = 16'h0C00;
defparam \UART|Selector364~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \UART|REG_IN_BINER_SHIFT[37] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector364~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [37]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[37] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \UART|Selector363~0 (
// Equation(s):
// \UART|Selector363~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [37]))

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [37]),
	.cin(gnd),
	.combout(\UART|Selector363~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector363~0 .lut_mask = 16'h0C00;
defparam \UART|Selector363~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \UART|REG_IN_BINER_SHIFT[38] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector363~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [38]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[38] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \UART|Selector362~0 (
// Equation(s):
// \UART|Selector362~0_combout  = (!\UART|LessThan1~9_combout  & (\UART|REG_IN_BINER_SHIFT [38] & \UART|state_send.shift~q ))

	.dataa(\UART|LessThan1~9_combout ),
	.datab(gnd),
	.datac(\UART|REG_IN_BINER_SHIFT [38]),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector362~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector362~0 .lut_mask = 16'h5000;
defparam \UART|Selector362~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \UART|REG_IN_BINER_SHIFT[39] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector362~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [39]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[39] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \UART|Selector361~0 (
// Equation(s):
// \UART|Selector361~0_combout  = (\UART|state_send.shift~q  & (!\UART|LessThan1~9_combout  & \UART|REG_IN_BINER_SHIFT [39]))

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|LessThan1~9_combout ),
	.datad(\UART|REG_IN_BINER_SHIFT [39]),
	.cin(gnd),
	.combout(\UART|Selector361~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector361~0 .lut_mask = 16'h0C00;
defparam \UART|Selector361~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \UART|REG_IN_BINER_SHIFT[40] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector361~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Selector401~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_IN_BINER_SHIFT [40]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_IN_BINER_SHIFT[40] .is_wysiwyg = "true";
defparam \UART|REG_IN_BINER_SHIFT[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \UART|REG_OUT_BCD[0]~63 (
// Equation(s):
// \UART|REG_OUT_BCD[0]~63_combout  = (\UART|state_send.adder~q  & ((!\UART|REG_OUT_BCD [0]))) # (!\UART|state_send.adder~q  & (\UART|REG_IN_BINER_SHIFT [40]))

	.dataa(gnd),
	.datab(\UART|state_send.adder~q ),
	.datac(\UART|REG_IN_BINER_SHIFT [40]),
	.datad(\UART|REG_OUT_BCD [0]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[0]~63 .lut_mask = 16'h30FC;
defparam \UART|REG_OUT_BCD[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \UART|Selector435~0 (
// Equation(s):
// \UART|Selector435~0_combout  = (\UART|state_send.switch~q ) # ((!\UART|state_send.adder~q  & !\UART|state_send.shift~q ))

	.dataa(gnd),
	.datab(\UART|state_send.adder~q ),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector435~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector435~0 .lut_mask = 16'hF0F3;
defparam \UART|Selector435~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~10 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~10_combout  = (!\UART|state_send.sendBCD~q  & (!\UART|state_send.done~q  & (!\UART|state_send.prepare~q  & \UART|state_send.init~q )))

	.dataa(\UART|state_send.sendBCD~q ),
	.datab(\UART|state_send.done~q ),
	.datac(\UART|state_send.prepare~q ),
	.datad(\UART|state_send.init~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~10 .lut_mask = 16'h0100;
defparam \UART|REG_OUT_BCD[14]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~11 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~11_combout  = (\UART|REG_OUT_BCD[14]~10_combout  & ((!\UART|LessThan1~9_combout ) # (!\UART|state_send.shift~q )))

	.dataa(gnd),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD[14]~10_combout ),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~11 .lut_mask = 16'h30F0;
defparam \UART|REG_OUT_BCD[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \UART|REG_OUT_BCD[1]~65 (
// Equation(s):
// \UART|REG_OUT_BCD[1]~65_combout  = (!\UART|Selector435~0_combout  & (\UART|REG_OUT_BCD [0] $ (((!\UART|REG_OUT_BCD [1] & \UART|state_send.adder~q )))))

	.dataa(\UART|REG_OUT_BCD [1]),
	.datab(\UART|Selector435~0_combout ),
	.datac(\UART|state_send.adder~q ),
	.datad(\UART|REG_OUT_BCD [0]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[1]~65 .lut_mask = 16'h2310;
defparam \UART|REG_OUT_BCD[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \UART|REG_OUT_BCD[1]~66 (
// Equation(s):
// \UART|REG_OUT_BCD[1]~66_combout  = (\UART|REG_OUT_BCD[2]~59_combout  & (((\UART|REG_OUT_BCD [1])))) # (!\UART|REG_OUT_BCD[2]~59_combout  & ((\UART|REG_OUT_BCD[1]~65_combout ) # ((\UART|state_send.switch~q ))))

	.dataa(\UART|REG_OUT_BCD[1]~65_combout ),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|REG_OUT_BCD [1]),
	.datad(\UART|REG_OUT_BCD[2]~59_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[1]~66 .lut_mask = 16'hF0EE;
defparam \UART|REG_OUT_BCD[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \UART|REG_OUT_BCD[1] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[1]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[1] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \UART|REG_OUT_BCD[2]~61 (
// Equation(s):
// \UART|REG_OUT_BCD[2]~61_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [2] $ (((\UART|REG_OUT_BCD [0]) # (\UART|REG_OUT_BCD [1]))))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [1]))))

	.dataa(\UART|REG_OUT_BCD [2]),
	.datab(\UART|REG_OUT_BCD [0]),
	.datac(\UART|state_send.adder~q ),
	.datad(\UART|REG_OUT_BCD [1]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[2]~61 .lut_mask = 16'h5F60;
defparam \UART|REG_OUT_BCD[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \UART|REG_OUT_BCD[2]~62 (
// Equation(s):
// \UART|REG_OUT_BCD[2]~62_combout  = (\UART|REG_OUT_BCD[2]~59_combout  & (((\UART|REG_OUT_BCD [2])))) # (!\UART|REG_OUT_BCD[2]~59_combout  & (\UART|REG_OUT_BCD[2]~61_combout  & (!\UART|Selector435~0_combout )))

	.dataa(\UART|REG_OUT_BCD[2]~61_combout ),
	.datab(\UART|Selector435~0_combout ),
	.datac(\UART|REG_OUT_BCD [2]),
	.datad(\UART|REG_OUT_BCD[2]~59_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[2]~62 .lut_mask = 16'hF022;
defparam \UART|REG_OUT_BCD[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \UART|REG_OUT_BCD[2] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[2]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[2] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \UART|Add29~0 (
// Equation(s):
// \UART|Add29~0_combout  = \UART|REG_OUT_BCD [3] $ (((\UART|REG_OUT_BCD [2] & ((\UART|REG_OUT_BCD [0]) # (\UART|REG_OUT_BCD [1])))))

	.dataa(\UART|REG_OUT_BCD [0]),
	.datab(\UART|REG_OUT_BCD [3]),
	.datac(\UART|REG_OUT_BCD [2]),
	.datad(\UART|REG_OUT_BCD [1]),
	.cin(gnd),
	.combout(\UART|Add29~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add29~0 .lut_mask = 16'h3C6C;
defparam \UART|Add29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \UART|REG_OUT_BCD[3]~57 (
// Equation(s):
// \UART|REG_OUT_BCD[3]~57_combout  = (!\UART|Selector435~0_combout  & ((\UART|state_send.adder~q  & ((\UART|Add29~0_combout ))) # (!\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [2]))))

	.dataa(\UART|REG_OUT_BCD [2]),
	.datab(\UART|state_send.adder~q ),
	.datac(\UART|Add29~0_combout ),
	.datad(\UART|Selector435~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[3]~57 .lut_mask = 16'h00E2;
defparam \UART|REG_OUT_BCD[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \UART|REG_OUT_BCD[3]~60 (
// Equation(s):
// \UART|REG_OUT_BCD[3]~60_combout  = (\UART|REG_OUT_BCD[2]~59_combout  & (((\UART|REG_OUT_BCD [3])))) # (!\UART|REG_OUT_BCD[2]~59_combout  & ((\UART|REG_OUT_BCD[3]~57_combout ) # ((\UART|state_send.switch~q ))))

	.dataa(\UART|REG_OUT_BCD[3]~57_combout ),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|REG_OUT_BCD [3]),
	.datad(\UART|REG_OUT_BCD[2]~59_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[3]~60 .lut_mask = 16'hF0EE;
defparam \UART|REG_OUT_BCD[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \UART|REG_OUT_BCD[3] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[3]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[3] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \UART|REG_OUT_BCD[2]~58 (
// Equation(s):
// \UART|REG_OUT_BCD[2]~58_combout  = (!\UART|REG_OUT_BCD [3] & (((!\UART|REG_OUT_BCD [0] & !\UART|REG_OUT_BCD [1])) # (!\UART|REG_OUT_BCD [2])))

	.dataa(\UART|REG_OUT_BCD [0]),
	.datab(\UART|REG_OUT_BCD [3]),
	.datac(\UART|REG_OUT_BCD [2]),
	.datad(\UART|REG_OUT_BCD [1]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[2]~58 .lut_mask = 16'h0313;
defparam \UART|REG_OUT_BCD[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \UART|REG_OUT_BCD[2]~59 (
// Equation(s):
// \UART|REG_OUT_BCD[2]~59_combout  = ((\UART|state_send.adder~q  & \UART|REG_OUT_BCD[2]~58_combout )) # (!\UART|REG_OUT_BCD[14]~11_combout )

	.dataa(gnd),
	.datab(\UART|state_send.adder~q ),
	.datac(\UART|REG_OUT_BCD[14]~11_combout ),
	.datad(\UART|REG_OUT_BCD[2]~58_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[2]~59 .lut_mask = 16'hCF0F;
defparam \UART|REG_OUT_BCD[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \UART|REG_OUT_BCD[0]~64 (
// Equation(s):
// \UART|REG_OUT_BCD[0]~64_combout  = (\UART|REG_OUT_BCD[2]~59_combout  & (((\UART|REG_OUT_BCD [0])))) # (!\UART|REG_OUT_BCD[2]~59_combout  & (\UART|REG_OUT_BCD[0]~63_combout  & (!\UART|Selector435~0_combout )))

	.dataa(\UART|REG_OUT_BCD[0]~63_combout ),
	.datab(\UART|Selector435~0_combout ),
	.datac(\UART|REG_OUT_BCD [0]),
	.datad(\UART|REG_OUT_BCD[2]~59_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[0]~64 .lut_mask = 16'hF022;
defparam \UART|REG_OUT_BCD[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \UART|REG_OUT_BCD[0] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[0]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[0] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_lcell_comb \UART|REG_OUT_BCD[4]~51 (
// Equation(s):
// \UART|REG_OUT_BCD[4]~51_combout  = (\UART|REG_OUT_BCD [0] & \UART|state_send.switch~q )

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [0]),
	.datac(gnd),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[4]~51 .lut_mask = 16'hCC00;
defparam \UART|REG_OUT_BCD[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \UART|REG_OUT_BCD[4]~52 (
// Equation(s):
// \UART|REG_OUT_BCD[4]~52_combout  = (!\UART|Selector435~0_combout  & ((\UART|state_send.adder~q  & ((!\UART|REG_OUT_BCD [4]))) # (!\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [3]))))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|Selector435~0_combout ),
	.datac(\UART|REG_OUT_BCD [3]),
	.datad(\UART|REG_OUT_BCD [4]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[4]~52 .lut_mask = 16'h1032;
defparam \UART|REG_OUT_BCD[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \UART|REG_OUT_BCD[5]~54 (
// Equation(s):
// \UART|REG_OUT_BCD[5]~54_combout  = (\UART|REG_OUT_BCD [1] & \UART|state_send.switch~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REG_OUT_BCD [1]),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[5]~54 .lut_mask = 16'hF000;
defparam \UART|REG_OUT_BCD[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_lcell_comb \UART|REG_OUT_BCD[5]~55 (
// Equation(s):
// \UART|REG_OUT_BCD[5]~55_combout  = (!\UART|Selector435~0_combout  & (\UART|REG_OUT_BCD [4] $ (((\UART|state_send.adder~q  & !\UART|REG_OUT_BCD [5])))))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|Selector435~0_combout ),
	.datac(\UART|REG_OUT_BCD [5]),
	.datad(\UART|REG_OUT_BCD [4]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[5]~55 .lut_mask = 16'h3102;
defparam \UART|REG_OUT_BCD[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \UART|REG_OUT_BCD[5]~56 (
// Equation(s):
// \UART|REG_OUT_BCD[5]~56_combout  = (\UART|REG_OUT_BCD[7]~46_combout  & (((\UART|REG_OUT_BCD [5])))) # (!\UART|REG_OUT_BCD[7]~46_combout  & ((\UART|REG_OUT_BCD[5]~54_combout ) # ((\UART|REG_OUT_BCD[5]~55_combout ))))

	.dataa(\UART|REG_OUT_BCD[5]~54_combout ),
	.datab(\UART|REG_OUT_BCD[5]~55_combout ),
	.datac(\UART|REG_OUT_BCD [5]),
	.datad(\UART|REG_OUT_BCD[7]~46_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[5]~56 .lut_mask = 16'hF0EE;
defparam \UART|REG_OUT_BCD[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \UART|REG_OUT_BCD[5] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[5]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[5] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \UART|REG_OUT_BCD[6]~48 (
// Equation(s):
// \UART|REG_OUT_BCD[6]~48_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [6] $ (((\UART|REG_OUT_BCD [5]) # (\UART|REG_OUT_BCD [4]))))) # (!\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [5]))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|REG_OUT_BCD [5]),
	.datac(\UART|REG_OUT_BCD [6]),
	.datad(\UART|REG_OUT_BCD [4]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6]~48 .lut_mask = 16'h4E6C;
defparam \UART|REG_OUT_BCD[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_lcell_comb \UART|REG_OUT_BCD[6]~49 (
// Equation(s):
// \UART|REG_OUT_BCD[6]~49_combout  = (\UART|REG_OUT_BCD [2] & ((\UART|state_send.switch~q ) # ((!\UART|Selector435~0_combout  & \UART|REG_OUT_BCD[6]~48_combout )))) # (!\UART|REG_OUT_BCD [2] & (!\UART|Selector435~0_combout  & 
// (\UART|REG_OUT_BCD[6]~48_combout )))

	.dataa(\UART|REG_OUT_BCD [2]),
	.datab(\UART|Selector435~0_combout ),
	.datac(\UART|REG_OUT_BCD[6]~48_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6]~49 .lut_mask = 16'hBA30;
defparam \UART|REG_OUT_BCD[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \UART|REG_OUT_BCD[6]~50 (
// Equation(s):
// \UART|REG_OUT_BCD[6]~50_combout  = (\UART|REG_OUT_BCD[7]~46_combout  & ((\UART|REG_OUT_BCD [6]))) # (!\UART|REG_OUT_BCD[7]~46_combout  & (\UART|REG_OUT_BCD[6]~49_combout ))

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD[6]~49_combout ),
	.datac(\UART|REG_OUT_BCD [6]),
	.datad(\UART|REG_OUT_BCD[7]~46_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6]~50 .lut_mask = 16'hF0CC;
defparam \UART|REG_OUT_BCD[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \UART|REG_OUT_BCD[6] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[6]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[6] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_lcell_comb \UART|REG_OUT_BCD~40 (
// Equation(s):
// \UART|REG_OUT_BCD~40_combout  = (\UART|REG_OUT_BCD [6] & ((\UART|REG_OUT_BCD [5]) # (\UART|REG_OUT_BCD [4])))

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [5]),
	.datac(\UART|REG_OUT_BCD [6]),
	.datad(\UART|REG_OUT_BCD [4]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD~40_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD~40 .lut_mask = 16'hF0C0;
defparam \UART|REG_OUT_BCD~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~14 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~14_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [14] $ (((\UART|REG_OUT_BCD [13]) # (\UART|REG_OUT_BCD [12]))))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [13]))))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|REG_OUT_BCD [14]),
	.datac(\UART|REG_OUT_BCD [13]),
	.datad(\UART|REG_OUT_BCD [12]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~14 .lut_mask = 16'h7278;
defparam \UART|REG_OUT_BCD[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \UART|REG_OUT_BCD[9]~37 (
// Equation(s):
// \UART|REG_OUT_BCD[9]~37_combout  = \UART|REG_OUT_BCD [8] $ (((!\UART|REG_OUT_BCD [9] & \UART|state_send.adder~q )))

	.dataa(\UART|REG_OUT_BCD [8]),
	.datab(\UART|REG_OUT_BCD [9]),
	.datac(gnd),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[9]~37 .lut_mask = 16'h99AA;
defparam \UART|REG_OUT_BCD[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \UART|REG_OUT_BCD[9]~38 (
// Equation(s):
// \UART|REG_OUT_BCD[9]~38_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [5]) # ((\UART|REG_OUT_BCD[9]~37_combout  & !\UART|Selector435~0_combout )))) # (!\UART|state_send.switch~q  & (\UART|REG_OUT_BCD[9]~37_combout  & 
// (!\UART|Selector435~0_combout )))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD[9]~37_combout ),
	.datac(\UART|Selector435~0_combout ),
	.datad(\UART|REG_OUT_BCD [5]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[9]~38 .lut_mask = 16'hAE0C;
defparam \UART|REG_OUT_BCD[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \UART|REG_OUT_BCD~23 (
// Equation(s):
// \UART|REG_OUT_BCD~23_combout  = (\UART|REG_OUT_BCD [10] & ((\UART|REG_OUT_BCD [8]) # (\UART|REG_OUT_BCD [9])))

	.dataa(\UART|REG_OUT_BCD [8]),
	.datab(\UART|REG_OUT_BCD [10]),
	.datac(\UART|REG_OUT_BCD [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD~23_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD~23 .lut_mask = 16'hC8C8;
defparam \UART|REG_OUT_BCD~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \UART|REG_OUT_BCD[7]~41 (
// Equation(s):
// \UART|REG_OUT_BCD[7]~41_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD~40_combout  $ ((\UART|REG_OUT_BCD [7])))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [6]))))

	.dataa(\UART|REG_OUT_BCD~40_combout ),
	.datab(\UART|REG_OUT_BCD [7]),
	.datac(\UART|REG_OUT_BCD [6]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[7]~41 .lut_mask = 16'h66F0;
defparam \UART|REG_OUT_BCD[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \UART|REG_OUT_BCD[7]~42 (
// Equation(s):
// \UART|REG_OUT_BCD[7]~42_combout  = (\UART|REG_OUT_BCD [3] & ((\UART|state_send.switch~q ) # ((!\UART|Selector435~0_combout  & \UART|REG_OUT_BCD[7]~41_combout )))) # (!\UART|REG_OUT_BCD [3] & (!\UART|Selector435~0_combout  & 
// (\UART|REG_OUT_BCD[7]~41_combout )))

	.dataa(\UART|REG_OUT_BCD [3]),
	.datab(\UART|Selector435~0_combout ),
	.datac(\UART|REG_OUT_BCD[7]~41_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[7]~42 .lut_mask = 16'hBA30;
defparam \UART|REG_OUT_BCD[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_lcell_comb \UART|REG_OUT_BCD[7]~47 (
// Equation(s):
// \UART|REG_OUT_BCD[7]~47_combout  = (\UART|REG_OUT_BCD[7]~46_combout  & ((\UART|REG_OUT_BCD [7]))) # (!\UART|REG_OUT_BCD[7]~46_combout  & (\UART|REG_OUT_BCD[7]~42_combout ))

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD[7]~42_combout ),
	.datac(\UART|REG_OUT_BCD [7]),
	.datad(\UART|REG_OUT_BCD[7]~46_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[7]~47 .lut_mask = 16'hF0CC;
defparam \UART|REG_OUT_BCD[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \UART|REG_OUT_BCD[7] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[7] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \UART|REG_OUT_BCD[11]~24 (
// Equation(s):
// \UART|REG_OUT_BCD[11]~24_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD~23_combout  $ ((\UART|REG_OUT_BCD [11])))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [10]))))

	.dataa(\UART|REG_OUT_BCD~23_combout ),
	.datab(\UART|REG_OUT_BCD [11]),
	.datac(\UART|REG_OUT_BCD [10]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11]~24 .lut_mask = 16'h66F0;
defparam \UART|REG_OUT_BCD[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \UART|REG_OUT_BCD[11]~25 (
// Equation(s):
// \UART|REG_OUT_BCD[11]~25_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [7]) # ((!\UART|Selector435~0_combout  & \UART|REG_OUT_BCD[11]~24_combout )))) # (!\UART|state_send.switch~q  & (((!\UART|Selector435~0_combout  & 
// \UART|REG_OUT_BCD[11]~24_combout ))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [7]),
	.datac(\UART|Selector435~0_combout ),
	.datad(\UART|REG_OUT_BCD[11]~24_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11]~25 .lut_mask = 16'h8F88;
defparam \UART|REG_OUT_BCD[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \UART|REG_OUT_BCD[11]~30 (
// Equation(s):
// \UART|REG_OUT_BCD[11]~30_combout  = (\UART|REG_OUT_BCD[10]~29_combout  & ((\UART|REG_OUT_BCD [11]))) # (!\UART|REG_OUT_BCD[10]~29_combout  & (\UART|REG_OUT_BCD[11]~25_combout ))

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD[11]~25_combout ),
	.datac(\UART|REG_OUT_BCD [11]),
	.datad(\UART|REG_OUT_BCD[10]~29_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11]~30 .lut_mask = 16'hF0CC;
defparam \UART|REG_OUT_BCD[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \UART|REG_OUT_BCD[11] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[11]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[11] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cycloneive_lcell_comb \UART|Selector433~0 (
// Equation(s):
// \UART|Selector433~0_combout  = (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [15]) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [12])))) # (!\UART|state_send.shift~q  & (((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [12]))))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [15]),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|REG_OUT_BCD [12]),
	.cin(gnd),
	.combout(\UART|Selector433~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector433~0 .lut_mask = 16'hF888;
defparam \UART|Selector433~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \UART|REG_OUT_BCD[39]~67 (
// Equation(s):
// \UART|REG_OUT_BCD[39]~67_combout  = (\UART|state_send.shift~q  & (((!\UART|LessThan1~9_combout )))) # (!\UART|state_send.shift~q  & ((\UART|state_send.start~q ) # ((\UART|state_send.switch~q ))))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|state_send.start~q ),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[39]~67_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[39]~67 .lut_mask = 16'h54FE;
defparam \UART|REG_OUT_BCD[39]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \UART|REG_OUT_BCD[16] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector433~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[16] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \UART|Selector429~0 (
// Equation(s):
// \UART|Selector429~0_combout  = (\UART|REG_OUT_BCD [16] & ((\UART|state_send.switch~q ) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [19])))) # (!\UART|REG_OUT_BCD [16] & (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [19]))))

	.dataa(\UART|REG_OUT_BCD [16]),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|REG_OUT_BCD [19]),
	.cin(gnd),
	.combout(\UART|Selector429~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector429~0 .lut_mask = 16'hECA0;
defparam \UART|Selector429~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \UART|REG_OUT_BCD[20] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector429~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[20] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \UART|Selector425~0 (
// Equation(s):
// \UART|Selector425~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [20]) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [23])))) # (!\UART|state_send.switch~q  & (((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [23]))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [20]),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [23]),
	.cin(gnd),
	.combout(\UART|Selector425~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector425~0 .lut_mask = 16'hF888;
defparam \UART|Selector425~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \UART|REG_OUT_BCD[24] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector425~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[24] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \UART|Selector424~0 (
// Equation(s):
// \UART|Selector424~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [21]) # ((\UART|REG_OUT_BCD [24] & \UART|state_send.shift~q )))) # (!\UART|state_send.switch~q  & (((\UART|REG_OUT_BCD [24] & \UART|state_send.shift~q ))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [21]),
	.datac(\UART|REG_OUT_BCD [24]),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector424~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector424~0 .lut_mask = 16'hF888;
defparam \UART|Selector424~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \UART|REG_OUT_BCD[25] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector424~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[25] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \UART|Selector422~0 (
// Equation(s):
// \UART|Selector422~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [23]) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [26])))) # (!\UART|state_send.switch~q  & (((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [26]))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [23]),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [26]),
	.cin(gnd),
	.combout(\UART|Selector422~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector422~0 .lut_mask = 16'hF888;
defparam \UART|Selector422~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \UART|REG_OUT_BCD[27] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector422~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [27]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[27] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cycloneive_lcell_comb \UART|REG_OUT_BCD[10]~26 (
// Equation(s):
// \UART|REG_OUT_BCD[10]~26_combout  = (!\UART|REG_OUT_BCD [27] & (((!\UART|REG_OUT_BCD [24] & !\UART|REG_OUT_BCD [25])) # (!\UART|REG_OUT_BCD [26])))

	.dataa(\UART|REG_OUT_BCD [24]),
	.datab(\UART|REG_OUT_BCD [25]),
	.datac(\UART|REG_OUT_BCD [27]),
	.datad(\UART|REG_OUT_BCD [26]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[10]~26 .lut_mask = 16'h010F;
defparam \UART|REG_OUT_BCD[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \UART|REG_OUT_BCD[10]~27 (
// Equation(s):
// \UART|REG_OUT_BCD[10]~27_combout  = (!\UART|REG_OUT_BCD~23_combout  & (!\UART|REG_OUT_BCD [11] & \UART|REG_OUT_BCD[10]~26_combout ))

	.dataa(\UART|REG_OUT_BCD~23_combout ),
	.datab(\UART|REG_OUT_BCD [11]),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD[10]~26_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[10]~27 .lut_mask = 16'h1100;
defparam \UART|REG_OUT_BCD[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cycloneive_lcell_comb \UART|Selector421~0 (
// Equation(s):
// \UART|Selector421~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [24]) # ((\UART|REG_OUT_BCD [27] & \UART|state_send.shift~q )))) # (!\UART|state_send.switch~q  & (\UART|REG_OUT_BCD [27] & ((\UART|state_send.shift~q ))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [27]),
	.datac(\UART|REG_OUT_BCD [24]),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector421~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector421~0 .lut_mask = 16'hECA0;
defparam \UART|Selector421~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \UART|REG_OUT_BCD[28] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector421~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [28]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[28] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \UART|Selector420~0 (
// Equation(s):
// \UART|Selector420~0_combout  = (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [28]) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [25])))) # (!\UART|state_send.shift~q  & (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [25]))))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|REG_OUT_BCD [28]),
	.datad(\UART|REG_OUT_BCD [25]),
	.cin(gnd),
	.combout(\UART|Selector420~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector420~0 .lut_mask = 16'hECA0;
defparam \UART|Selector420~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \UART|REG_OUT_BCD[29] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector420~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [29]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[29] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \UART|Selector418~0 (
// Equation(s):
// \UART|Selector418~0_combout  = (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [30]) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [27])))) # (!\UART|state_send.shift~q  & (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [27]))))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|REG_OUT_BCD [30]),
	.datad(\UART|REG_OUT_BCD [27]),
	.cin(gnd),
	.combout(\UART|Selector418~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector418~0 .lut_mask = 16'hECA0;
defparam \UART|Selector418~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N25
dffeas \UART|REG_OUT_BCD[31] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector418~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [31]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[31] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \UART|Selector417~0 (
// Equation(s):
// \UART|Selector417~0_combout  = (\UART|REG_OUT_BCD [28] & ((\UART|state_send.switch~q ) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [31])))) # (!\UART|REG_OUT_BCD [28] & (((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [31]))))

	.dataa(\UART|REG_OUT_BCD [28]),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [31]),
	.cin(gnd),
	.combout(\UART|Selector417~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector417~0 .lut_mask = 16'hF888;
defparam \UART|Selector417~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \UART|REG_OUT_BCD[32] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector417~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [32]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[32] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \UART|Selector416~0 (
// Equation(s):
// \UART|Selector416~0_combout  = (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [32]) # ((\UART|REG_OUT_BCD [29] & \UART|state_send.switch~q )))) # (!\UART|state_send.shift~q  & (\UART|REG_OUT_BCD [29] & (\UART|state_send.switch~q )))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [29]),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|REG_OUT_BCD [32]),
	.cin(gnd),
	.combout(\UART|Selector416~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector416~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector416~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \UART|REG_OUT_BCD[33] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector416~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [33]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[33] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cycloneive_lcell_comb \UART|Selector412~0 (
// Equation(s):
// \UART|Selector412~0_combout  = (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [36]) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [33])))) # (!\UART|state_send.shift~q  & (((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [33]))))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [36]),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|REG_OUT_BCD [33]),
	.cin(gnd),
	.combout(\UART|Selector412~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector412~0 .lut_mask = 16'hF888;
defparam \UART|Selector412~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N31
dffeas \UART|REG_OUT_BCD[37] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector412~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [37]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[37] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \UART|Selector408~0 (
// Equation(s):
// \UART|Selector408~0_combout  = (\UART|REG_OUT_BCD [37] & ((\UART|state_send.switch~q ) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [40])))) # (!\UART|REG_OUT_BCD [37] & (((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [40]))))

	.dataa(\UART|REG_OUT_BCD [37]),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [40]),
	.cin(gnd),
	.combout(\UART|Selector408~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector408~0 .lut_mask = 16'hF888;
defparam \UART|Selector408~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \UART|REG_OUT_BCD[41] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector408~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [41]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[41] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \UART|Selector411~0 (
// Equation(s):
// \UART|Selector411~0_combout  = (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [37]) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [34])))) # (!\UART|state_send.shift~q  & (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [34]))))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|REG_OUT_BCD [37]),
	.datad(\UART|REG_OUT_BCD [34]),
	.cin(gnd),
	.combout(\UART|Selector411~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector411~0 .lut_mask = 16'hECA0;
defparam \UART|Selector411~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \UART|REG_OUT_BCD[38] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector411~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [38]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[38] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \UART|Selector407~0 (
// Equation(s):
// \UART|Selector407~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [38]) # ((\UART|REG_OUT_BCD [41] & \UART|state_send.shift~q )))) # (!\UART|state_send.switch~q  & (\UART|REG_OUT_BCD [41] & ((\UART|state_send.shift~q ))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [41]),
	.datac(\UART|REG_OUT_BCD [38]),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector407~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector407~0 .lut_mask = 16'hECA0;
defparam \UART|Selector407~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \UART|REG_OUT_BCD[42] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector407~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [42]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[42] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \UART|Selector410~0 (
// Equation(s):
// \UART|Selector410~0_combout  = (\UART|REG_OUT_BCD [38] & ((\UART|state_send.shift~q ) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [35])))) # (!\UART|REG_OUT_BCD [38] & (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [35]))))

	.dataa(\UART|REG_OUT_BCD [38]),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [35]),
	.cin(gnd),
	.combout(\UART|Selector410~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector410~0 .lut_mask = 16'hECA0;
defparam \UART|Selector410~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \UART|REG_OUT_BCD[39] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector410~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [39]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[39] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \UART|Selector406~0 (
// Equation(s):
// \UART|Selector406~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [39]) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [42])))) # (!\UART|state_send.switch~q  & (\UART|state_send.shift~q  & (\UART|REG_OUT_BCD [42])))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [42]),
	.datad(\UART|REG_OUT_BCD [39]),
	.cin(gnd),
	.combout(\UART|Selector406~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector406~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector406~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \UART|REG_OUT_BCD[43] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector406~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [43]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[43] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \UART|REG_OUT_BCD[10]~28 (
// Equation(s):
// \UART|REG_OUT_BCD[10]~28_combout  = (!\UART|REG_OUT_BCD [43] & (((!\UART|REG_OUT_BCD [40] & !\UART|REG_OUT_BCD [41])) # (!\UART|REG_OUT_BCD [42])))

	.dataa(\UART|REG_OUT_BCD [40]),
	.datab(\UART|REG_OUT_BCD [42]),
	.datac(\UART|REG_OUT_BCD [41]),
	.datad(\UART|REG_OUT_BCD [43]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[10]~28 .lut_mask = 16'h0037;
defparam \UART|REG_OUT_BCD[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \UART|REG_OUT_BCD[10]~29 (
// Equation(s):
// \UART|REG_OUT_BCD[10]~29_combout  = ((\UART|state_send.adder~q  & (\UART|REG_OUT_BCD[10]~27_combout  & \UART|REG_OUT_BCD[10]~28_combout ))) # (!\UART|REG_OUT_BCD[14]~11_combout )

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|REG_OUT_BCD[10]~27_combout ),
	.datac(\UART|REG_OUT_BCD[10]~28_combout ),
	.datad(\UART|REG_OUT_BCD[14]~11_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[10]~29 .lut_mask = 16'h80FF;
defparam \UART|REG_OUT_BCD[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \UART|REG_OUT_BCD[9]~39 (
// Equation(s):
// \UART|REG_OUT_BCD[9]~39_combout  = (\UART|REG_OUT_BCD[10]~29_combout  & ((\UART|REG_OUT_BCD [9]))) # (!\UART|REG_OUT_BCD[10]~29_combout  & (\UART|REG_OUT_BCD[9]~38_combout ))

	.dataa(\UART|REG_OUT_BCD[9]~38_combout ),
	.datab(gnd),
	.datac(\UART|REG_OUT_BCD [9]),
	.datad(\UART|REG_OUT_BCD[10]~29_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[9]~39 .lut_mask = 16'hF0AA;
defparam \UART|REG_OUT_BCD[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \UART|REG_OUT_BCD[9] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[9]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[9] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \UART|REG_OUT_BCD[10]~31 (
// Equation(s):
// \UART|REG_OUT_BCD[10]~31_combout  = (\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [10] $ (((\UART|REG_OUT_BCD [8]) # (\UART|REG_OUT_BCD [9]))))) # (!\UART|state_send.adder~q  & (((\UART|REG_OUT_BCD [9]))))

	.dataa(\UART|REG_OUT_BCD [8]),
	.datab(\UART|REG_OUT_BCD [9]),
	.datac(\UART|REG_OUT_BCD [10]),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[10]~31 .lut_mask = 16'h1ECC;
defparam \UART|REG_OUT_BCD[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \UART|REG_OUT_BCD[10]~32 (
// Equation(s):
// \UART|REG_OUT_BCD[10]~32_combout  = (\UART|Selector435~0_combout  & (\UART|REG_OUT_BCD [6] & ((\UART|state_send.switch~q )))) # (!\UART|Selector435~0_combout  & ((\UART|REG_OUT_BCD[10]~31_combout ) # ((\UART|REG_OUT_BCD [6] & \UART|state_send.switch~q 
// ))))

	.dataa(\UART|Selector435~0_combout ),
	.datab(\UART|REG_OUT_BCD [6]),
	.datac(\UART|REG_OUT_BCD[10]~31_combout ),
	.datad(\UART|state_send.switch~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[10]~32 .lut_mask = 16'hDC50;
defparam \UART|REG_OUT_BCD[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \UART|REG_OUT_BCD[10]~33 (
// Equation(s):
// \UART|REG_OUT_BCD[10]~33_combout  = (\UART|REG_OUT_BCD[10]~29_combout  & ((\UART|REG_OUT_BCD [10]))) # (!\UART|REG_OUT_BCD[10]~29_combout  & (\UART|REG_OUT_BCD[10]~32_combout ))

	.dataa(\UART|REG_OUT_BCD[10]~32_combout ),
	.datab(gnd),
	.datac(\UART|REG_OUT_BCD [10]),
	.datad(\UART|REG_OUT_BCD[10]~29_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[10]~33 .lut_mask = 16'hF0AA;
defparam \UART|REG_OUT_BCD[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \UART|REG_OUT_BCD[10] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[10] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~15 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~15_combout  = (\UART|REG_OUT_BCD[14]~14_combout  & (((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [10])) # (!\UART|Selector435~0_combout ))) # (!\UART|REG_OUT_BCD[14]~14_combout  & (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD 
// [10]))))

	.dataa(\UART|REG_OUT_BCD[14]~14_combout ),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Selector435~0_combout ),
	.datad(\UART|REG_OUT_BCD [10]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~15 .lut_mask = 16'hCE0A;
defparam \UART|REG_OUT_BCD[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~7 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~7_combout  = (!\UART|REG_OUT_BCD [35] & (((!\UART|REG_OUT_BCD [28] & !\UART|REG_OUT_BCD [29])) # (!\UART|REG_OUT_BCD [30])))

	.dataa(\UART|REG_OUT_BCD [28]),
	.datab(\UART|REG_OUT_BCD [29]),
	.datac(\UART|REG_OUT_BCD [30]),
	.datad(\UART|REG_OUT_BCD [35]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~7 .lut_mask = 16'h001F;
defparam \UART|REG_OUT_BCD[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \UART|Selector431~0 (
// Equation(s):
// \UART|Selector431~0_combout  = (\UART|REG_OUT_BCD [17] & ((\UART|state_send.shift~q ) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [14])))) # (!\UART|REG_OUT_BCD [17] & (\UART|state_send.switch~q  & (\UART|REG_OUT_BCD [14])))

	.dataa(\UART|REG_OUT_BCD [17]),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|REG_OUT_BCD [14]),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector431~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector431~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector431~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \UART|REG_OUT_BCD[18] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|Selector431~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[18] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~6 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~6_combout  = (!\UART|REG_OUT_BCD [31] & (((!\UART|REG_OUT_BCD [16] & !\UART|REG_OUT_BCD [17])) # (!\UART|REG_OUT_BCD [18])))

	.dataa(\UART|REG_OUT_BCD [16]),
	.datab(\UART|REG_OUT_BCD [17]),
	.datac(\UART|REG_OUT_BCD [18]),
	.datad(\UART|REG_OUT_BCD [31]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~6 .lut_mask = 16'h001F;
defparam \UART|REG_OUT_BCD[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~4 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~4_combout  = (!\UART|REG_OUT_BCD [15] & (((!\UART|REG_OUT_BCD [13] & !\UART|REG_OUT_BCD [12])) # (!\UART|REG_OUT_BCD [14])))

	.dataa(\UART|REG_OUT_BCD [15]),
	.datab(\UART|REG_OUT_BCD [13]),
	.datac(\UART|REG_OUT_BCD [14]),
	.datad(\UART|REG_OUT_BCD [12]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~4 .lut_mask = 16'h0515;
defparam \UART|REG_OUT_BCD[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~5 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~5_combout  = (!\UART|REG_OUT_BCD [19] & (((!\UART|REG_OUT_BCD [33] & !\UART|REG_OUT_BCD [32])) # (!\UART|REG_OUT_BCD [34])))

	.dataa(\UART|REG_OUT_BCD [34]),
	.datab(\UART|REG_OUT_BCD [19]),
	.datac(\UART|REG_OUT_BCD [33]),
	.datad(\UART|REG_OUT_BCD [32]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~5 .lut_mask = 16'h1113;
defparam \UART|REG_OUT_BCD[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~8 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~8_combout  = (\UART|REG_OUT_BCD[14]~7_combout  & (\UART|REG_OUT_BCD[14]~6_combout  & (\UART|REG_OUT_BCD[14]~4_combout  & \UART|REG_OUT_BCD[14]~5_combout )))

	.dataa(\UART|REG_OUT_BCD[14]~7_combout ),
	.datab(\UART|REG_OUT_BCD[14]~6_combout ),
	.datac(\UART|REG_OUT_BCD[14]~4_combout ),
	.datad(\UART|REG_OUT_BCD[14]~5_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~8 .lut_mask = 16'h8000;
defparam \UART|REG_OUT_BCD[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \UART|Selector404~0 (
// Equation(s):
// \UART|Selector404~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [41]) # ((\UART|REG_OUT_BCD [44] & \UART|state_send.shift~q )))) # (!\UART|state_send.switch~q  & (((\UART|REG_OUT_BCD [44] & \UART|state_send.shift~q ))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [41]),
	.datac(\UART|REG_OUT_BCD [44]),
	.datad(\UART|state_send.shift~q ),
	.cin(gnd),
	.combout(\UART|Selector404~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector404~0 .lut_mask = 16'hF888;
defparam \UART|Selector404~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \UART|REG_OUT_BCD[45] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector404~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [45]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[45] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \UART|Selector403~0 (
// Equation(s):
// \UART|Selector403~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [42]) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [45])))) # (!\UART|state_send.switch~q  & (\UART|state_send.shift~q  & (\UART|REG_OUT_BCD [45])))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [45]),
	.datad(\UART|REG_OUT_BCD [42]),
	.cin(gnd),
	.combout(\UART|Selector403~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector403~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector403~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N5
dffeas \UART|REG_OUT_BCD[46] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector403~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [46]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[46] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \UART|Selector402~0 (
// Equation(s):
// \UART|Selector402~0_combout  = (\UART|REG_OUT_BCD [46] & ((\UART|state_send.shift~q ) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [43])))) # (!\UART|REG_OUT_BCD [46] & (((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [43]))))

	.dataa(\UART|REG_OUT_BCD [46]),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|REG_OUT_BCD [43]),
	.cin(gnd),
	.combout(\UART|Selector402~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector402~0 .lut_mask = 16'hF888;
defparam \UART|Selector402~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \UART|REG_OUT_BCD[47] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector402~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [47]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[47] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~9 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~9_combout  = (!\UART|REG_OUT_BCD [47] & (((!\UART|REG_OUT_BCD [44] & !\UART|REG_OUT_BCD [45])) # (!\UART|REG_OUT_BCD [46])))

	.dataa(\UART|REG_OUT_BCD [46]),
	.datab(\UART|REG_OUT_BCD [44]),
	.datac(\UART|REG_OUT_BCD [45]),
	.datad(\UART|REG_OUT_BCD [47]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~9 .lut_mask = 16'h0057;
defparam \UART|REG_OUT_BCD[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~12 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~12_combout  = ((\UART|state_send.adder~q  & (\UART|REG_OUT_BCD[14]~8_combout  & \UART|REG_OUT_BCD[14]~9_combout ))) # (!\UART|REG_OUT_BCD[14]~11_combout )

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|REG_OUT_BCD[14]~8_combout ),
	.datac(\UART|REG_OUT_BCD[14]~9_combout ),
	.datad(\UART|REG_OUT_BCD[14]~11_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~12 .lut_mask = 16'h80FF;
defparam \UART|REG_OUT_BCD[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \UART|REG_OUT_BCD[14]~16 (
// Equation(s):
// \UART|REG_OUT_BCD[14]~16_combout  = (\UART|REG_OUT_BCD[14]~12_combout  & ((\UART|REG_OUT_BCD [14]))) # (!\UART|REG_OUT_BCD[14]~12_combout  & (\UART|REG_OUT_BCD[14]~15_combout ))

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD[14]~15_combout ),
	.datac(\UART|REG_OUT_BCD [14]),
	.datad(\UART|REG_OUT_BCD[14]~12_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14]~16 .lut_mask = 16'hF0CC;
defparam \UART|REG_OUT_BCD[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \UART|REG_OUT_BCD[14] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[14]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[14] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \UART|Add26~0 (
// Equation(s):
// \UART|Add26~0_combout  = \UART|REG_OUT_BCD [15] $ (((\UART|REG_OUT_BCD [14] & ((\UART|REG_OUT_BCD [13]) # (\UART|REG_OUT_BCD [12])))))

	.dataa(\UART|REG_OUT_BCD [15]),
	.datab(\UART|REG_OUT_BCD [14]),
	.datac(\UART|REG_OUT_BCD [13]),
	.datad(\UART|REG_OUT_BCD [12]),
	.cin(gnd),
	.combout(\UART|Add26~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add26~0 .lut_mask = 16'h666A;
defparam \UART|Add26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~3 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~3_combout  = (!\UART|Selector435~0_combout  & ((\UART|state_send.adder~q  & ((\UART|Add26~0_combout ))) # (!\UART|state_send.adder~q  & (\UART|REG_OUT_BCD [14]))))

	.dataa(\UART|state_send.adder~q ),
	.datab(\UART|Selector435~0_combout ),
	.datac(\UART|REG_OUT_BCD [14]),
	.datad(\UART|Add26~0_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~3 .lut_mask = 16'h3210;
defparam \UART|REG_OUT_BCD[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~2 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~2_combout  = (\UART|state_send.switch~q  & \UART|REG_OUT_BCD [11])

	.dataa(\UART|state_send.switch~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|REG_OUT_BCD [11]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~2 .lut_mask = 16'hAA00;
defparam \UART|REG_OUT_BCD[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \UART|REG_OUT_BCD[15]~13 (
// Equation(s):
// \UART|REG_OUT_BCD[15]~13_combout  = (\UART|REG_OUT_BCD[14]~12_combout  & (((\UART|REG_OUT_BCD [15])))) # (!\UART|REG_OUT_BCD[14]~12_combout  & ((\UART|REG_OUT_BCD[15]~3_combout ) # ((\UART|REG_OUT_BCD[15]~2_combout ))))

	.dataa(\UART|REG_OUT_BCD[15]~3_combout ),
	.datab(\UART|REG_OUT_BCD[15]~2_combout ),
	.datac(\UART|REG_OUT_BCD [15]),
	.datad(\UART|REG_OUT_BCD[14]~12_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15]~13 .lut_mask = 16'hF0EE;
defparam \UART|REG_OUT_BCD[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \UART|REG_OUT_BCD[15] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[15]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[15] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \UART|Selector430~0 (
// Equation(s):
// \UART|Selector430~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [15]) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [18])))) # (!\UART|state_send.switch~q  & (((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [18]))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [15]),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [18]),
	.cin(gnd),
	.combout(\UART|Selector430~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector430~0 .lut_mask = 16'hF888;
defparam \UART|Selector430~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \UART|REG_OUT_BCD[19] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector430~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [19]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[19] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \UART|Selector426~0 (
// Equation(s):
// \UART|Selector426~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [19]) # ((\UART|REG_OUT_BCD [22] & \UART|state_send.shift~q )))) # (!\UART|state_send.switch~q  & (\UART|REG_OUT_BCD [22] & (\UART|state_send.shift~q )))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [22]),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [19]),
	.cin(gnd),
	.combout(\UART|Selector426~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector426~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector426~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \UART|REG_OUT_BCD[23] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector426~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[23] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cycloneive_lcell_comb \UART|REG_OUT_BCD[7]~43 (
// Equation(s):
// \UART|REG_OUT_BCD[7]~43_combout  = (!\UART|REG_OUT_BCD [23] & (((!\UART|REG_OUT_BCD [36] & !\UART|REG_OUT_BCD [37])) # (!\UART|REG_OUT_BCD [38])))

	.dataa(\UART|REG_OUT_BCD [23]),
	.datab(\UART|REG_OUT_BCD [36]),
	.datac(\UART|REG_OUT_BCD [37]),
	.datad(\UART|REG_OUT_BCD [38]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[7]~43 .lut_mask = 16'h0155;
defparam \UART|REG_OUT_BCD[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \UART|REG_OUT_BCD[7]~44 (
// Equation(s):
// \UART|REG_OUT_BCD[7]~44_combout  = (!\UART|REG_OUT_BCD~40_combout  & (\UART|REG_OUT_BCD[7]~43_combout  & !\UART|REG_OUT_BCD [7]))

	.dataa(\UART|REG_OUT_BCD~40_combout ),
	.datab(gnd),
	.datac(\UART|REG_OUT_BCD[7]~43_combout ),
	.datad(\UART|REG_OUT_BCD [7]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[7]~44 .lut_mask = 16'h0050;
defparam \UART|REG_OUT_BCD[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \UART|REG_OUT_BCD[7]~45 (
// Equation(s):
// \UART|REG_OUT_BCD[7]~45_combout  = (!\UART|REG_OUT_BCD [39] & (((!\UART|REG_OUT_BCD [20] & !\UART|REG_OUT_BCD [21])) # (!\UART|REG_OUT_BCD [22])))

	.dataa(\UART|REG_OUT_BCD [22]),
	.datab(\UART|REG_OUT_BCD [20]),
	.datac(\UART|REG_OUT_BCD [21]),
	.datad(\UART|REG_OUT_BCD [39]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[7]~45 .lut_mask = 16'h0057;
defparam \UART|REG_OUT_BCD[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \UART|REG_OUT_BCD[7]~46 (
// Equation(s):
// \UART|REG_OUT_BCD[7]~46_combout  = ((\UART|REG_OUT_BCD[7]~44_combout  & (\UART|REG_OUT_BCD[7]~45_combout  & \UART|state_send.adder~q ))) # (!\UART|REG_OUT_BCD[14]~11_combout )

	.dataa(\UART|REG_OUT_BCD[7]~44_combout ),
	.datab(\UART|REG_OUT_BCD[7]~45_combout ),
	.datac(\UART|REG_OUT_BCD[14]~11_combout ),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[7]~46 .lut_mask = 16'h8F0F;
defparam \UART|REG_OUT_BCD[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \UART|REG_OUT_BCD[4]~53 (
// Equation(s):
// \UART|REG_OUT_BCD[4]~53_combout  = (\UART|REG_OUT_BCD[7]~46_combout  & (((\UART|REG_OUT_BCD [4])))) # (!\UART|REG_OUT_BCD[7]~46_combout  & ((\UART|REG_OUT_BCD[4]~51_combout ) # ((\UART|REG_OUT_BCD[4]~52_combout ))))

	.dataa(\UART|REG_OUT_BCD[4]~51_combout ),
	.datab(\UART|REG_OUT_BCD[4]~52_combout ),
	.datac(\UART|REG_OUT_BCD [4]),
	.datad(\UART|REG_OUT_BCD[7]~46_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[4]~53 .lut_mask = 16'hF0EE;
defparam \UART|REG_OUT_BCD[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \UART|REG_OUT_BCD[4] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[4]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[4] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \UART|REG_OUT_BCD[8]~34 (
// Equation(s):
// \UART|REG_OUT_BCD[8]~34_combout  = (\UART|state_send.adder~q  & (!\UART|REG_OUT_BCD [8])) # (!\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [7])))

	.dataa(\UART|REG_OUT_BCD [8]),
	.datab(\UART|REG_OUT_BCD [7]),
	.datac(gnd),
	.datad(\UART|state_send.adder~q ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[8]~34 .lut_mask = 16'h55CC;
defparam \UART|REG_OUT_BCD[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \UART|REG_OUT_BCD[8]~35 (
// Equation(s):
// \UART|REG_OUT_BCD[8]~35_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [4]) # ((!\UART|Selector435~0_combout  & \UART|REG_OUT_BCD[8]~34_combout )))) # (!\UART|state_send.switch~q  & (((!\UART|Selector435~0_combout  & 
// \UART|REG_OUT_BCD[8]~34_combout ))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [4]),
	.datac(\UART|Selector435~0_combout ),
	.datad(\UART|REG_OUT_BCD[8]~34_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[8]~35 .lut_mask = 16'h8F88;
defparam \UART|REG_OUT_BCD[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \UART|REG_OUT_BCD[8]~36 (
// Equation(s):
// \UART|REG_OUT_BCD[8]~36_combout  = (\UART|REG_OUT_BCD[10]~29_combout  & ((\UART|REG_OUT_BCD [8]))) # (!\UART|REG_OUT_BCD[10]~29_combout  & (\UART|REG_OUT_BCD[8]~35_combout ))

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD[8]~35_combout ),
	.datac(\UART|REG_OUT_BCD [8]),
	.datad(\UART|REG_OUT_BCD[10]~29_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[8]~36 .lut_mask = 16'hF0CC;
defparam \UART|REG_OUT_BCD[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \UART|REG_OUT_BCD[8] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[8] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \UART|REG_OUT_BCD[12]~17 (
// Equation(s):
// \UART|REG_OUT_BCD[12]~17_combout  = (\UART|state_send.adder~q  & (!\UART|REG_OUT_BCD [12])) # (!\UART|state_send.adder~q  & ((\UART|REG_OUT_BCD [11])))

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD [12]),
	.datac(\UART|state_send.adder~q ),
	.datad(\UART|REG_OUT_BCD [11]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[12]~17 .lut_mask = 16'h3F30;
defparam \UART|REG_OUT_BCD[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \UART|REG_OUT_BCD[12]~18 (
// Equation(s):
// \UART|REG_OUT_BCD[12]~18_combout  = (\UART|REG_OUT_BCD [8] & ((\UART|state_send.switch~q ) # ((!\UART|Selector435~0_combout  & \UART|REG_OUT_BCD[12]~17_combout )))) # (!\UART|REG_OUT_BCD [8] & (!\UART|Selector435~0_combout  & 
// ((\UART|REG_OUT_BCD[12]~17_combout ))))

	.dataa(\UART|REG_OUT_BCD [8]),
	.datab(\UART|Selector435~0_combout ),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|REG_OUT_BCD[12]~17_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[12]~18 .lut_mask = 16'hB3A0;
defparam \UART|REG_OUT_BCD[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \UART|REG_OUT_BCD[12]~19 (
// Equation(s):
// \UART|REG_OUT_BCD[12]~19_combout  = (\UART|REG_OUT_BCD[14]~12_combout  & ((\UART|REG_OUT_BCD [12]))) # (!\UART|REG_OUT_BCD[14]~12_combout  & (\UART|REG_OUT_BCD[12]~18_combout ))

	.dataa(\UART|REG_OUT_BCD[12]~18_combout ),
	.datab(gnd),
	.datac(\UART|REG_OUT_BCD [12]),
	.datad(\UART|REG_OUT_BCD[14]~12_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[12]~19 .lut_mask = 16'hF0AA;
defparam \UART|REG_OUT_BCD[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \UART|REG_OUT_BCD[12] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[12]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[12] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \UART|REG_OUT_BCD[13]~20 (
// Equation(s):
// \UART|REG_OUT_BCD[13]~20_combout  = \UART|REG_OUT_BCD [12] $ (((\UART|state_send.adder~q  & !\UART|REG_OUT_BCD [13])))

	.dataa(\UART|state_send.adder~q ),
	.datab(gnd),
	.datac(\UART|REG_OUT_BCD [13]),
	.datad(\UART|REG_OUT_BCD [12]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[13]~20 .lut_mask = 16'hF50A;
defparam \UART|REG_OUT_BCD[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \UART|REG_OUT_BCD[13]~21 (
// Equation(s):
// \UART|REG_OUT_BCD[13]~21_combout  = (\UART|REG_OUT_BCD[13]~20_combout  & (((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [9])) # (!\UART|Selector435~0_combout ))) # (!\UART|REG_OUT_BCD[13]~20_combout  & (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD 
// [9]))))

	.dataa(\UART|REG_OUT_BCD[13]~20_combout ),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|Selector435~0_combout ),
	.datad(\UART|REG_OUT_BCD [9]),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[13]~21 .lut_mask = 16'hCE0A;
defparam \UART|REG_OUT_BCD[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \UART|REG_OUT_BCD[13]~22 (
// Equation(s):
// \UART|REG_OUT_BCD[13]~22_combout  = (\UART|REG_OUT_BCD[14]~12_combout  & ((\UART|REG_OUT_BCD [13]))) # (!\UART|REG_OUT_BCD[14]~12_combout  & (\UART|REG_OUT_BCD[13]~21_combout ))

	.dataa(gnd),
	.datab(\UART|REG_OUT_BCD[13]~21_combout ),
	.datac(\UART|REG_OUT_BCD [13]),
	.datad(\UART|REG_OUT_BCD[14]~12_combout ),
	.cin(gnd),
	.combout(\UART|REG_OUT_BCD[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \UART|REG_OUT_BCD[13]~22 .lut_mask = 16'hF0CC;
defparam \UART|REG_OUT_BCD[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \UART|REG_OUT_BCD[13] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|REG_OUT_BCD[13]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[13] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cycloneive_lcell_comb \UART|Selector432~0 (
// Equation(s):
// \UART|Selector432~0_combout  = (\UART|REG_OUT_BCD [13] & ((\UART|state_send.switch~q ) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [16])))) # (!\UART|REG_OUT_BCD [13] & (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [16]))))

	.dataa(\UART|REG_OUT_BCD [13]),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|REG_OUT_BCD [16]),
	.cin(gnd),
	.combout(\UART|Selector432~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector432~0 .lut_mask = 16'hECA0;
defparam \UART|Selector432~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \UART|REG_OUT_BCD[17] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector432~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [17]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[17] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \UART|Selector428~0 (
// Equation(s):
// \UART|Selector428~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [17]) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [20])))) # (!\UART|state_send.switch~q  & (((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [20]))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [17]),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [20]),
	.cin(gnd),
	.combout(\UART|Selector428~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector428~0 .lut_mask = 16'hF888;
defparam \UART|Selector428~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \UART|REG_OUT_BCD[21] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector428~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[21] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \UART|Selector427~0 (
// Equation(s):
// \UART|Selector427~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [18]) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [21])))) # (!\UART|state_send.switch~q  & (\UART|state_send.shift~q  & (\UART|REG_OUT_BCD [21])))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [21]),
	.datad(\UART|REG_OUT_BCD [18]),
	.cin(gnd),
	.combout(\UART|Selector427~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector427~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector427~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \UART|REG_OUT_BCD[22] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector427~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[22] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \UART|Selector423~0 (
// Equation(s):
// \UART|Selector423~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [22]) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [25])))) # (!\UART|state_send.switch~q  & (((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [25]))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|REG_OUT_BCD [22]),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [25]),
	.cin(gnd),
	.combout(\UART|Selector423~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector423~0 .lut_mask = 16'hF888;
defparam \UART|Selector423~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \UART|REG_OUT_BCD[26] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector423~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[26] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cycloneive_lcell_comb \UART|Selector419~0 (
// Equation(s):
// \UART|Selector419~0_combout  = (\UART|REG_OUT_BCD [26] & ((\UART|state_send.switch~q ) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [29])))) # (!\UART|REG_OUT_BCD [26] & (((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [29]))))

	.dataa(\UART|REG_OUT_BCD [26]),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [29]),
	.cin(gnd),
	.combout(\UART|Selector419~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector419~0 .lut_mask = 16'hF888;
defparam \UART|Selector419~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N15
dffeas \UART|REG_OUT_BCD[30] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector419~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [30]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[30] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cycloneive_lcell_comb \UART|Selector415~0 (
// Equation(s):
// \UART|Selector415~0_combout  = (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [33]) # ((\UART|REG_OUT_BCD [30] & \UART|state_send.switch~q )))) # (!\UART|state_send.shift~q  & (\UART|REG_OUT_BCD [30] & (\UART|state_send.switch~q )))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|REG_OUT_BCD [30]),
	.datac(\UART|state_send.switch~q ),
	.datad(\UART|REG_OUT_BCD [33]),
	.cin(gnd),
	.combout(\UART|Selector415~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector415~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector415~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \UART|REG_OUT_BCD[34] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector415~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [34]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[34] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \UART|Selector414~0 (
// Equation(s):
// \UART|Selector414~0_combout  = (\UART|REG_OUT_BCD [34] & ((\UART|state_send.shift~q ) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [31])))) # (!\UART|REG_OUT_BCD [34] & (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [31]))))

	.dataa(\UART|REG_OUT_BCD [34]),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [31]),
	.cin(gnd),
	.combout(\UART|Selector414~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector414~0 .lut_mask = 16'hECA0;
defparam \UART|Selector414~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \UART|REG_OUT_BCD[35] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector414~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [35]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[35] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \UART|Selector413~0 (
// Equation(s):
// \UART|Selector413~0_combout  = (\UART|REG_OUT_BCD [35] & ((\UART|state_send.shift~q ) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [32])))) # (!\UART|REG_OUT_BCD [35] & (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [32]))))

	.dataa(\UART|REG_OUT_BCD [35]),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|state_send.shift~q ),
	.datad(\UART|REG_OUT_BCD [32]),
	.cin(gnd),
	.combout(\UART|Selector413~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector413~0 .lut_mask = 16'hECA0;
defparam \UART|Selector413~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \UART|REG_OUT_BCD[36] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector413~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [36]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[36] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \UART|Selector409~0 (
// Equation(s):
// \UART|Selector409~0_combout  = (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [39]) # ((\UART|state_send.switch~q  & \UART|REG_OUT_BCD [36])))) # (!\UART|state_send.shift~q  & (\UART|state_send.switch~q  & (\UART|REG_OUT_BCD [36])))

	.dataa(\UART|state_send.shift~q ),
	.datab(\UART|state_send.switch~q ),
	.datac(\UART|REG_OUT_BCD [36]),
	.datad(\UART|REG_OUT_BCD [39]),
	.cin(gnd),
	.combout(\UART|Selector409~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector409~0 .lut_mask = 16'hEAC0;
defparam \UART|Selector409~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \UART|REG_OUT_BCD[40] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector409~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [40]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[40] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \UART|Selector405~0 (
// Equation(s):
// \UART|Selector405~0_combout  = (\UART|state_send.switch~q  & ((\UART|REG_OUT_BCD [40]) # ((\UART|state_send.shift~q  & \UART|REG_OUT_BCD [43])))) # (!\UART|state_send.switch~q  & (\UART|state_send.shift~q  & ((\UART|REG_OUT_BCD [43]))))

	.dataa(\UART|state_send.switch~q ),
	.datab(\UART|state_send.shift~q ),
	.datac(\UART|REG_OUT_BCD [40]),
	.datad(\UART|REG_OUT_BCD [43]),
	.cin(gnd),
	.combout(\UART|Selector405~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector405~0 .lut_mask = 16'hECA0;
defparam \UART|Selector405~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \UART|REG_OUT_BCD[44] (
	.clk(\UART|clk_send~clkctrl_outclk ),
	.d(\UART|Selector405~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|REG_OUT_BCD[39]~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|REG_OUT_BCD [44]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|REG_OUT_BCD[44] .is_wysiwyg = "true";
defparam \UART|REG_OUT_BCD[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux5~0 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux5~0_combout  = (\UART|REG_OUT_BCD [45] & (((\UART|REG_OUT_BCD [44] & !\UART|REG_OUT_BCD [46])) # (!\UART|REG_OUT_BCD [47]))) # (!\UART|REG_OUT_BCD [45] & (!\UART|REG_OUT_BCD [44] & (\UART|REG_OUT_BCD [47] & \UART|REG_OUT_BCD 
// [46])))

	.dataa(\UART|REG_OUT_BCD [44]),
	.datab(\UART|REG_OUT_BCD [45]),
	.datac(\UART|REG_OUT_BCD [47]),
	.datad(\UART|REG_OUT_BCD [46]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux5~0 .lut_mask = 16'h1C8C;
defparam \UART|CONVERT_TO_ASCII|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \UART|UART|transmitter|neg_tx_int (
// Equation(s):
// \UART|UART|transmitter|neg_tx_int~combout  = (\UART|UART|transmitter|tx_int2~q  & !\UART|UART|transmitter|tx_int1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART|transmitter|tx_int2~q ),
	.datad(\UART|UART|transmitter|tx_int1~q ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|neg_tx_int~combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|neg_tx_int .lut_mask = 16'h00F0;
defparam \UART|UART|transmitter|neg_tx_int .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \UART|UART|transmitter|tx_data_i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[1] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux6~0 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux6~0_combout  = (\UART|REG_OUT_BCD [44]) # ((\UART|REG_OUT_BCD [47] & ((\UART|REG_OUT_BCD [45]) # (\UART|REG_OUT_BCD [46]))))

	.dataa(\UART|REG_OUT_BCD [44]),
	.datab(\UART|REG_OUT_BCD [45]),
	.datac(\UART|REG_OUT_BCD [47]),
	.datad(\UART|REG_OUT_BCD [46]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux6~0 .lut_mask = 16'hFAEA;
defparam \UART|CONVERT_TO_ASCII|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N7
dffeas \UART|UART|transmitter|tx_data_i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[0] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux4~0 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux4~0_combout  = (\UART|REG_OUT_BCD [44] & (((\UART|REG_OUT_BCD [46])))) # (!\UART|REG_OUT_BCD [44] & ((\UART|REG_OUT_BCD [47] & (\UART|REG_OUT_BCD [45])) # (!\UART|REG_OUT_BCD [47] & ((\UART|REG_OUT_BCD [46])))))

	.dataa(\UART|REG_OUT_BCD [44]),
	.datab(\UART|REG_OUT_BCD [45]),
	.datac(\UART|REG_OUT_BCD [47]),
	.datad(\UART|REG_OUT_BCD [46]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux4~0 .lut_mask = 16'hEF40;
defparam \UART|CONVERT_TO_ASCII|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \UART|UART|transmitter|tx_data_i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[2] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \UART|UART|transmitter|rs232_tx_r~1 (
// Equation(s):
// \UART|UART|transmitter|rs232_tx_r~1_combout  = (\UART|UART|transmitter|num [0] & ((\UART|UART|transmitter|num [1] & ((\UART|UART|transmitter|tx_data_i [2]))) # (!\UART|UART|transmitter|num [1] & (\UART|UART|transmitter|tx_data_i [0]))))

	.dataa(\UART|UART|transmitter|num [1]),
	.datab(\UART|UART|transmitter|num [0]),
	.datac(\UART|UART|transmitter|tx_data_i [0]),
	.datad(\UART|UART|transmitter|tx_data_i [2]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|rs232_tx_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r~1 .lut_mask = 16'hC840;
defparam \UART|UART|transmitter|rs232_tx_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \UART|UART|transmitter|rs232_tx_r~2 (
// Equation(s):
// \UART|UART|transmitter|rs232_tx_r~2_combout  = (\UART|UART|transmitter|rs232_tx_r~1_combout ) # ((\UART|UART|transmitter|num [1] & (!\UART|UART|transmitter|num [0] & \UART|UART|transmitter|tx_data_i [1])))

	.dataa(\UART|UART|transmitter|num [1]),
	.datab(\UART|UART|transmitter|num [0]),
	.datac(\UART|UART|transmitter|tx_data_i [1]),
	.datad(\UART|UART|transmitter|rs232_tx_r~1_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|rs232_tx_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r~2 .lut_mask = 16'hFF20;
defparam \UART|UART|transmitter|rs232_tx_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux1~2 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux1~2_combout  = (\UART|REG_OUT_BCD [47] & \UART|REG_OUT_BCD [46])

	.dataa(\UART|REG_OUT_BCD [47]),
	.datab(\UART|REG_OUT_BCD [46]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux1~2 .lut_mask = 16'h8888;
defparam \UART|CONVERT_TO_ASCII|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \UART|UART|transmitter|tx_data_i[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[6] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux2~0 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux2~0_combout  = ((!\UART|REG_OUT_BCD [45] & ((!\UART|REG_OUT_BCD [46]) # (!\UART|REG_OUT_BCD [44])))) # (!\UART|REG_OUT_BCD [47])

	.dataa(\UART|REG_OUT_BCD [44]),
	.datab(\UART|REG_OUT_BCD [45]),
	.datac(\UART|REG_OUT_BCD [47]),
	.datad(\UART|REG_OUT_BCD [46]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux2~0 .lut_mask = 16'h1F3F;
defparam \UART|CONVERT_TO_ASCII|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \UART|UART|transmitter|tx_data_i[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[4] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux1~1 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux1~1_combout  = (!\UART|REG_OUT_BCD [46] & \UART|REG_OUT_BCD [47])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REG_OUT_BCD [46]),
	.datad(\UART|REG_OUT_BCD [47]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux1~1 .lut_mask = 16'h0F00;
defparam \UART|CONVERT_TO_ASCII|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \UART|UART|transmitter|tx_data_i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[3] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \UART|UART|transmitter|Mux0~0 (
// Equation(s):
// \UART|UART|transmitter|Mux0~0_combout  = (\UART|UART|transmitter|num [1] & (\UART|UART|transmitter|num [0])) # (!\UART|UART|transmitter|num [1] & ((\UART|UART|transmitter|num [0] & (\UART|UART|transmitter|tx_data_i [4])) # (!\UART|UART|transmitter|num [0] 
// & ((\UART|UART|transmitter|tx_data_i [3])))))

	.dataa(\UART|UART|transmitter|num [1]),
	.datab(\UART|UART|transmitter|num [0]),
	.datac(\UART|UART|transmitter|tx_data_i [4]),
	.datad(\UART|UART|transmitter|tx_data_i [3]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|Mux0~0 .lut_mask = 16'hD9C8;
defparam \UART|UART|transmitter|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \UART|CONVERT_TO_ASCII|Mux1~0 (
// Equation(s):
// \UART|CONVERT_TO_ASCII|Mux1~0_combout  = (!\UART|REG_OUT_BCD [46]) # (!\UART|REG_OUT_BCD [47])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|REG_OUT_BCD [47]),
	.datad(\UART|REG_OUT_BCD [46]),
	.cin(gnd),
	.combout(\UART|CONVERT_TO_ASCII|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|CONVERT_TO_ASCII|Mux1~0 .lut_mask = 16'h0FFF;
defparam \UART|CONVERT_TO_ASCII|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \UART|UART|transmitter|tx_data_i[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|CONVERT_TO_ASCII|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART|transmitter|neg_tx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|tx_data_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|tx_data_i[5] .is_wysiwyg = "true";
defparam \UART|UART|transmitter|tx_data_i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \UART|UART|transmitter|Mux0~1 (
// Equation(s):
// \UART|UART|transmitter|Mux0~1_combout  = (\UART|UART|transmitter|num [1] & ((\UART|UART|transmitter|Mux0~0_combout  & (\UART|UART|transmitter|tx_data_i [6])) # (!\UART|UART|transmitter|Mux0~0_combout  & ((\UART|UART|transmitter|tx_data_i [5]))))) # 
// (!\UART|UART|transmitter|num [1] & (((\UART|UART|transmitter|Mux0~0_combout ))))

	.dataa(\UART|UART|transmitter|num [1]),
	.datab(\UART|UART|transmitter|tx_data_i [6]),
	.datac(\UART|UART|transmitter|Mux0~0_combout ),
	.datad(\UART|UART|transmitter|tx_data_i [5]),
	.cin(gnd),
	.combout(\UART|UART|transmitter|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|Mux0~1 .lut_mask = 16'hDAD0;
defparam \UART|UART|transmitter|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \UART|UART|transmitter|rs232_tx_r~3 (
// Equation(s):
// \UART|UART|transmitter|rs232_tx_r~3_combout  = (\UART|UART|transmitter|rs232_tx_r~0_combout ) # ((\UART|UART|transmitter|num [2] & ((\UART|UART|transmitter|Mux0~1_combout ))) # (!\UART|UART|transmitter|num [2] & 
// (\UART|UART|transmitter|rs232_tx_r~2_combout )))

	.dataa(\UART|UART|transmitter|num [2]),
	.datab(\UART|UART|transmitter|rs232_tx_r~0_combout ),
	.datac(\UART|UART|transmitter|rs232_tx_r~2_combout ),
	.datad(\UART|UART|transmitter|Mux0~1_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|rs232_tx_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r~3 .lut_mask = 16'hFEDC;
defparam \UART|UART|transmitter|rs232_tx_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \UART|UART|transmitter|rs232_tx_r~4 (
// Equation(s):
// \UART|UART|transmitter|rs232_tx_r~4_combout  = (\UART|UART|transmitter|tx_en~q  & ((\UART|UART|speed_tx|clk_bps_r~q  & ((!\UART|UART|transmitter|rs232_tx_r~3_combout ))) # (!\UART|UART|speed_tx|clk_bps_r~q  & (\UART|UART|transmitter|rs232_tx_r~q )))) # 
// (!\UART|UART|transmitter|tx_en~q  & (((\UART|UART|transmitter|rs232_tx_r~q ))))

	.dataa(\UART|UART|transmitter|tx_en~q ),
	.datab(\UART|UART|speed_tx|clk_bps_r~q ),
	.datac(\UART|UART|transmitter|rs232_tx_r~q ),
	.datad(\UART|UART|transmitter|rs232_tx_r~3_combout ),
	.cin(gnd),
	.combout(\UART|UART|transmitter|rs232_tx_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r~4 .lut_mask = 16'h70F8;
defparam \UART|UART|transmitter|rs232_tx_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N5
dffeas \UART|UART|transmitter|rs232_tx_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART|UART|transmitter|rs232_tx_r~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART|transmitter|rs232_tx_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART|transmitter|rs232_tx_r .is_wysiwyg = "true";
defparam \UART|UART|transmitter|rs232_tx_r .power_up = "low";
// synopsys translate_on

assign Seven_Segment[0] = \Seven_Segment[0]~output_o ;

assign Seven_Segment[1] = \Seven_Segment[1]~output_o ;

assign Seven_Segment[2] = \Seven_Segment[2]~output_o ;

assign Seven_Segment[3] = \Seven_Segment[3]~output_o ;

assign Seven_Segment[4] = \Seven_Segment[4]~output_o ;

assign Seven_Segment[5] = \Seven_Segment[5]~output_o ;

assign Seven_Segment[6] = \Seven_Segment[6]~output_o ;

assign Seven_Segment[7] = \Seven_Segment[7]~output_o ;

assign Digit_SS[0] = \Digit_SS[0]~output_o ;

assign Digit_SS[1] = \Digit_SS[1]~output_o ;

assign Digit_SS[2] = \Digit_SS[2]~output_o ;

assign Digit_SS[3] = \Digit_SS[3]~output_o ;

assign led1 = \led1~output_o ;

assign led2 = \led2~output_o ;

assign led3 = \led3~output_o ;

assign led4 = \led4~output_o ;

assign rs232_tx = \rs232_tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
