{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510768084061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510768084061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 12:48:03 2017 " "Processing started: Wed Nov 15 12:48:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510768084061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768084061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_10 -c Lab_10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_10 -c Lab_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768084061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510768084532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510768084532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab_10-Lab " "Found design unit 1: Lab_10-Lab" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768095430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab_10 " "Found entity 1: Lab_10" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510768095430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_10 " "Elaborating entity \"Lab_10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LT Lab_10.vhd(23) " "VHDL Process Statement warning at Lab_10.vhd(23): inferring latch(es) for signal or variable \"LT\", which holds its previous value in one or more paths through the process" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GT Lab_10.vhd(23) " "VHDL Process Statement warning at Lab_10.vhd(23): inferring latch(es) for signal or variable \"GT\", which holds its previous value in one or more paths through the process" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EQ Lab_10.vhd(23) " "VHDL Process Statement warning at Lab_10.vhd(23): inferring latch(es) for signal or variable \"EQ\", which holds its previous value in one or more paths through the process" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[0\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[0\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[1\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[1\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[2\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[2\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[3\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[3\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[4\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[4\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[5\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[5\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ\[6\] Lab_10.vhd(23) " "Inferred latch for \"EQ\[6\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[0\] Lab_10.vhd(23) " "Inferred latch for \"GT\[0\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[1\] Lab_10.vhd(23) " "Inferred latch for \"GT\[1\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[2\] Lab_10.vhd(23) " "Inferred latch for \"GT\[2\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[3\] Lab_10.vhd(23) " "Inferred latch for \"GT\[3\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[4\] Lab_10.vhd(23) " "Inferred latch for \"GT\[4\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[5\] Lab_10.vhd(23) " "Inferred latch for \"GT\[5\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GT\[6\] Lab_10.vhd(23) " "Inferred latch for \"GT\[6\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[0\] Lab_10.vhd(23) " "Inferred latch for \"LT\[0\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[1\] Lab_10.vhd(23) " "Inferred latch for \"LT\[1\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[2\] Lab_10.vhd(23) " "Inferred latch for \"LT\[2\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[3\] Lab_10.vhd(23) " "Inferred latch for \"LT\[3\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[4\] Lab_10.vhd(23) " "Inferred latch for \"LT\[4\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[5\] Lab_10.vhd(23) " "Inferred latch for \"LT\[5\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LT\[6\] Lab_10.vhd(23) " "Inferred latch for \"LT\[6\]\" at Lab_10.vhd(23)" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768095462 "|Lab_10"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LT\[0\] VCC " "Pin \"LT\[0\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768096007 "|Lab_10|LT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT\[1\] VCC " "Pin \"LT\[1\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768096007 "|Lab_10|LT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT\[2\] VCC " "Pin \"LT\[2\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768096007 "|Lab_10|LT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT\[6\] VCC " "Pin \"LT\[6\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768096007 "|Lab_10|LT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GT\[1\] VCC " "Pin \"GT\[1\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768096007 "|Lab_10|GT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EQ\[1\] VCC " "Pin \"EQ\[1\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768096007 "|Lab_10|EQ[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EQ\[2\] VCC " "Pin \"EQ\[2\]\" is stuck at VCC" {  } { { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510768096007 "|Lab_10|EQ[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510768096007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510768096090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510768096431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510768096431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510768096510 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510768096510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510768096510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510768096510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "954 " "Peak virtual memory: 954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510768096561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 12:48:16 2017 " "Processing ended: Wed Nov 15 12:48:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510768096561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510768096561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510768096561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510768096561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1510768097841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510768097857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 12:48:17 2017 " "Processing started: Wed Nov 15 12:48:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510768097857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510768097857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab_10 -c Lab_10 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab_10 -c Lab_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510768097857 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510768097971 ""}
{ "Info" "0" "" "Project  = Lab_10" {  } {  } 0 0 "Project  = Lab_10" 0 0 "Fitter" 0 0 1510768097971 ""}
{ "Info" "0" "" "Revision = Lab_10" {  } {  } 0 0 "Revision = Lab_10" 0 0 "Fitter" 0 0 1510768097971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1510768098191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1510768098191 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab_10 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Lab_10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510768098207 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510768098274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510768098274 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510768098745 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510768098760 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_W16 IOPAD_X52_Y0_N17 " "Can't place multiple pins assigned to pin location Pin_W16 (IOPAD_X52_Y0_N17)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EQ\[0\] Pin_W16 IOPAD_X52_Y0_N17 " "Pin EQ\[0\] is assigned to pin location Pin_W16 (IOPAD_X52_Y0_N17)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { EQ[0] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EQ\[1\] Pin_W16 IOPAD_X52_Y0_N17 " "Pin EQ\[1\] is assigned to pin location Pin_W16 (IOPAD_X52_Y0_N17)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { EQ[1] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EQ\[2\] Pin_W16 IOPAD_X52_Y0_N17 " "Pin EQ\[2\] is assigned to pin location Pin_W16 (IOPAD_X52_Y0_N17)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { EQ[2] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EQ\[3\] Pin_W16 IOPAD_X52_Y0_N17 " "Pin EQ\[3\] is assigned to pin location Pin_W16 (IOPAD_X52_Y0_N17)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { EQ[3] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EQ\[4\] Pin_W16 IOPAD_X52_Y0_N17 " "Pin EQ\[4\] is assigned to pin location Pin_W16 (IOPAD_X52_Y0_N17)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { EQ[4] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EQ\[5\] Pin_W16 IOPAD_X52_Y0_N17 " "Pin EQ\[5\] is assigned to pin location Pin_W16 (IOPAD_X52_Y0_N17)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { EQ[5] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "EQ\[6\] Pin_W16 IOPAD_X52_Y0_N17 " "Pin EQ\[6\] is assigned to pin location Pin_W16 (IOPAD_X52_Y0_N17)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { EQ[6] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 10 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1510768098843 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_V16 IOPAD_X52_Y0_N0 " "Can't place multiple pins assigned to pin location Pin_V16 (IOPAD_X52_Y0_N0)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "GT\[0\] Pin_V16 IOPAD_X52_Y0_N0 " "Pin GT\[0\] is assigned to pin location Pin_V16 (IOPAD_X52_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GT[0] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 24 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "GT\[1\] Pin_V16 IOPAD_X52_Y0_N0 " "Pin GT\[1\] is assigned to pin location Pin_V16 (IOPAD_X52_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GT[1] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 25 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "GT\[2\] Pin_V16 IOPAD_X52_Y0_N0 " "Pin GT\[2\] is assigned to pin location Pin_V16 (IOPAD_X52_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GT[2] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 26 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "GT\[3\] Pin_V16 IOPAD_X52_Y0_N0 " "Pin GT\[3\] is assigned to pin location Pin_V16 (IOPAD_X52_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GT[3] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 27 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "GT\[4\] Pin_V16 IOPAD_X52_Y0_N0 " "Pin GT\[4\] is assigned to pin location Pin_V16 (IOPAD_X52_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GT[4] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "GT\[5\] Pin_V16 IOPAD_X52_Y0_N0 " "Pin GT\[5\] is assigned to pin location Pin_V16 (IOPAD_X52_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GT[5] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 29 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "GT\[6\] Pin_V16 IOPAD_X52_Y0_N0 " "Pin GT\[6\] is assigned to pin location Pin_V16 (IOPAD_X52_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GT[6] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1510768098843 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_V17 IOPAD_X60_Y0_N0 " "Can't place multiple pins assigned to pin location Pin_V17 (IOPAD_X60_Y0_N0)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "LT\[0\] Pin_V17 IOPAD_X60_Y0_N0 " "Pin LT\[0\] is assigned to pin location Pin_V17 (IOPAD_X60_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LT[0] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 19 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "LT\[1\] Pin_V17 IOPAD_X60_Y0_N0 " "Pin LT\[1\] is assigned to pin location Pin_V17 (IOPAD_X60_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LT[1] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 20 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "LT\[2\] Pin_V17 IOPAD_X60_Y0_N0 " "Pin LT\[2\] is assigned to pin location Pin_V17 (IOPAD_X60_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LT[2] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 21 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "LT\[3\] Pin_V17 IOPAD_X60_Y0_N0 " "Pin LT\[3\] is assigned to pin location Pin_V17 (IOPAD_X60_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LT[3] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 22 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "LT\[4\] Pin_V17 IOPAD_X60_Y0_N0 " "Pin LT\[4\] is assigned to pin location Pin_V17 (IOPAD_X60_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LT[4] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 23 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "LT\[5\] Pin_V17 IOPAD_X60_Y0_N0 " "Pin LT\[5\] is assigned to pin location Pin_V17 (IOPAD_X60_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LT[5] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 9 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "LT\[6\] Pin_V17 IOPAD_X60_Y0_N0 " "Pin LT\[6\] is assigned to pin location Pin_V17 (IOPAD_X60_Y0_N0)" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LT[6] } } } { "Lab_10.vhd" "" { Text "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/Lab_10.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/wsuge/Desktop/IUPUI Fall 2017/ECET 109/Labs/Lab_10/" { { 0 { 0 ""} 0 8 14046 14942 0 0 ""}  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1510768098843 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1510768098843 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510768098843 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1510768098874 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 4 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1265 " "Peak virtual memory: 1265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510768099046 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 15 12:48:19 2017 " "Processing ended: Wed Nov 15 12:48:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510768099046 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510768099046 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510768099046 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510768099046 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510768099714 ""}
