
---------- Begin Simulation Statistics ----------
final_tick                               2358767059000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277186                       # Simulator instruction rate (inst/s)
host_mem_usage                                 815612                       # Number of bytes of host memory used
host_op_rate                                   702459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7576.14                       # Real time elapsed on the host
host_tick_rate                              122828457                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000005                       # Number of instructions simulated
sim_ops                                    5321931845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.930566                       # Number of seconds simulated
sim_ticks                                930566155000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                  1161                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       675855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1351674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     30781169                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    518511177                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    207700737                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    294084590                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     86383853                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     587667494                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      29259233                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     22159981                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2649291358                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      992434554                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     30781411                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        294035078                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    111102162                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         1223                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   1212675407                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   2697456384                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1684024224                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.601792                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.329700                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    838397794     49.79%     49.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    270714470     16.08%     65.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2    173053193     10.28%     76.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    133336098      7.92%     84.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     73507603      4.36%     88.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     32204204      1.91%     90.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     25202394      1.50%     91.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     26506306      1.57%     93.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    111102162      6.60%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1684024224                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        154325703                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls     14545387                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      2506448580                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           216253639                       # Number of loads committed
system.switch_cpus_1.commit.membars                40                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass     99334878      3.68%      3.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   2070248115     76.75%     80.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv    101157978      3.75%     84.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd      2988479      0.11%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     84.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd     16263486      0.60%     84.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     84.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22504095      0.83%     85.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       853710      0.03%     85.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt     37355140      1.38%     87.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     22819147      0.85%     87.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     87.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     87.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift      5156746      0.19%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            9      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     88.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       911311      0.03%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult           16      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174133896      6.46%     94.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     99100120      3.67%     98.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     42119743      1.56%     99.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite      2509515      0.09%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   2697456384                       # Class of committed instruction
system.switch_cpus_1.commit.refs            317863274                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          2697456384                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.861132                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.861132                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1104233277                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   4416260016                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      142970363                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       379153187                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     30854860                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    203706940                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         289934057                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             9419248                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         125634852                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              248611                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         587667494                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       255092078                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1797164387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       831538                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          398                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1922691137                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          537                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         1732                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      61709720                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.315758                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     32896728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    236959970                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.033076                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1860918642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.721640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.524441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1077946316     57.93%     57.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       35829127      1.93%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       41121982      2.21%     62.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       57161075      3.07%     65.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       49503268      2.66%     67.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       36296514      1.95%     69.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       40917760      2.20%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       26947973      1.45%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      495194627     26.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1860918642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       326751900                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      188199065                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                213668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     38953896                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      339761603                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.758747                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          413533012                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        125436678                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     676766015                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    346492703                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1271                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2778484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    171962346                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   3911563688                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    288096334                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     62838711                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   3273260568                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      9072101                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      3948927                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     30854860                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     21796464                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        64607                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16672967                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       131843                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        19665                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       141001                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    130239060                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     70352711                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19665                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     34529160                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4424736                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      5508784445                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3250675848                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.453633                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2498964893                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.746612                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3263578715                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5027672262                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2763175797                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.537307                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.537307                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass    134094751      4.02%      4.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2514504820     75.37%     79.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        62754      0.00%     79.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv    101204878      3.03%     82.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     13189813      0.40%     82.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt        73562      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd     19593985      0.59%     83.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     34615803      1.04%     84.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       999472      0.03%     84.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt     44317946      1.33%     85.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     26125550      0.78%     86.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     86.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     86.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift     12708828      0.38%     86.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     86.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     86.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     86.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            9      0.00%     86.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     86.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     86.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt      1216766      0.04%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        80989      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    231001353      6.92%     93.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    127809023      3.83%     97.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70115830      2.10%     99.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite      4383150      0.13%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   3336099282                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     232858264                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    463814736                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    215683295                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    408723328                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          48602513                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.014569                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      42888053     88.24%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt          342      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd          131      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     88.24% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       380537      0.78%     89.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp           72      0.00%     89.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       442845      0.91%     89.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       520331      1.07%     91.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift        32982      0.07%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1222694      2.52%     93.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      1324259      2.72%     96.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      1476656      3.04%     99.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       313611      0.65%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   3017748780                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   8140150364                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3034992553                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   4716967076                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       3911562109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      3336099282                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1579                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   1214107231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     22245384                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          356                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   2248701393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1860918642                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.792716                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.229993                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    871576496     46.84%     46.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    198400545     10.66%     57.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    215460020     11.58%     69.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    168483585      9.05%     78.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    143395640      7.71%     85.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     94215954      5.06%     90.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72058629      3.87%     94.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     54308346      2.92%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     43019427      2.31%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1860918642                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.792511                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         255092340                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 803                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      4454200                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       771813                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    346492703                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    171962346                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     939024029                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1861132310                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     743593869                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   3364763976                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    327452024                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      214110746                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1914248                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       246054                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  11984719029                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4232227404                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5062425706                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       500732156                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     14249954                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     30854860                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    371585801                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1697661613                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    465854634                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6674928089                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        41196                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1162                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       807591826                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1162                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5482312333                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        7999643624                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 21984                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        15548                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     22743315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       103780                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     45376153                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         103806                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     13546014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        46310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     27091919                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          46310                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             548543                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       541522                       # Transaction distribution
system.membus.trans_dist::CleanEvict           134332                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127276                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        548543                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2027493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2027493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2027493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     77909824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     77909824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77909824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            675820                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  675820    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              675820                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3732831000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3634597000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2358767059000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2358767059000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22371190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3621972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1235153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        31446996                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          118779                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         118779                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           257512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          257512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1235183                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21136007                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3705502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     64418115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              68123617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    158100416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1475758272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1633858688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13675466                       # Total snoops (count)
system.tol2bus.snoopTraffic                 125234240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         36422930                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003278                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057169                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36303576     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 119328      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           36422930                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25588433500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32150059216                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1853272003                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1194126                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      7888652                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9082778                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1194126                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      7888652                       # number of overall hits
system.l2.overall_hits::total                 9082778                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst        41040                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     13504867                       # number of demand (read+write) misses
system.l2.demand_misses::total               13545907                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst        41040                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     13504867                       # number of overall misses
system.l2.overall_misses::total              13545907                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    990310000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 349748248000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     350738558000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    990310000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 349748248000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    350738558000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1235166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     21393519                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22628685                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1235166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     21393519                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22628685                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.033226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.631260                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.598617                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.033226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.631260                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.598617                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 24130.360624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 25897.940942                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 25892.585709                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 24130.360624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 25897.940942                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 25892.585709                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1956768                       # number of writebacks
system.l2.writebacks::total                   1956768                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst        41040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     13504867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13545907                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst        41040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     13504867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13545907                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    785110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 282223913000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 283009023000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    785110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 282223913000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 283009023000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.033226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.631260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.598617                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.033226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.631260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.598617                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 19130.360624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 20897.940942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 20892.585709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 19130.360624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 20897.940942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 20892.585709                       # average overall mshr miss latency
system.l2.replacements                       13629139                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1665204                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1665204                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1665204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1665204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1235153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1235153                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1235153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1235153                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5551                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5551                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       118773                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               118773                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        44000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        44000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       118779                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           118779                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000051                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000051                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data  7333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       119000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       119000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000051                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        95870                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 95870                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       161642                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161642                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  13399269500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13399269500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       257512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            257512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.627707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.627707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82894.727237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82894.727237                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       161642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161642                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  12591059500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12591059500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.627707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.627707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77894.727237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77894.727237                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1194126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1194126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst        41040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    990310000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    990310000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1235166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1235166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.033226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 24130.360624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 24130.360624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst        41040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    785110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    785110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.033226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 19130.360624                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19130.360624                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      7792782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7792782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     13343225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        13343225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 336348978500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 336348978500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     21136007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21136007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.631303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.631303                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 25207.472594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 25207.472594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     13343225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     13343225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 269632853500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 269632853500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.631303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.631303                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 20207.472594                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 20207.472594                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    45397749                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13633235                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.329932                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.635979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.092420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    14.872172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    25.362809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4013.036619                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.003631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.006192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.979745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1886                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 376638219                       # Number of tag accesses
system.l2.tags.data_accesses                376638219                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                  45370580                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims          13629139                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                       45376135                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst        39774                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data     12830314                       # number of demand (read+write) hits
system.l3.demand_hits::total                 12870088                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst        39774                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data     12830314                       # number of overall hits
system.l3.overall_hits::total                12870088                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         1266                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       674553                       # number of demand (read+write) misses
system.l3.demand_misses::total                 675819                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         1266                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       674553                       # number of overall misses
system.l3.overall_misses::total                675819                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    118920500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  65687924500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      65806845000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    118920500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  65687924500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     65806845000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst        41040                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     13504867                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             13545907                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst        41040                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     13504867                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            13545907                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.030848                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.049949                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.049891                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.030848                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.049949                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.049891                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 93934.044234                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 97379.930858                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 97373.475738                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 93934.044234                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 97379.930858                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 97373.475738                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              541522                       # number of writebacks
system.l3.writebacks::total                    541522                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         1266                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       674553                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            675819                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         1266                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       674553                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           675819                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    106260500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  58942394500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  59048655000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    106260500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  58942394500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  59048655000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.030848                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.049949                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.049891                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.030848                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.049949                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.049891                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83934.044234                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87379.930858                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 87373.475738                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83934.044234                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87379.930858                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 87373.475738                       # average overall mshr miss latency
system.l3.replacements                         707500                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1956768                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1956768                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1956768                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1956768                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        14664                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         14664                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data            5                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.166667                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.166667                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        34366                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 34366                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       127276                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              127276                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  11256853500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   11256853500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       161642                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            161642                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.787394                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.787394                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 88444.431786                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 88444.431786                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       127276                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         127276                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   9984093500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9984093500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.787394                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.787394                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 78444.431786                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 78444.431786                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst        39774                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data     12795948                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total          12835722                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         1266                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       547277                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          548543                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    118920500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  54431071000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  54549991500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst        41040                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data     13343225                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      13384265                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.030848                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.041015                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.040984                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 93934.044234                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 99457.991109                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 99445.242214                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         1266                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       547277                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       548543                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    106260500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  48958301000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  49064561500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.030848                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.041015                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.040984                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83934.044234                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 89457.991109                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 89445.242214                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    27287946                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    740268                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     36.862253                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     407.043623                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.161434                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       192.696464                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     0.806046                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   879.501466                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    84.202276                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 31203.588692                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.012422                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000005                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.005881                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000025                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.026840                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002570                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.952258                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32341                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 434178204                       # Number of tag accesses
system.l3.tags.data_accesses                434178204                       # Number of data accesses
system.l3.tags.cache_friendly                26987638                       # Number of cache friendly accesses
system.l3.tags.cache_averse                     89616                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims          630789                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims             76711                       # Number of cache averse victims
system.l3.tags.OPT_hits                      26117090                       # Number of OPT hits
system.l3.tags.OPT_misses                       86836                       # Number of OPT misses
system.l3.tags.OPT_nan                         887993                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          13384265                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2498290                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        11755216                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           161642                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          161642                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     13384265                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     40637832                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    992171200                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          707500                       # Total snoops (count)
system.tol3bus.snoopTraffic                  34657408                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         14253413                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.003249                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.056908                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               14207103     99.68%     99.68% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  46310      0.32%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           14253413                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        15502727500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       20318863500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        81024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     43171392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43252416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        81024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34657408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34657408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       674553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              675819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       541522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             541522                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        87070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     46392609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              46479679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        87070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            87070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37243358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37243358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37243358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        87070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     46392609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             83723036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    541522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    674295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018598714500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2060153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             509643                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      675819                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     541522                       # Number of write requests accepted
system.mem_ctrls.readBursts                    675819                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   541522                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             51558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             36223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            45046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35386                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18467745250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3377805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31134514000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27336.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46086.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   409660                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  232951                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                675819                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               541522                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  558588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   47730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  35365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       574444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    135.594627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.143056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   171.728615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       383738     66.80%     66.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       123800     21.55%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26076      4.54%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11588      2.02%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6863      1.19%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6476      1.13%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4492      0.78%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2388      0.42%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9023      1.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       574444                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.356396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.521309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           5687     17.14%     17.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         25514     76.88%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          1566      4.72%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           291      0.88%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            87      0.26%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            31      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.317433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.300954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28016     84.42%     84.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              239      0.72%     85.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4568     13.77%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              309      0.93%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               41      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33185                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               43235904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34655616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43252416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34657408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        46.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     46.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  930542583000                       # Total gap between requests
system.mem_ctrls.avgGap                     764405.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        81024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     43154880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     34655616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 87069.575402728893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 46374865.202356301248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 37241431.803416490555                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       674553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       541522                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     54034000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  31080480000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22282395452000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     42680.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     46075.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41147719.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2028723900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1078292325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2388458520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1419349320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     73458084960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98378197530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     274492605600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       453243712155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        487.062322                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 712237140250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31073640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 187255374750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2072806260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1101722655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2435047020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1407249360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73458084960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     102777121230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     270788248800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       454040280285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        487.918326                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 702545119000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31073640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 196947409750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1245525662                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    125155632                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    253787726                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1624469020                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1245525662                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    125155632                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    253787726                       # number of overall hits
system.cpu.icache.overall_hits::total      1624469020                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       127499                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        11770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1304347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1443616                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       127499                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        11770                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1304347                       # number of overall misses
system.cpu.icache.overall_misses::total       1443616                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     92091000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   9765023998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9857114998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     92091000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   9765023998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9857114998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1245653161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    125167402                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    255092073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1625912636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1245653161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    125167402                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    255092073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1625912636                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.005113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000888                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.005113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000888                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7824.214104                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7486.523140                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6828.072699                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7824.214104                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7486.523140                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6828.072699                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2805                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                54                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.944444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1373910                       # number of writebacks
system.cpu.icache.writebacks::total           1373910                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        69164                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        69164                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        69164                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        69164                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        11770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1235183                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1246953                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        11770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1235183                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1246953                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     86206000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   8809447498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8895653498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     86206000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   8809447498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8895653498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004842                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000767                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004842                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000767                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  7324.214104                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  7132.099048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  7133.912423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  7324.214104                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  7132.099048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  7133.912423                       # average overall mshr miss latency
system.cpu.icache.replacements                1373910                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1245525662                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    125155632                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    253787726                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1624469020                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       127499                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        11770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1304347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1443616                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     92091000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   9765023998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9857114998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1245653161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    125167402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    255092073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1625912636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.005113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000888                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7824.214104                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7486.523140                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6828.072699                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        69164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        69164                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        11770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1235183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1246953                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     86206000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   8809447498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8895653498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004842                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000767                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  7324.214104                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  7132.099048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  7133.912423                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.447662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1625843472                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1374452                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1182.903057                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   382.991669                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.677263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   122.778729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.748031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.011088                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.239802                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6505024996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6505024996                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1625843472                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1374452                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1625912636                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    345798475                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     33282656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    336386897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        715468028                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    345888605                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     33295213                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    336664688                       # number of overall hits
system.cpu.dcache.overall_hits::total       715848506                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6173230                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       354820                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     37604700                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       44132750                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6261294                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       368043                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     37668095                       # number of overall misses
system.cpu.dcache.overall_misses::total      44297432                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  22005358500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 736700744269                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 758706102769                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  22005358500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 736700744269                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 758706102769                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    351971705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     33637476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    373991597                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    759600778                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    352149899                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     33663256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    374332783                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    760145938                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010548                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.100550                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058100                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017780                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.100627                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62018.371287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 19590.656069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17191.453122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59790.183484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 19557.685205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17127.541451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1942555                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          225                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             78919                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.614541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4278524                       # number of writebacks
system.cpu.dcache.writebacks::total           4278524                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           33                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     16106703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16106736                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           33                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     16106703                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16106736                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       354787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     21497997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21852784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       367647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     21512190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21879837                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  21825672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 414722934770                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 436548606770                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22460749000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 416213104270                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 438673853270                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010547                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.057483                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028769                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010921                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.057468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028784                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61517.676803                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 19291.236052                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19976.795944                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 61093.247055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 19347.779295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20049.228578                       # average overall mshr miss latency
system.cpu.dcache.replacements               27975037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    206162858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19895449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    234978891                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461037198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5757557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       234854                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     37228080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      43220491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  15550624500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 721535321500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 737085946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    211920415                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     20130303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    272206971                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    504257689                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.136764                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.085711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66214.007426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 19381.480901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17054.085434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     16106260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     16106293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       234821                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     21121820                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     21356641                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15430921000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 399747047500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 415177968500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011665                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.077595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65713.547766                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 18925.786107                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19440.227913                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    139635617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     13387207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    101408006                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      254430830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       415673                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       119966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       376620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       912259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6454734000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  15165422769                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21620156769                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    140051290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     13507173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    101784626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    255343089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002968                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.008882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53804.694663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 40267.173196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23699.581773                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       119966                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       376177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       496143                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6394751000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  14975887270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21370638270                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001943                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53304.694663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 39810.746723                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43073.545873                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        90130                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        12557                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       277791                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        380478                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        88064                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13223                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data        63395                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       164682                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       178194                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        25780                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       341186                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       545160                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.494203                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.512917                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.185808                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.302080                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        12860                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data        14193                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        27053                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    635077000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data   1490169500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2125246500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.498836                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.041599                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.049624                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 49383.903577                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 104993.271331                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78558.625661                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           743996949                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          27975549                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.594543                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   288.759297                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    21.716639                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   201.520427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.563983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.042415                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.393595                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3068559301                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3068559301                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         743996949                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     27975549                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              760145938                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2358767059000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1326847014000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1031920045000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
