FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Joshua Henderson <joshua.henderson@microchip.com>
 * Copyright (C) 2015 Microchip Technology Inc.  All rights reserved.
 */
/* bench 26661.0.0 dccf5d8244e0 */
/* bench 26661.0.1 32d012524bec */
/* bench 26661.0.2 6c869faf5fab */
/* bench 26661.0.3 8f6704b029e3 */
/* bench 26661.0.4 f81b8350ebfc */
#define _ASM_MACH_PIC32_H

#include <linux/io.h>

/*
 * PIC32 register offsets for SET/CLR/INV where supported.
 */
#define PIC32_CLR(_reg)		((_reg) + 0x04)
#define PIC32_SET(_reg)		((_reg) + 0x08)
#define PIC32_INV(_reg)		((_reg) + 0x0C)

/* bench 2496.0.0 785d45e118de */
/* bench 2496.0.1 0d9198a50a0d */
/* bench 2496.0.2 4347d561998e */
/* bench 2496.0.3 42cafebb1881 */
/* bench 2496.0.4 4e95ed240ec4 */
/* bench 2496.0.5 fe6d6e6f3b5f */
/* bench 2496.0.6 234e231b74cc */
/* bench 2496.0.7 3d368a6bb14a */
/* bench 2496.0.8 b8f9dc73a2bd */
/* bench 2496.0.9 994db84109d7 */
#define PIC32_BASE_CONFIG	0x1f800000
#define PIC32_BASE_OSC		0x1f801200
#define PIC32_BASE_RESET	0x1f801240
#define PIC32_BASE_PPS		0x1f801400
#define PIC32_BASE_UART		0x1f822000
#define PIC32_BASE_PORT		0x1f860000
/* bench 17871.1.0 2ba00fd9a1f7 */
/* bench 17871.1.1 8aa255d30d4c */
/* bench 17871.1.2 aba0d24e2555 */
/* bench 17871.1.3 b8e44e991ba2 */
/* bench 17871.1.4 9489b1721ced */
/* bench 17871.1.5 8cf1c5ecfca3 */
/* bench 17871.1.6 b5340ff7d1ff */
/* bench 17871.1.7 1d585b1863fa */
/* bench 17871.1.8 dd0ed4e52885 */

/*
 * Register unlock sequence required for some register access.
 */
void pic32_syskey_unlock_debug(const char *fn, const ulong ln);
#define pic32_syskey_unlock()	\
	pic32_syskey_unlock_debug(__func__, __LINE__)

#endif /* _ASM_MACH_PIC32_H */
