; SMT-LIBv2 description generated by Yosys 0.56+101 (git sha1 dbb977aa8, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-stdt
; yosys-smt2-module divider
(declare-datatype |divider_s| ((|divider_mk|
  (|divider_is| Bool)
  (|a| (_ BitVec 32)) ; \a
  (|a_e| (_ BitVec 10)) ; \a_e
  (|a_m| (_ BitVec 24)) ; \a_m
  (|a_s| (_ BitVec 1)) ; \a_s
  (|b| (_ BitVec 32)) ; \b
  (|b_e| (_ BitVec 10)) ; \b_e
  (|b_m| (_ BitVec 24)) ; \b_m
  (|b_s| (_ BitVec 1)) ; \b_s
  (|clk| Bool) ; \clk
  (|count| (_ BitVec 6)) ; \count
  (|dividend| (_ BitVec 51)) ; \dividend
  (|divisor| (_ BitVec 51)) ; \divisor
  (|guard| (_ BitVec 1)) ; \guard
  (|input_a| (_ BitVec 32)) ; \input_a
  (|s_input_a_ack| (_ BitVec 1)) ; \s_input_a_ack
  (|input_a_stb| Bool) ; \input_a_stb
  (|input_b| (_ BitVec 32)) ; \input_b
  (|s_input_b_ack| (_ BitVec 1)) ; \s_input_b_ack
  (|input_b_stb| Bool) ; \input_b_stb
  (|s_output_z| (_ BitVec 32)) ; \s_output_z
  (|output_z_ack| Bool) ; \output_z_ack
  (|s_output_z_stb| (_ BitVec 1)) ; \s_output_z_stb
  (|quotient| (_ BitVec 51)) ; \quotient
  (|remainder| (_ BitVec 51)) ; \remainder
  (|round_bit| (_ BitVec 1)) ; \round_bit
  (|rst| Bool) ; \rst
  (|state_var| (_ BitVec 4)) ; \state_var
  (|sticky| (_ BitVec 1)) ; \sticky
  (|z| (_ BitVec 32)) ; \z
  (|z_e| (_ BitVec 10)) ; \z_e
  (|z_m| (_ BitVec 24)) ; \z_m
  (|z_s| (_ BitVec 1)) ; \z_s
)))
; yosys-smt2-witness {"offset": 0, "path": ["\\a"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 32}
; yosys-smt2-register a 32
; yosys-smt2-wire a 32
(define-fun |divider_n a| ((state |divider_s|)) (_ BitVec 32) (|a| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\a_e"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 10}
; yosys-smt2-register a_e 10
; yosys-smt2-wire a_e 10
(define-fun |divider_n a_e| ((state |divider_s|)) (_ BitVec 10) (|a_e| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\a_m"], "smtname": 2, "smtoffset": 0, "type": "reg", "width": 24}
; yosys-smt2-register a_m 24
; yosys-smt2-wire a_m 24
(define-fun |divider_n a_m| ((state |divider_s|)) (_ BitVec 24) (|a_m| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\a_s"], "smtname": 3, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register a_s 1
; yosys-smt2-wire a_s 1
(define-fun |divider_n a_s| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|a_s| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\b"], "smtname": 4, "smtoffset": 0, "type": "reg", "width": 32}
; yosys-smt2-register b 32
; yosys-smt2-wire b 32
(define-fun |divider_n b| ((state |divider_s|)) (_ BitVec 32) (|b| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\b_e"], "smtname": 5, "smtoffset": 0, "type": "reg", "width": 10}
; yosys-smt2-register b_e 10
; yosys-smt2-wire b_e 10
(define-fun |divider_n b_e| ((state |divider_s|)) (_ BitVec 10) (|b_e| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\b_m"], "smtname": 6, "smtoffset": 0, "type": "reg", "width": 24}
; yosys-smt2-register b_m 24
; yosys-smt2-wire b_m 24
(define-fun |divider_n b_m| ((state |divider_s|)) (_ BitVec 24) (|b_m| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\b_s"], "smtname": 7, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register b_s 1
; yosys-smt2-wire b_s 1
(define-fun |divider_n b_s| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|b_s| state)) #b1))
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |divider_n clk| ((state |divider_s|)) Bool (|clk| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\count"], "smtname": 9, "smtoffset": 0, "type": "reg", "width": 6}
; yosys-smt2-register count 6
; yosys-smt2-wire count 6
(define-fun |divider_n count| ((state |divider_s|)) (_ BitVec 6) (|count| state))
; yosys-smt2-wire divide_0 4
(define-fun |divider_n divide_0| ((state |divider_s|)) (_ BitVec 4) #b0110)
; yosys-smt2-wire divide_1 4
(define-fun |divider_n divide_1| ((state |divider_s|)) (_ BitVec 4) #b0111)
; yosys-smt2-wire divide_2 4
(define-fun |divider_n divide_2| ((state |divider_s|)) (_ BitVec 4) #b1000)
; yosys-smt2-wire divide_3 4
(define-fun |divider_n divide_3| ((state |divider_s|)) (_ BitVec 4) #b1001)
; yosys-smt2-witness {"offset": 0, "path": ["\\dividend"], "smtname": 10, "smtoffset": 0, "type": "reg", "width": 51}
; yosys-smt2-register dividend 51
; yosys-smt2-wire dividend 51
(define-fun |divider_n dividend| ((state |divider_s|)) (_ BitVec 51) (|dividend| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\divisor"], "smtname": 11, "smtoffset": 0, "type": "reg", "width": 51}
; yosys-smt2-register divisor 51
; yosys-smt2-wire divisor 51
(define-fun |divider_n divisor| ((state |divider_s|)) (_ BitVec 51) (|divisor| state))
; yosys-smt2-wire get_a 4
(define-fun |divider_n get_a| ((state |divider_s|)) (_ BitVec 4) #b0000)
; yosys-smt2-wire get_b 4
(define-fun |divider_n get_b| ((state |divider_s|)) (_ BitVec 4) #b0001)
; yosys-smt2-witness {"offset": 0, "path": ["\\guard"], "smtname": 12, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register guard 1
; yosys-smt2-wire guard 1
(define-fun |divider_n guard| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|guard| state)) #b1))
; yosys-smt2-input input_a 32
; yosys-smt2-wire input_a 32
; yosys-smt2-witness {"offset": 0, "path": ["\\input_a"], "smtname": "input_a", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |divider_n input_a| ((state |divider_s|)) (_ BitVec 32) (|input_a| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\s_input_a_ack"], "smtname": 14, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-output input_a_ack 1
; yosys-smt2-wire input_a_ack 1
(define-fun |divider_n input_a_ack| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|s_input_a_ack| state)) #b1))
; yosys-smt2-input input_a_stb 1
; yosys-smt2-wire input_a_stb 1
; yosys-smt2-witness {"offset": 0, "path": ["\\input_a_stb"], "smtname": "input_a_stb", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |divider_n input_a_stb| ((state |divider_s|)) Bool (|input_a_stb| state))
; yosys-smt2-input input_b 32
; yosys-smt2-wire input_b 32
; yosys-smt2-witness {"offset": 0, "path": ["\\input_b"], "smtname": "input_b", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |divider_n input_b| ((state |divider_s|)) (_ BitVec 32) (|input_b| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\s_input_b_ack"], "smtname": 17, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-output input_b_ack 1
; yosys-smt2-wire input_b_ack 1
(define-fun |divider_n input_b_ack| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|s_input_b_ack| state)) #b1))
; yosys-smt2-input input_b_stb 1
; yosys-smt2-wire input_b_stb 1
; yosys-smt2-witness {"offset": 0, "path": ["\\input_b_stb"], "smtname": "input_b_stb", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |divider_n input_b_stb| ((state |divider_s|)) Bool (|input_b_stb| state))
; yosys-smt2-wire normalise_1 4
(define-fun |divider_n normalise_1| ((state |divider_s|)) (_ BitVec 4) #b1010)
; yosys-smt2-wire normalise_2 4
(define-fun |divider_n normalise_2| ((state |divider_s|)) (_ BitVec 4) #b1011)
; yosys-smt2-wire normalise_a 4
(define-fun |divider_n normalise_a| ((state |divider_s|)) (_ BitVec 4) #b0100)
; yosys-smt2-wire normalise_b 4
(define-fun |divider_n normalise_b| ((state |divider_s|)) (_ BitVec 4) #b0101)
; yosys-smt2-witness {"offset": 0, "path": ["\\s_output_z"], "smtname": 19, "smtoffset": 0, "type": "reg", "width": 32}
; yosys-smt2-output output_z 32
; yosys-smt2-wire output_z 32
(define-fun |divider_n output_z| ((state |divider_s|)) (_ BitVec 32) (|s_output_z| state))
; yosys-smt2-input output_z_ack 1
; yosys-smt2-wire output_z_ack 1
; yosys-smt2-witness {"offset": 0, "path": ["\\output_z_ack"], "smtname": "output_z_ack", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |divider_n output_z_ack| ((state |divider_s|)) Bool (|output_z_ack| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\s_output_z_stb"], "smtname": 21, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-output output_z_stb 1
; yosys-smt2-wire output_z_stb 1
(define-fun |divider_n output_z_stb| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|s_output_z_stb| state)) #b1))
; yosys-smt2-wire pack 4
(define-fun |divider_n pack| ((state |divider_s|)) (_ BitVec 4) #b1101)
; yosys-smt2-wire put_z 4
(define-fun |divider_n put_z| ((state |divider_s|)) (_ BitVec 4) #b1110)
; yosys-smt2-witness {"offset": 0, "path": ["\\quotient"], "smtname": 22, "smtoffset": 0, "type": "reg", "width": 51}
; yosys-smt2-register quotient 51
; yosys-smt2-wire quotient 51
(define-fun |divider_n quotient| ((state |divider_s|)) (_ BitVec 51) (|quotient| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\remainder"], "smtname": 23, "smtoffset": 0, "type": "reg", "width": 51}
; yosys-smt2-register remainder 51
; yosys-smt2-wire remainder 51
(define-fun |divider_n remainder| ((state |divider_s|)) (_ BitVec 51) (|remainder| state))
; yosys-smt2-wire round 4
(define-fun |divider_n round| ((state |divider_s|)) (_ BitVec 4) #b1100)
; yosys-smt2-witness {"offset": 0, "path": ["\\round_bit"], "smtname": 24, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register round_bit 1
; yosys-smt2-wire round_bit 1
(define-fun |divider_n round_bit| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|round_bit| state)) #b1))
; yosys-smt2-input rst 1
; yosys-smt2-wire rst 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst"], "smtname": "rst", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |divider_n rst| ((state |divider_s|)) Bool (|rst| state))
; yosys-smt2-register s_input_a_ack 1
; yosys-smt2-wire s_input_a_ack 1
(define-fun |divider_n s_input_a_ack| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|s_input_a_ack| state)) #b1))
; yosys-smt2-register s_input_b_ack 1
; yosys-smt2-wire s_input_b_ack 1
(define-fun |divider_n s_input_b_ack| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|s_input_b_ack| state)) #b1))
; yosys-smt2-register s_output_z 32
; yosys-smt2-wire s_output_z 32
(define-fun |divider_n s_output_z| ((state |divider_s|)) (_ BitVec 32) (|s_output_z| state))
; yosys-smt2-register s_output_z_stb 1
; yosys-smt2-wire s_output_z_stb 1
(define-fun |divider_n s_output_z_stb| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|s_output_z_stb| state)) #b1))
; yosys-smt2-wire special_cases 4
(define-fun |divider_n special_cases| ((state |divider_s|)) (_ BitVec 4) #b0011)
; yosys-smt2-witness {"offset": 0, "path": ["\\state_var"], "smtname": 26, "smtoffset": 0, "type": "reg", "width": 4}
; yosys-smt2-register state_var 4
; yosys-smt2-wire state_var 4
(define-fun |divider_n state_var| ((state |divider_s|)) (_ BitVec 4) (|state_var| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\sticky"], "smtname": 27, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register sticky 1
; yosys-smt2-wire sticky 1
(define-fun |divider_n sticky| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|sticky| state)) #b1))
; yosys-smt2-wire unpack 4
(define-fun |divider_n unpack| ((state |divider_s|)) (_ BitVec 4) #b0010)
; yosys-smt2-witness {"offset": 0, "path": ["\\z"], "smtname": 28, "smtoffset": 0, "type": "reg", "width": 32}
; yosys-smt2-register z 32
; yosys-smt2-wire z 32
(define-fun |divider_n z| ((state |divider_s|)) (_ BitVec 32) (|z| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\z_e"], "smtname": 29, "smtoffset": 0, "type": "reg", "width": 10}
; yosys-smt2-register z_e 10
; yosys-smt2-wire z_e 10
(define-fun |divider_n z_e| ((state |divider_s|)) (_ BitVec 10) (|z_e| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\z_m"], "smtname": 30, "smtoffset": 0, "type": "reg", "width": 24}
; yosys-smt2-register z_m 24
; yosys-smt2-wire z_m 24
(define-fun |divider_n z_m| ((state |divider_s|)) (_ BitVec 24) (|z_m| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\z_s"], "smtname": 31, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-register z_s 1
; yosys-smt2-wire z_s 1
(define-fun |divider_n z_s| ((state |divider_s|)) Bool (= ((_ extract 0 0) (|z_s| state)) #b1))
(define-fun |divider#32| ((state |divider_s|)) (_ BitVec 1) (bvxor (|a_s| state) (|b_s| state))) ; $procmux$252_Y
(define-fun |divider#33| ((state |divider_s|)) Bool (= (|state_var| state) #b0110)) ; $procmux$128_CMP
(define-fun |divider#34| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#33| state) (|divider#32| state) (|z_s| state))) ; $0\z_s[0:0]
(define-fun |divider#35| ((state |divider_s|)) (_ BitVec 24) (bvadd (|z_m| state) #b000000000000000000000001)) ; $add$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:274$64_Y
(define-fun |divider#36| ((state |divider_s|)) (_ BitVec 1) (bvor (|sticky| state) (|round_bit| state))) ; $or$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:265$60_Y
(define-fun |divider#37| ((state |divider_s|)) (_ BitVec 1) (bvor (|divider#36| state) ((_ extract 0 0) (|z_m| state)))) ; $or$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:273$62_Y
(define-fun |divider#38| ((state |divider_s|)) Bool (and (or  (= ((_ extract 0 0) (|guard| state)) #b1) false) (or  (= ((_ extract 0 0) (|divider#37| state)) #b1) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:273$63_Y
(define-fun |divider#39| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#38| state) ((_ extract 0 0) (|divider#35| state)) ((_ extract 0 0) (|z_m| state)))) ; $procmux$104_Y
(define-fun |divider#40| ((state |divider_s|)) Bool (bvslt (|z_e| state) #b1110000010)) ; $lt$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:260$57_Y
(define-fun |divider#41| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#40| state) ((_ extract 1 1) (|z_m| state)) ((_ extract 0 0) (|z_m| state)))) ; $procmux$109_Y
(define-fun |divider#42| ((state |divider_s|)) (_ BitVec 1) (bvnot ((_ extract 23 23) (|z_m| state)))) ; $eq$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:247$52_Y
(define-fun |divider#43| ((state |divider_s|)) Bool (bvsgt (|z_e| state) #b1110000010)) ; $gt$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:247$53_Y
(define-fun |divider#44| ((state |divider_s|)) Bool (and (or  (= ((_ extract 0 0) (|divider#42| state)) #b1) false) (or  (|divider#43| state) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:247$54_Y
(define-fun |divider#45| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#44| state) (|guard| state) ((_ extract 0 0) (|z_m| state)))) ; $procmux$113_Y
(define-fun |divider#46| ((state |divider_s|)) Bool (= (|state_var| state) #b1100)) ; $procmux$107_CMP
(define-fun |divider#47| ((state |divider_s|)) Bool (= (|state_var| state) #b1011)) ; $procmux$111_CMP
(define-fun |divider#48| ((state |divider_s|)) Bool (= (|state_var| state) #b1010)) ; $procmux$115_CMP
(define-fun |divider#49| ((state |divider_s|)) Bool (= (|state_var| state) #b1001)) ; $procmux$116_CMP
(define-fun |divider#50| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#49| state) ((_ extract 3 3) (|quotient| state)) (ite (|divider#48| state) (|divider#45| state) (ite (|divider#47| state) (|divider#41| state) (ite (|divider#46| state) (|divider#39| state) ((_ extract 0 0) (|z_m| state))))))) ; $0\z_m[23:0] [0]
(define-fun |divider#51| ((state |divider_s|)) (_ BitVec 23) (ite (|divider#38| state) ((_ extract 23 1) (|divider#35| state)) ((_ extract 23 1) (|z_m| state)))) ; $procmux$194_Y
(define-fun |divider#52| ((state |divider_s|)) (_ BitVec 23) (ite (|divider#40| state) (concat #b0 ((_ extract 23 2) (|z_m| state))) ((_ extract 23 1) (|z_m| state)))) ; $procmux$199_Y
(define-fun |divider#53| ((state |divider_s|)) (_ BitVec 23) (ite (|divider#44| state) ((_ extract 22 0) (|z_m| state)) ((_ extract 23 1) (|z_m| state)))) ; $procmux$203_Y
(define-fun |divider#54| ((state |divider_s|)) (_ BitVec 23) (ite (|divider#49| state) ((_ extract 26 4) (|quotient| state)) (ite (|divider#48| state) (|divider#53| state) (ite (|divider#47| state) (|divider#52| state) (ite (|divider#46| state) (|divider#51| state) ((_ extract 23 1) (|z_m| state))))))) ; $0\z_m[23:0] [23:1]
(define-fun |divider#55| ((state |divider_s|)) (_ BitVec 10) (bvadd (|z_e| state) #b0000000001)) ; $add$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:261$58_Y [9:0]
(define-fun |divider#56| ((state |divider_s|)) Bool (= (|z_m| state) #b111111111111111111111111)) ; $eq$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:275$65_Y
(define-fun |divider#57| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#56| state) (|divider#55| state) (|z_e| state))) ; $procmux$407_Y
(define-fun |divider#58| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#38| state) (|divider#57| state) (|z_e| state))) ; $procmux$409_Y
(define-fun |divider#59| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#40| state) (|divider#55| state) (|z_e| state))) ; $procmux$414_Y
(define-fun |divider#60| ((state |divider_s|)) (_ BitVec 10) (bvsub (|z_e| state) #b0000000001)) ; $sub$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:248$55_Y [9:0]
(define-fun |divider#61| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#44| state) (|divider#60| state) (|z_e| state))) ; $procmux$418_Y
(define-fun |divider#62| ((state |divider_s|)) (_ BitVec 10) (bvsub (|a_e| state) (|b_e| state))) ; $sub$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:204$41_Y
(define-fun |divider#63| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#33| state) (|divider#62| state) (ite (|divider#48| state) (|divider#61| state) (ite (|divider#47| state) (|divider#59| state) (ite (|divider#46| state) (|divider#58| state) (|z_e| state)))))) ; $0\z_e[9:0]
(define-fun |divider#64| ((state |divider_s|)) Bool (bvsgt (|z_e| state) #b0001111111)) ; $gt$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:291$71_Y
(define-fun |divider#65| ((state |divider_s|)) (_ BitVec 22) (ite (|divider#64| state) #b0000000000000000000000 ((_ extract 21 0) (|z_m| state)))) ; $procmux$526_Y
(define-fun |divider#66| ((state |divider_s|)) Bool (= (|b_e| state) #b1110000001)) ; $eq$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:151$27_Y
(define-fun |divider#67| ((state |divider_s|)) Bool (not (or  (= ((_ extract 0 0) (|b_m| state)) #b1) (= ((_ extract 1 1) (|b_m| state)) #b1) (= ((_ extract 2 2) (|b_m| state)) #b1) (= ((_ extract 3 3) (|b_m| state)) #b1) (= ((_ extract 4 4) (|b_m| state)) #b1) (= ((_ extract 5 5) (|b_m| state)) #b1) (= ((_ extract 6 6) (|b_m| state)) #b1) (= ((_ extract 7 7) (|b_m| state)) #b1) (= ((_ extract 8 8) (|b_m| state)) #b1) (= ((_ extract 9 9) (|b_m| state)) #b1) (= ((_ extract 10 10) (|b_m| state)) #b1) (= ((_ extract 11 11) (|b_m| state)) #b1) (= ((_ extract 12 12) (|b_m| state)) #b1) (= ((_ extract 13 13) (|b_m| state)) #b1) (= ((_ extract 14 14) (|b_m| state)) #b1) (= ((_ extract 15 15) (|b_m| state)) #b1) (= ((_ extract 16 16) (|b_m| state)) #b1) (= ((_ extract 17 17) (|b_m| state)) #b1) (= ((_ extract 18 18) (|b_m| state)) #b1) (= ((_ extract 19 19) (|b_m| state)) #b1) (= ((_ extract 20 20) (|b_m| state)) #b1) (= ((_ extract 21 21) (|b_m| state)) #b1) (= ((_ extract 22 22) (|b_m| state)) #b1) (= ((_ extract 23 23) (|b_m| state)) #b1)))) ; $eq$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:151$28_Y
(define-fun |divider#68| ((state |divider_s|)) Bool (and (or  (|divider#66| state) false) (or  (|divider#67| state) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:151$29_Y
(define-fun |divider#69| ((state |divider_s|)) (_ BitVec 22) (ite (|divider#68| state) #b0000000000000000000000 ((_ extract 21 0) (|z| state)))) ; $procmux$531_Y
(define-fun |divider#70| ((state |divider_s|)) Bool (= (|a_e| state) #b1110000001)) ; $eq$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:145$23_Y
(define-fun |divider#71| ((state |divider_s|)) Bool (not (or  (= ((_ extract 0 0) (|a_m| state)) #b1) (= ((_ extract 1 1) (|a_m| state)) #b1) (= ((_ extract 2 2) (|a_m| state)) #b1) (= ((_ extract 3 3) (|a_m| state)) #b1) (= ((_ extract 4 4) (|a_m| state)) #b1) (= ((_ extract 5 5) (|a_m| state)) #b1) (= ((_ extract 6 6) (|a_m| state)) #b1) (= ((_ extract 7 7) (|a_m| state)) #b1) (= ((_ extract 8 8) (|a_m| state)) #b1) (= ((_ extract 9 9) (|a_m| state)) #b1) (= ((_ extract 10 10) (|a_m| state)) #b1) (= ((_ extract 11 11) (|a_m| state)) #b1) (= ((_ extract 12 12) (|a_m| state)) #b1) (= ((_ extract 13 13) (|a_m| state)) #b1) (= ((_ extract 14 14) (|a_m| state)) #b1) (= ((_ extract 15 15) (|a_m| state)) #b1) (= ((_ extract 16 16) (|a_m| state)) #b1) (= ((_ extract 17 17) (|a_m| state)) #b1) (= ((_ extract 18 18) (|a_m| state)) #b1) (= ((_ extract 19 19) (|a_m| state)) #b1) (= ((_ extract 20 20) (|a_m| state)) #b1) (= ((_ extract 21 21) (|a_m| state)) #b1) (= ((_ extract 22 22) (|a_m| state)) #b1) (= ((_ extract 23 23) (|a_m| state)) #b1)))) ; $eq$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:145$24_Y
(define-fun |divider#72| ((state |divider_s|)) Bool (and (or  (|divider#70| state) false) (or  (|divider#71| state) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:145$25_Y
(define-fun |divider#73| ((state |divider_s|)) (_ BitVec 22) (ite (|divider#72| state) #b0000000000000000000000 (|divider#69| state))) ; $procmux$535_Y
(define-fun |divider#74| ((state |divider_s|)) Bool (= (|b_e| state) #b0010000000)) ; $eq$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:111$9_Y
(define-fun |divider#75| ((state |divider_s|)) (_ BitVec 22) (ite (|divider#74| state) #b0000000000000000000000 (|divider#73| state))) ; $procmux$538_Y
(define-fun |divider#76| ((state |divider_s|)) Bool (= (|a_e| state) #b0010000000)) ; $eq$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:111$6_Y
(define-fun |divider#77| ((state |divider_s|)) (_ BitVec 22) (ite (|divider#76| state) #b0000000000000000000000 (|divider#75| state))) ; $procmux$542_Y
(define-fun |divider#78| ((state |divider_s|)) Bool (and (or  (|divider#76| state) false) (or  (|divider#74| state) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:118$15_Y
(define-fun |divider#79| ((state |divider_s|)) (_ BitVec 22) (ite (|divider#78| state) #b0000000000000000000000 (|divider#77| state))) ; $procmux$545_Y
(define-fun |divider#80| ((state |divider_s|)) Bool (distinct (|a_m| state) #b000000000000000000000000)) ; $ne$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:111$7_Y
(define-fun |divider#81| ((state |divider_s|)) Bool (and (or  (|divider#76| state) false) (or  (|divider#80| state) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:111$8_Y
(define-fun |divider#82| ((state |divider_s|)) Bool (distinct (|b_m| state) #b000000000000000000000000)) ; $ne$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:111$10_Y
(define-fun |divider#83| ((state |divider_s|)) Bool (and (or  (|divider#74| state) false) (or  (|divider#82| state) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:111$11_Y
(define-fun |divider#84| ((state |divider_s|)) Bool (or  (|divider#81| state) false  (|divider#83| state) false)) ; $logic_or$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:111$12_Y
(define-fun |divider#85| ((state |divider_s|)) (_ BitVec 22) (ite (|divider#84| state) #b0000000000000000000000 (|divider#79| state))) ; $procmux$548_Y
(define-fun |divider#86| ((state |divider_s|)) Bool (= (|state_var| state) #b1101)) ; $procmux$213_CMP
(define-fun |divider#87| ((state |divider_s|)) Bool (= (|state_var| state) #b0011)) ; $procmux$101_CMP
(define-fun |divider#88| ((state |divider_s|)) (_ BitVec 22) (ite (|divider#87| state) (|divider#85| state) (ite (|divider#86| state) (|divider#65| state) ((_ extract 21 0) (|z| state))))) ; $0\z[31:0] [21:0]
(define-fun |divider#89| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#64| state) #b0 ((_ extract 22 22) (|z_m| state)))) ; $procmux$75_Y
(define-fun |divider#90| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#68| state) #b0 ((_ extract 22 22) (|z| state)))) ; $procmux$80_Y
(define-fun |divider#91| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#68| state) #b1 #b0)) ; $procmux$83_Y
(define-fun |divider#92| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#72| state) (|divider#91| state) (|divider#90| state))) ; $procmux$85_Y
(define-fun |divider#93| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#74| state) #b0 (|divider#92| state))) ; $procmux$88_Y
(define-fun |divider#94| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#76| state) #b0 (|divider#93| state))) ; $procmux$93_Y
(define-fun |divider#95| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#78| state) #b1 (|divider#94| state))) ; $procmux$96_Y
(define-fun |divider#96| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#84| state) #b1 (|divider#95| state))) ; $procmux$99_Y
(define-fun |divider#97| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#87| state) (|divider#96| state) (ite (|divider#86| state) (|divider#89| state) ((_ extract 22 22) (|z| state))))) ; $0\z[31:0] [22]
(define-fun |divider#98| ((state |divider_s|)) (_ BitVec 8) (bvadd ((_ extract 7 0) (|z_e| state)) #b01111111)) ; $add$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:285$67_Y
(define-fun |divider#99| ((state |divider_s|)) Bool (= (|z_e| state) #b1110000010)) ; $eq$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:287$68_Y
(define-fun |divider#100| ((state |divider_s|)) Bool (and (or  (|divider#99| state) false) (or  (= ((_ extract 0 0) (|divider#42| state)) #b1) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:287$70_Y
(define-fun |divider#101| ((state |divider_s|)) (_ BitVec 8) (ite (|divider#100| state) #b00000000 (|divider#98| state))) ; $procmux$208_Y
(define-fun |divider#102| ((state |divider_s|)) (_ BitVec 8) (ite (|divider#64| state) #b11111111 (|divider#101| state))) ; $procmux$210_Y
(define-fun |divider#103| ((state |divider_s|)) (_ BitVec 8) (ite (|divider#68| state) #b11111111 ((_ extract 30 23) (|z| state)))) ; $procmux$215_Y
(define-fun |divider#104| ((state |divider_s|)) (_ BitVec 8) (ite (|divider#68| state) #b11111111 #b00000000)) ; $procmux$218_Y
(define-fun |divider#105| ((state |divider_s|)) (_ BitVec 8) (ite (|divider#72| state) (|divider#104| state) (|divider#103| state))) ; $procmux$220_Y
(define-fun |divider#106| ((state |divider_s|)) (_ BitVec 8) (ite (|divider#74| state) #b00000000 (|divider#105| state))) ; $procmux$223_Y
(define-fun |divider#107| ((state |divider_s|)) (_ BitVec 8) (ite (|divider#76| state) #b11111111 (|divider#106| state))) ; $procmux$227_Y
(define-fun |divider#108| ((state |divider_s|)) (_ BitVec 8) (ite (|divider#78| state) #b11111111 (|divider#107| state))) ; $procmux$230_Y
(define-fun |divider#109| ((state |divider_s|)) (_ BitVec 8) (ite (|divider#84| state) #b11111111 (|divider#108| state))) ; $procmux$233_Y
(define-fun |divider#110| ((state |divider_s|)) (_ BitVec 8) (ite (|divider#87| state) (|divider#109| state) (ite (|divider#86| state) (|divider#102| state) ((_ extract 30 23) (|z| state))))) ; $0\z[31:0] [30:23]
(define-fun |divider#111| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#68| state) (|divider#32| state) ((_ extract 31 31) (|z| state)))) ; $procmux$241_Y
(define-fun |divider#112| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#68| state) #b1 (|divider#32| state))) ; $procmux$244_Y
(define-fun |divider#113| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#72| state) (|divider#112| state) (|divider#111| state))) ; $procmux$246_Y
(define-fun |divider#114| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#74| state) (|divider#32| state) (|divider#113| state))) ; $procmux$249_Y
(define-fun |divider#115| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#76| state) (|divider#32| state) (|divider#114| state))) ; $procmux$254_Y
(define-fun |divider#116| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#78| state) #b1 (|divider#115| state))) ; $procmux$257_Y
(define-fun |divider#117| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#84| state) #b1 (|divider#116| state))) ; $procmux$260_Y
(define-fun |divider#118| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#87| state) (|divider#117| state) (ite (|divider#86| state) (|z_s| state) ((_ extract 31 31) (|z| state))))) ; $0\z[31:0] [31]
(define-fun |divider#119| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#40| state) (|divider#36| state) (|sticky| state))) ; $procmux$336_Y
(define-fun |divider#120| ((state |divider_s|)) Bool (distinct (|remainder| state) #b000000000000000000000000000000000000000000000000000)) ; $ne$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:241$50_Y
(define-fun |divider#121| ((state |divider_s|)) (_ BitVec 1) (bvor ((_ extract 0 0) (|quotient| state)) (ite (|divider#120| state) #b1 #b0))) ; $or$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:241$51_Y
(define-fun |divider#122| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#49| state) (|divider#121| state) (ite (|divider#47| state) (|divider#119| state) (|sticky| state)))) ; $0\sticky[0:0]
(define-fun |divider#123| ((state |divider_s|)) Bool (and (or  (= ((_ extract 0 0) (|s_output_z_stb| state)) #b1) false) (or  (|output_z_ack| state) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:304$72_Y
(define-fun |divider#124| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#123| state) #b0000 (|state_var| state))) ; $procmux$598_Y
(define-fun |divider#125| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#40| state) (|state_var| state) #b1100)) ; $procmux$605_Y
(define-fun |divider#126| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#44| state) (|state_var| state) #b1011)) ; $procmux$609_Y
(define-fun |divider#127| ((state |divider_s|)) Bool (= (|count| state) #b110001)) ; $eq$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:228$48_Y
(define-fun |divider#128| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#127| state) #b1001 #b0111)) ; $procmux$614_Y
(define-fun |divider#129| ((state |divider_s|)) (_ BitVec 4) (ite (= ((_ extract 23 23) (|b_m| state)) #b1) #b0110 (|state_var| state))) ; $procmux$620_Y
(define-fun |divider#130| ((state |divider_s|)) (_ BitVec 4) (ite (= ((_ extract 23 23) (|a_m| state)) #b1) #b0101 (|state_var| state))) ; $procmux$624_Y
(define-fun |divider#131| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#68| state) #b1110 #b0100)) ; $procmux$628_Y
(define-fun |divider#132| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#72| state) #b1110 (|divider#131| state))) ; $procmux$632_Y
(define-fun |divider#133| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#74| state) #b1110 (|divider#132| state))) ; $procmux$635_Y
(define-fun |divider#134| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#76| state) #b1110 (|divider#133| state))) ; $procmux$639_Y
(define-fun |divider#135| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#78| state) #b1110 (|divider#134| state))) ; $procmux$642_Y
(define-fun |divider#136| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#84| state) #b1110 (|divider#135| state))) ; $procmux$645_Y
(define-fun |divider#137| ((state |divider_s|)) Bool (and (or  (= ((_ extract 0 0) (|s_input_b_ack| state)) #b1) false) (or  (|input_b_stb| state) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:90$3_Y
(define-fun |divider#138| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#137| state) #b0010 (|state_var| state))) ; $procmux$649_Y
(define-fun |divider#139| ((state |divider_s|)) Bool (and (or  (= ((_ extract 0 0) (|s_input_a_ack| state)) #b1) false) (or  (|input_a_stb| state) false))) ; $logic_and$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:80$2_Y
(define-fun |divider#140| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#139| state) #b0001 (|state_var| state))) ; $procmux$652_Y
(define-fun |divider#141| ((state |divider_s|)) Bool (= (|state_var| state) #b1110)) ; $procmux$601_CMP
(define-fun |divider#142| ((state |divider_s|)) Bool (= (|state_var| state) #b1000)) ; $procmux$126_CMP
(define-fun |divider#143| ((state |divider_s|)) Bool (= (|state_var| state) #b0111)) ; $procmux$127_CMP
(define-fun |divider#144| ((state |divider_s|)) Bool (= (|state_var| state) #b0101)) ; $procmux$190_CMP
(define-fun |divider#145| ((state |divider_s|)) Bool (= (|state_var| state) #b0100)) ; $procmux$153_CMP
(define-fun |divider#146| ((state |divider_s|)) Bool (= (|state_var| state) #b0010)) ; $procmux$176_CMP
(define-fun |divider#147| ((state |divider_s|)) Bool (= (|state_var| state) #b0001)) ; $procmux$579_CMP
(define-fun |divider#148| ((state |divider_s|)) Bool (not (or  (= ((_ extract 0 0) (|state_var| state)) #b1) (= ((_ extract 1 1) (|state_var| state)) #b1) (= ((_ extract 2 2) (|state_var| state)) #b1) (= ((_ extract 3 3) (|state_var| state)) #b1)))) ; $procmux$597_CMP
(define-fun |divider#149| ((state |divider_s|)) (_ BitVec 4) (ite (|divider#148| state) (|divider#140| state) (ite (|divider#147| state) (|divider#138| state) (ite (|divider#146| state) #b0011 (ite (|divider#87| state) (|divider#136| state) (ite (|divider#145| state) (|divider#130| state) (ite (|divider#144| state) (|divider#129| state) (ite (|divider#33| state) #b0111 (ite (|divider#143| state) #b1000 (ite (|divider#142| state) (|divider#128| state) (ite (|divider#49| state) #b1010 (ite (|divider#48| state) (|divider#126| state) (ite (|divider#47| state) (|divider#125| state) (ite (|divider#46| state) #b1101 (ite (|divider#86| state) #b1110 (ite (|divider#141| state) (|divider#124| state) (|state_var| state))))))))))))))))) ; $procmux$600_Y
(define-fun |divider#150| ((state |divider_s|)) (_ BitVec 4) (ite (|rst| state) #b0000 (|divider#149| state))) ; $0\state_var[3:0]
(define-fun |divider#151| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#40| state) (|guard| state) (|round_bit| state))) ; $procmux$345_Y
(define-fun |divider#152| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#44| state) #b0 (|round_bit| state))) ; $procmux$350_Y
(define-fun |divider#153| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#49| state) ((_ extract 1 1) (|quotient| state)) (ite (|divider#48| state) (|divider#152| state) (ite (|divider#47| state) (|divider#151| state) (|round_bit| state))))) ; $0\round_bit[0:0]
(define-fun |divider#154| ((state |divider_s|)) (_ BitVec 51) (bvsub (|remainder| state) (|divisor| state))) ; $sub$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:226$47_Y
(define-fun |divider#155| ((state |divider_s|)) Bool (bvuge (|remainder| state) (|divisor| state))) ; $ge$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:224$46_Y
(define-fun |divider#156| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#155| state) ((_ extract 0 0) (|divider#154| state)) ((_ extract 0 0) (|remainder| state)))) ; $procmux$326_Y
(define-fun |divider#157| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#33| state) #b0 (ite (|divider#143| state) ((_ extract 50 50) (|dividend| state)) (ite (|divider#142| state) (|divider#156| state) ((_ extract 0 0) (|remainder| state)))))) ; $0\remainder[50:0] [0]
(define-fun |divider#158| ((state |divider_s|)) (_ BitVec 50) (ite (|divider#155| state) ((_ extract 50 1) (|divider#154| state)) ((_ extract 50 1) (|remainder| state)))) ; $procmux$503_Y
(define-fun |divider#159| ((state |divider_s|)) (_ BitVec 50) (ite (|divider#33| state) #b00000000000000000000000000000000000000000000000000 (ite (|divider#143| state) ((_ extract 49 0) (|remainder| state)) (ite (|divider#142| state) (|divider#158| state) ((_ extract 50 1) (|remainder| state)))))) ; $0\remainder[50:0] [50:1]
(define-fun |divider#160| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#155| state) #b1 ((_ extract 0 0) (|quotient| state)))) ; $procmux$123_Y
(define-fun |divider#161| ((state |divider_s|)) Bool (or  (|divider#143| state) (|divider#33| state))) ; $auto$opt_reduce.cc:137:opt_pmux$730
(define-fun |divider#162| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#161| state) #b0 (ite (|divider#142| state) (|divider#160| state) ((_ extract 0 0) (|quotient| state))))) ; $0\quotient[50:0] [0]
(define-fun |divider#163| ((state |divider_s|)) (_ BitVec 50) (ite (|divider#33| state) #b00000000000000000000000000000000000000000000000000 (ite (|divider#143| state) ((_ extract 49 0) (|quotient| state)) ((_ extract 50 1) (|quotient| state))))) ; $0\quotient[50:0] [50:1]
(define-fun |divider#164| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#123| state) #b0 #b1)) ; $procmux$698_Y
(define-fun |divider#165| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#141| state) (|divider#164| state) (|s_output_z_stb| state))) ; $procmux$700_Y
(define-fun |divider#166| ((state |divider_s|)) (_ BitVec 1) (ite (|rst| state) #b0 (|divider#165| state))) ; $0\s_output_z_stb[0:0]
(define-fun |divider#167| ((state |divider_s|)) (_ BitVec 32) (ite (|divider#141| state) (|z| state) (|s_output_z| state))) ; $0\s_output_z[31:0]
(define-fun |divider#168| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#137| state) #b0 #b1)) ; $procmux$670_Y
(define-fun |divider#169| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#147| state) (|divider#168| state) (|s_input_b_ack| state))) ; $procmux$672_Y
(define-fun |divider#170| ((state |divider_s|)) (_ BitVec 1) (ite (|rst| state) #b0 (|divider#169| state))) ; $0\s_input_b_ack[0:0]
(define-fun |divider#171| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#139| state) #b0 #b1)) ; $procmux$690_Y
(define-fun |divider#172| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#148| state) (|divider#171| state) (|s_input_a_ack| state))) ; $procmux$692_Y
(define-fun |divider#173| ((state |divider_s|)) (_ BitVec 1) (ite (|rst| state) #b0 (|divider#172| state))) ; $0\s_input_a_ack[0:0]
(define-fun |divider#174| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#40| state) ((_ extract 0 0) (|z_m| state)) (|guard| state))) ; $procmux$358_Y
(define-fun |divider#175| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#44| state) (|round_bit| state) (|guard| state))) ; $procmux$363_Y
(define-fun |divider#176| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#49| state) ((_ extract 2 2) (|quotient| state)) (ite (|divider#48| state) (|divider#175| state) (ite (|divider#47| state) (|divider#174| state) (|guard| state))))) ; $0\guard[0:0]
(define-fun |divider#177| ((state |divider_s|)) (_ BitVec 51) (ite (|divider#33| state) (concat #b000000000000000000000000000 (|b_m| state)) (|divisor| state))) ; $0\divisor[50:0]
(define-fun |divider#178| ((state |divider_s|)) (_ BitVec 51) (ite (|divider#33| state) (concat (|a_m| state) #b000000000000000000000000000) (ite (|divider#143| state) (concat ((_ extract 49 0) (|dividend| state)) #b0) (|dividend| state)))) ; $0\dividend[50:0]
(define-fun |divider#179| ((state |divider_s|)) (_ BitVec 6) (bvadd (|count| state) #b000001)) ; $add$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:231$49_Y
(define-fun |divider#180| ((state |divider_s|)) (_ BitVec 6) (ite (|divider#127| state) (|count| state) (|divider#179| state))) ; $procmux$558_Y
(define-fun |divider#181| ((state |divider_s|)) (_ BitVec 6) (ite (|divider#33| state) #b000000 (ite (|divider#142| state) (|divider#180| state) (|count| state)))) ; $0\count[5:0]
(define-fun |divider#182| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#146| state) ((_ extract 31 31) (|b| state)) (|b_s| state))) ; $0\b_s[0:0]
(define-fun |divider#183| ((state |divider_s|)) (_ BitVec 23) (ite (= ((_ extract 23 23) (|b_m| state)) #b1) ((_ extract 22 0) (|b_m| state)) (concat ((_ extract 21 0) (|b_m| state)) #b0))) ; $procmux$187_Y
(define-fun |divider#184| ((state |divider_s|)) (_ BitVec 23) (ite (|divider#146| state) ((_ extract 22 0) (|b| state)) (ite (|divider#144| state) (|divider#183| state) ((_ extract 22 0) (|b_m| state))))) ; $0\b_m[23:0] [22:0]
(define-fun |divider#185| ((state |divider_s|)) (_ BitVec 1) (ite (= ((_ extract 23 23) (|b_m| state)) #b1) #b1 ((_ extract 22 22) (|b_m| state)))) ; $procmux$273_Y
(define-fun |divider#186| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#66| state) ((_ extract 23 23) (|b_m| state)) #b1)) ; $procmux$278_Y
(define-fun |divider#187| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#68| state) ((_ extract 23 23) (|b_m| state)) (|divider#186| state))) ; $procmux$281_Y
(define-fun |divider#188| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#72| state) ((_ extract 23 23) (|b_m| state)) (|divider#187| state))) ; $procmux$284_Y
(define-fun |divider#189| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#74| state) ((_ extract 23 23) (|b_m| state)) (|divider#188| state))) ; $procmux$287_Y
(define-fun |divider#190| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#76| state) ((_ extract 23 23) (|b_m| state)) (|divider#189| state))) ; $procmux$290_Y
(define-fun |divider#191| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#78| state) ((_ extract 23 23) (|b_m| state)) (|divider#190| state))) ; $procmux$293_Y
(define-fun |divider#192| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#84| state) ((_ extract 23 23) (|b_m| state)) (|divider#191| state))) ; $procmux$296_Y
(define-fun |divider#193| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#146| state) #b0 (ite (|divider#87| state) (|divider#192| state) (ite (|divider#144| state) (|divider#185| state) ((_ extract 23 23) (|b_m| state)))))) ; $0\b_m[23:0] [23]
(define-fun |divider#194| ((state |divider_s|)) (_ BitVec 10) (bvsub (|b_e| state) #b0000000001)) ; $auto$wreduce.cc:514:run$736 [9:0]
(define-fun |divider#195| ((state |divider_s|)) (_ BitVec 10) (ite (= ((_ extract 23 23) (|b_m| state)) #b1) (|b_e| state) (|divider#194| state))) ; $procmux$432_Y
(define-fun |divider#196| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#66| state) #b1110000010 (|b_e| state))) ; $procmux$437_Y
(define-fun |divider#197| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#68| state) (|b_e| state) (|divider#196| state))) ; $procmux$440_Y
(define-fun |divider#198| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#72| state) (|b_e| state) (|divider#197| state))) ; $procmux$443_Y
(define-fun |divider#199| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#74| state) (|b_e| state) (|divider#198| state))) ; $procmux$446_Y
(define-fun |divider#200| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#76| state) (|b_e| state) (|divider#199| state))) ; $procmux$449_Y
(define-fun |divider#201| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#78| state) (|b_e| state) (|divider#200| state))) ; $procmux$452_Y
(define-fun |divider#202| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#84| state) (|b_e| state) (|divider#201| state))) ; $procmux$455_Y
(define-fun |divider#203| ((state |divider_s|)) (_ BitVec 9) (bvsub (concat #b0 ((_ extract 30 23) (|b| state))) #b001111111)) ; { $sub$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:102$5_Y [9] $sub$./verilog_benchmarks/iodine-benchmarks/fpu2/divider/divider.v:102$5_Y [7:0] }
(define-fun |divider#204| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#146| state) (concat ((_ extract 8 8) (|divider#203| state)) (|divider#203| state)) (ite (|divider#87| state) (|divider#202| state) (ite (|divider#144| state) (|divider#195| state) (|b_e| state))))) ; $0\b_e[9:0]
(define-fun |divider#205| ((state |divider_s|)) (_ BitVec 32) (ite (|divider#137| state) (|input_b| state) (|b| state))) ; $procmux$576_Y
(define-fun |divider#206| ((state |divider_s|)) (_ BitVec 32) (ite (|divider#147| state) (|divider#205| state) (|b| state))) ; $0\b[31:0]
(define-fun |divider#207| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#146| state) ((_ extract 31 31) (|a| state)) (|a_s| state))) ; $0\a_s[0:0]
(define-fun |divider#208| ((state |divider_s|)) (_ BitVec 23) (ite (= ((_ extract 23 23) (|a_m| state)) #b1) ((_ extract 22 0) (|a_m| state)) (concat ((_ extract 21 0) (|a_m| state)) #b0))) ; $procmux$520_Y
(define-fun |divider#209| ((state |divider_s|)) (_ BitVec 23) (ite (|divider#146| state) ((_ extract 22 0) (|a| state)) (ite (|divider#145| state) (|divider#208| state) ((_ extract 22 0) (|a_m| state))))) ; $0\a_m[23:0] [22:0]
(define-fun |divider#210| ((state |divider_s|)) (_ BitVec 1) (ite (= ((_ extract 23 23) (|a_m| state)) #b1) #b1 ((_ extract 22 22) (|a_m| state)))) ; $procmux$150_Y
(define-fun |divider#211| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#70| state) ((_ extract 23 23) (|a_m| state)) #b1)) ; $procmux$155_Y
(define-fun |divider#212| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#68| state) ((_ extract 23 23) (|a_m| state)) (|divider#211| state))) ; $procmux$158_Y
(define-fun |divider#213| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#72| state) ((_ extract 23 23) (|a_m| state)) (|divider#212| state))) ; $procmux$161_Y
(define-fun |divider#214| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#74| state) ((_ extract 23 23) (|a_m| state)) (|divider#213| state))) ; $procmux$164_Y
(define-fun |divider#215| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#76| state) ((_ extract 23 23) (|a_m| state)) (|divider#214| state))) ; $procmux$167_Y
(define-fun |divider#216| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#78| state) ((_ extract 23 23) (|a_m| state)) (|divider#215| state))) ; $procmux$170_Y
(define-fun |divider#217| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#84| state) ((_ extract 23 23) (|a_m| state)) (|divider#216| state))) ; $procmux$173_Y
(define-fun |divider#218| ((state |divider_s|)) (_ BitVec 1) (ite (|divider#146| state) #b0 (ite (|divider#87| state) (|divider#217| state) (ite (|divider#145| state) (|divider#210| state) ((_ extract 23 23) (|a_m| state)))))) ; $0\a_m[23:0] [23]
(define-fun |divider#219| ((state |divider_s|)) (_ BitVec 10) (bvsub (|a_e| state) #b0000000001)) ; $auto$wreduce.cc:514:run$735 [9:0]
(define-fun |divider#220| ((state |divider_s|)) (_ BitVec 10) (ite (= ((_ extract 23 23) (|a_m| state)) #b1) (|a_e| state) (|divider#219| state))) ; $procmux$470_Y
(define-fun |divider#221| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#70| state) #b1110000010 (|a_e| state))) ; $procmux$475_Y
(define-fun |divider#222| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#68| state) (|a_e| state) (|divider#221| state))) ; $procmux$478_Y
(define-fun |divider#223| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#72| state) (|a_e| state) (|divider#222| state))) ; $procmux$481_Y
(define-fun |divider#224| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#74| state) (|a_e| state) (|divider#223| state))) ; $procmux$484_Y
(define-fun |divider#225| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#76| state) (|a_e| state) (|divider#224| state))) ; $procmux$487_Y
(define-fun |divider#226| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#78| state) (|a_e| state) (|divider#225| state))) ; $procmux$490_Y
(define-fun |divider#227| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#84| state) (|a_e| state) (|divider#226| state))) ; $procmux$493_Y
(define-fun |divider#228| ((state |divider_s|)) (_ BitVec 9) (bvsub (concat #b0 ((_ extract 30 23) (|a| state))) #b001111111)) ; { $auto$wreduce.cc:514:run$734 [9] $auto$wreduce.cc:514:run$734 [7:0] }
(define-fun |divider#229| ((state |divider_s|)) (_ BitVec 10) (ite (|divider#146| state) (concat ((_ extract 8 8) (|divider#228| state)) (|divider#228| state)) (ite (|divider#87| state) (|divider#227| state) (ite (|divider#145| state) (|divider#220| state) (|a_e| state))))) ; $0\a_e[9:0]
(define-fun |divider#230| ((state |divider_s|)) (_ BitVec 32) (ite (|divider#139| state) (|input_a| state) (|a| state))) ; $procmux$594_Y
(define-fun |divider#231| ((state |divider_s|)) (_ BitVec 32) (ite (|divider#148| state) (|divider#230| state) (|a| state))) ; $0\a[31:0]
(define-fun |divider_a| ((state |divider_s|)) Bool true)
(define-fun |divider_u| ((state |divider_s|)) Bool true)
(define-fun |divider_i| ((state |divider_s|)) Bool true)
(define-fun |divider_h| ((state |divider_s|)) Bool true)
(define-fun |divider_t| ((state |divider_s|) (next_state |divider_s|)) Bool (and
  (= (|divider#34| state) (|z_s| next_state)) ; $procdff$720 \z_s
  (= (concat (|divider#54| state) (|divider#50| state)) (|z_m| next_state)) ; $procdff$714 \z_m
  (= (|divider#63| state) (|z_e| next_state)) ; $procdff$717 \z_e
  (= (concat (|divider#118| state) (concat (|divider#110| state) (concat (|divider#97| state) (|divider#88| state)))) (|z| next_state)) ; $procdff$711 \z
  (= (|divider#122| state) (|sticky| next_state)) ; $procdff$723 \sticky
  (= (|divider#150| state) (|state_var| next_state)) ; $procdff$708 \state_var
  (= (|divider#153| state) (|round_bit| next_state)) ; $procdff$722 \round_bit
  (= (concat (|divider#159| state) (|divider#157| state)) (|remainder| next_state)) ; $procdff$727 \remainder
  (= (concat (|divider#163| state) (|divider#162| state)) (|quotient| next_state)) ; $procdff$724 \quotient
  (= (|divider#166| state) (|s_output_z_stb| next_state)) ; $procdff$704 \s_output_z_stb
  (= (|divider#167| state) (|s_output_z| next_state)) ; $procdff$705 \s_output_z
  (= (|divider#170| state) (|s_input_b_ack| next_state)) ; $procdff$707 \s_input_b_ack
  (= (|divider#173| state) (|s_input_a_ack| next_state)) ; $procdff$706 \s_input_a_ack
  (= (|divider#176| state) (|guard| next_state)) ; $procdff$721 \guard
  (= (|divider#177| state) (|divisor| next_state)) ; $procdff$725 \divisor
  (= (|divider#178| state) (|dividend| next_state)) ; $procdff$726 \dividend
  (= (|divider#181| state) (|count| next_state)) ; $procdff$728 \count
  (= (|divider#182| state) (|b_s| next_state)) ; $procdff$719 \b_s
  (= (concat (|divider#193| state) (|divider#184| state)) (|b_m| next_state)) ; $procdff$713 \b_m
  (= (|divider#204| state) (|b_e| next_state)) ; $procdff$716 \b_e
  (= (|divider#206| state) (|b| next_state)) ; $procdff$710 \b
  (= (|divider#207| state) (|a_s| next_state)) ; $procdff$718 \a_s
  (= (concat (|divider#218| state) (|divider#209| state)) (|a_m| next_state)) ; $procdff$712 \a_m
  (= (|divider#229| state) (|a_e| next_state)) ; $procdff$715 \a_e
  (= (|divider#231| state) (|a| next_state)) ; $procdff$709 \a
)) ; end of module divider
; yosys-smt2-topmod divider
; end of yosys output

; Probes for variable input_b_stb
(declare-const |probe_input_b_stb_B_0| Bool)
(declare-const |probe_input_b_stb_B_1| Bool)
(declare-const |probe_input_b_stb_B_2| Bool)
(declare-const |probe_input_b_stb_B_3| Bool)
(declare-const |probe_input_b_stb_B_4| Bool)
(declare-const |probe_input_b_stb_B_5| Bool)

; Probes for variable s_input_b_ack
(declare-const |probe_s_input_b_ack_B_0| Bool)
(declare-const |probe_s_input_b_ack_B_1| Bool)
(declare-const |probe_s_input_b_ack_B_2| Bool)
(declare-const |probe_s_input_b_ack_B_3| Bool)
(declare-const |probe_s_input_b_ack_B_4| Bool)
(declare-const |probe_s_input_b_ack_B_5| Bool)

; Probes for variable s_output_z_stb
(declare-const |probe_s_output_z_stb_B_0| Bool)
(declare-const |probe_s_output_z_stb_B_1| Bool)
(declare-const |probe_s_output_z_stb_B_2| Bool)
(declare-const |probe_s_output_z_stb_B_3| Bool)
(declare-const |probe_s_output_z_stb_B_4| Bool)
(declare-const |probe_s_output_z_stb_B_5| Bool)

; Unrolled states
(declare-const |s_B_0| |divider_s|)
(declare-const |s_B_1| |divider_s|)
(declare-const |s_B_2| |divider_s|)
(declare-const |s_B_3| |divider_s|)
(declare-const |s_B_4| |divider_s|)
(declare-const |s_B_5| |divider_s|)

; Initial and Next-state constraints
(assert (and (|divider_i| |s_B_0|) (|divider_t| s_B_0 s_B_1) (|divider_t| s_B_1 s_B_2) (|divider_t| s_B_2 s_B_3) (|divider_t| s_B_3 s_B_4) (|divider_t| s_B_4 s_B_5) (= |probe_input_b_stb_B_0| (|divider_n input_b_stb| s_B_0)) (= |probe_input_b_stb_B_1| (|divider_n input_b_stb| s_B_1)) (= |probe_input_b_stb_B_2| (|divider_n input_b_stb| s_B_2)) (= |probe_input_b_stb_B_3| (|divider_n input_b_stb| s_B_3)) (= |probe_input_b_stb_B_4| (|divider_n input_b_stb| s_B_4)) (= |probe_input_b_stb_B_5| (|divider_n input_b_stb| s_B_5)) (= |probe_s_input_b_ack_B_0| (|divider_n s_input_b_ack| s_B_0)) (= |probe_s_input_b_ack_B_1| (|divider_n s_input_b_ack| s_B_1)) (= |probe_s_input_b_ack_B_2| (|divider_n s_input_b_ack| s_B_2)) (= |probe_s_input_b_ack_B_3| (|divider_n s_input_b_ack| s_B_3)) (= |probe_s_input_b_ack_B_4| (|divider_n s_input_b_ack| s_B_4)) (= |probe_s_input_b_ack_B_5| (|divider_n s_input_b_ack| s_B_5)) (= |probe_s_output_z_stb_B_0| (|divider_n s_output_z_stb| s_B_0)) (= |probe_s_output_z_stb_B_1| (|divider_n s_output_z_stb| s_B_1)) (= |probe_s_output_z_stb_B_2| (|divider_n s_output_z_stb| s_B_2)) (= |probe_s_output_z_stb_B_3| (|divider_n s_output_z_stb| s_B_3)) (= |probe_s_output_z_stb_B_4| (|divider_n s_output_z_stb| s_B_4)) (= |probe_s_output_z_stb_B_5| (|divider_n s_output_z_stb| s_B_5)) ))

(assert false)
; End of unrolling constraints
